Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb  1 15:42:39 2020
| Host         : ALYSSAUNGERER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab2_top_timing_summary_routed.rpt -pb lab2_top_timing_summary_routed.pb -rpx lab2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u0/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.419        0.000                      0                  101        0.230        0.000                      0                  101        3.000        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
mmcm_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mmcm_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.074        0.000                      0                   58        0.230        0.000                      0                   58       19.500        0.000                       0                    27  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                   6.419        0.000                      0                   43        0.261        0.000                      0                   43        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mmcm_inst/inst/clk_in1
  To Clock:  mmcm_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.074ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.828ns (19.341%)  route 3.453ns (80.659%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 37.121 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -2.349    D1/display/CLK
    SLICE_X3Y27          FDRE                                         r  D1/display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456    -1.893 f  D1/display/hcounter_reg[7]/Q
                         net (fo=13, routed)          1.170    -0.723    D1/display/Q[7]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.124    -0.599 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.591    -0.008    D1/display/vcounter[10]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.116 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.813     0.930    D1/display/eqOp
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     1.054 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.879     1.932    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  D1/display/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    37.121    D1/display/CLK
    SLICE_X2Y26          FDRE                                         r  D1/display/hcounter_reg[5]/C
                         clock pessimism              0.507    37.628    
                         clock uncertainty           -0.098    37.531    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    37.007    D1/display/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         37.007    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                 35.074    

Slack (MET) :             35.074ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.828ns (19.341%)  route 3.453ns (80.659%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 37.121 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -2.349    D1/display/CLK
    SLICE_X3Y27          FDRE                                         r  D1/display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456    -1.893 f  D1/display/hcounter_reg[7]/Q
                         net (fo=13, routed)          1.170    -0.723    D1/display/Q[7]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.124    -0.599 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.591    -0.008    D1/display/vcounter[10]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.116 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.813     0.930    D1/display/eqOp
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     1.054 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.879     1.932    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  D1/display/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    37.121    D1/display/CLK
    SLICE_X2Y26          FDRE                                         r  D1/display/hcounter_reg[8]/C
                         clock pessimism              0.507    37.628    
                         clock uncertainty           -0.098    37.531    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    37.007    D1/display/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         37.007    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                 35.074    

Slack (MET) :             35.074ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.828ns (19.341%)  route 3.453ns (80.659%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 37.121 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -2.349    D1/display/CLK
    SLICE_X3Y27          FDRE                                         r  D1/display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456    -1.893 f  D1/display/hcounter_reg[7]/Q
                         net (fo=13, routed)          1.170    -0.723    D1/display/Q[7]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.124    -0.599 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.591    -0.008    D1/display/vcounter[10]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.116 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.813     0.930    D1/display/eqOp
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     1.054 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.879     1.932    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  D1/display/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    37.121    D1/display/CLK
    SLICE_X2Y26          FDRE                                         r  D1/display/hcounter_reg[9]/C
                         clock pessimism              0.507    37.628    
                         clock uncertainty           -0.098    37.531    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    37.007    D1/display/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         37.007    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                 35.074    

Slack (MET) :             35.228ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.828ns (20.040%)  route 3.304ns (79.960%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 37.125 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -2.349    D1/display/CLK
    SLICE_X3Y27          FDRE                                         r  D1/display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456    -1.893 f  D1/display/hcounter_reg[7]/Q
                         net (fo=13, routed)          1.170    -0.723    D1/display/Q[7]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.124    -0.599 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.591    -0.008    D1/display/vcounter[10]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.116 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.781     0.898    D1/display/eqOp
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.022 r  D1/display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.761     1.783    D1/display/vcounter[10]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    37.125    D1/display/CLK
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[1]/C
                         clock pessimism              0.507    37.632    
                         clock uncertainty           -0.098    37.535    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    37.011    D1/display/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         37.011    
                         arrival time                          -1.783    
  -------------------------------------------------------------------
                         slack                                 35.228    

Slack (MET) :             35.228ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.828ns (20.040%)  route 3.304ns (79.960%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 37.125 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -2.349    D1/display/CLK
    SLICE_X3Y27          FDRE                                         r  D1/display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456    -1.893 f  D1/display/hcounter_reg[7]/Q
                         net (fo=13, routed)          1.170    -0.723    D1/display/Q[7]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.124    -0.599 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.591    -0.008    D1/display/vcounter[10]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.116 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.781     0.898    D1/display/eqOp
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.022 r  D1/display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.761     1.783    D1/display/vcounter[10]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    37.125    D1/display/CLK
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[2]/C
                         clock pessimism              0.507    37.632    
                         clock uncertainty           -0.098    37.535    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    37.011    D1/display/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         37.011    
                         arrival time                          -1.783    
  -------------------------------------------------------------------
                         slack                                 35.228    

Slack (MET) :             35.228ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.828ns (20.040%)  route 3.304ns (79.960%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 37.125 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -2.349    D1/display/CLK
    SLICE_X3Y27          FDRE                                         r  D1/display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456    -1.893 f  D1/display/hcounter_reg[7]/Q
                         net (fo=13, routed)          1.170    -0.723    D1/display/Q[7]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.124    -0.599 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.591    -0.008    D1/display/vcounter[10]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.116 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.781     0.898    D1/display/eqOp
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.022 r  D1/display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.761     1.783    D1/display/vcounter[10]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    37.125    D1/display/CLK
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[3]/C
                         clock pessimism              0.507    37.632    
                         clock uncertainty           -0.098    37.535    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    37.011    D1/display/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         37.011    
                         arrival time                          -1.783    
  -------------------------------------------------------------------
                         slack                                 35.228    

Slack (MET) :             35.228ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.828ns (20.040%)  route 3.304ns (79.960%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 37.125 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -2.349    D1/display/CLK
    SLICE_X3Y27          FDRE                                         r  D1/display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456    -1.893 f  D1/display/hcounter_reg[7]/Q
                         net (fo=13, routed)          1.170    -0.723    D1/display/Q[7]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.124    -0.599 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.591    -0.008    D1/display/vcounter[10]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.116 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.781     0.898    D1/display/eqOp
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     1.022 r  D1/display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.761     1.783    D1/display/vcounter[10]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    37.125    D1/display/CLK
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[4]/C
                         clock pessimism              0.507    37.632    
                         clock uncertainty           -0.098    37.535    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    37.011    D1/display/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         37.011    
                         arrival time                          -1.783    
  -------------------------------------------------------------------
                         slack                                 35.228    

Slack (MET) :             35.298ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.828ns (20.016%)  route 3.309ns (79.984%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 37.119 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -2.349    D1/display/CLK
    SLICE_X3Y27          FDRE                                         r  D1/display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456    -1.893 f  D1/display/hcounter_reg[7]/Q
                         net (fo=13, routed)          1.170    -0.723    D1/display/Q[7]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.124    -0.599 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.591    -0.008    D1/display/vcounter[10]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.116 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.813     0.930    D1/display/eqOp
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     1.054 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.734     1.788    D1/display/hcounter[10]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  D1/display/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.502    37.119    D1/display/CLK
    SLICE_X4Y26          FDRE                                         r  D1/display/hcounter_reg[0]/C
                         clock pessimism              0.493    37.612    
                         clock uncertainty           -0.098    37.515    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429    37.086    D1/display/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 35.298    

Slack (MET) :             35.298ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.828ns (20.016%)  route 3.309ns (79.984%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 37.119 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -2.349    D1/display/CLK
    SLICE_X3Y27          FDRE                                         r  D1/display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456    -1.893 f  D1/display/hcounter_reg[7]/Q
                         net (fo=13, routed)          1.170    -0.723    D1/display/Q[7]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.124    -0.599 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.591    -0.008    D1/display/vcounter[10]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.116 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.813     0.930    D1/display/eqOp
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     1.054 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.734     1.788    D1/display/hcounter[10]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  D1/display/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.502    37.119    D1/display/CLK
    SLICE_X4Y26          FDRE                                         r  D1/display/hcounter_reg[1]/C
                         clock pessimism              0.493    37.612    
                         clock uncertainty           -0.098    37.515    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429    37.086    D1/display/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 35.298    

Slack (MET) :             35.298ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.828ns (20.016%)  route 3.309ns (79.984%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 37.119 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -2.349    D1/display/CLK
    SLICE_X3Y27          FDRE                                         r  D1/display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456    -1.893 f  D1/display/hcounter_reg[7]/Q
                         net (fo=13, routed)          1.170    -0.723    D1/display/Q[7]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.124    -0.599 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.591    -0.008    D1/display/vcounter[10]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.116 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.813     0.930    D1/display/eqOp
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.124     1.054 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.734     1.788    D1/display/hcounter[10]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  D1/display/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.502    37.119    D1/display/CLK
    SLICE_X4Y26          FDRE                                         r  D1/display/hcounter_reg[2]/C
                         clock pessimism              0.493    37.612    
                         clock uncertainty           -0.098    37.515    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429    37.086    D1/display/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 35.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.864%)  route 0.135ns (42.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.821    D1/display/CLK
    SLICE_X3Y30          FDRE                                         r  D1/display/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  D1/display/vcounter_reg[5]/Q
                         net (fo=6, routed)           0.135    -0.544    D1/display/x[5]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.499 r  D1/display/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.499    D1/display/plusOp__0[5]
    SLICE_X3Y30          FDRE                                         r  D1/display/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -1.248    D1/display/CLK
    SLICE_X3Y30          FDRE                                         r  D1/display/vcounter_reg[5]/C
                         clock pessimism              0.427    -0.821    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.091    -0.730    D1/display/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.730    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.829%)  route 0.180ns (49.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.823    D1/display/CLK
    SLICE_X3Y27          FDRE                                         r  D1/display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.682 r  D1/display/hcounter_reg[7]/Q
                         net (fo=13, routed)          0.180    -0.502    D1/display/Q[7]
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.457 r  D1/display/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.457    D1/display/blank_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  D1/display/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -1.249    D1/display/CLK
    SLICE_X2Y29          FDRE                                         r  D1/display/blank_reg/C
                         clock pessimism              0.441    -0.808    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.120    -0.688    D1/display/blank_reg
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.187ns (48.768%)  route 0.196ns (51.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.821    D1/display/CLK
    SLICE_X3Y30          FDRE                                         r  D1/display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  D1/display/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.196    -0.483    D1/display/x[0]
    SLICE_X2Y30          LUT3 (Prop_lut3_I0_O)        0.046    -0.437 r  D1/display/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.437    D1/display/plusOp__0[2]
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -1.248    D1/display/CLK
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[2]/C
                         clock pessimism              0.440    -0.808    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.131    -0.677    D1/display/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.188ns (49.029%)  route 0.195ns (50.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.821    D1/display/CLK
    SLICE_X3Y30          FDRE                                         r  D1/display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  D1/display/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.195    -0.484    D1/display/x[0]
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.047    -0.437 r  D1/display/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.437    D1/display/plusOp__0[4]
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -1.248    D1/display/CLK
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[4]/C
                         clock pessimism              0.440    -0.808    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.131    -0.677    D1/display/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.761%)  route 0.195ns (51.239%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.821    D1/display/CLK
    SLICE_X3Y30          FDRE                                         r  D1/display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  D1/display/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.195    -0.484    D1/display/x[0]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.045    -0.439 r  D1/display/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.439    D1/display/plusOp__0[3]
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -1.248    D1/display/CLK
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[3]/C
                         clock pessimism              0.440    -0.808    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.121    -0.687    D1/display/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.634%)  route 0.196ns (51.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.821    D1/display/CLK
    SLICE_X3Y30          FDRE                                         r  D1/display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  D1/display/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.196    -0.483    D1/display/x[0]
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.045    -0.438 r  D1/display/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.438    D1/display/plusOp__0[1]
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -1.248    D1/display/CLK
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[1]/C
                         clock pessimism              0.440    -0.808    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.120    -0.688    D1/display/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.819%)  route 0.238ns (56.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.581    -0.827    D1/display/CLK
    SLICE_X4Y26          FDRE                                         r  D1/display/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.686 r  D1/display/hcounter_reg[0]/Q
                         net (fo=11, routed)          0.238    -0.447    D1/display/Q[0]
    SLICE_X2Y26          LUT6 (Prop_lut6_I2_O)        0.045    -0.402 r  D1/display/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.402    D1/display/plusOp[5]
    SLICE_X2Y26          FDRE                                         r  D1/display/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -1.253    D1/display/CLK
    SLICE_X2Y26          FDRE                                         r  D1/display/hcounter_reg[5]/C
                         clock pessimism              0.462    -0.791    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.120    -0.671    D1/display/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.596%)  route 0.182ns (49.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.822    D1/display/CLK
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  D1/display/vcounter_reg[7]/Q
                         net (fo=9, routed)           0.182    -0.499    D1/display/x[7]
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.045    -0.454 r  D1/display/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.454    D1/display/plusOp__0[10]
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -1.249    D1/display/CLK
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[10]/C
                         clock pessimism              0.427    -0.822    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.092    -0.730    D1/display/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.730    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.822    D1/display/CLK
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  D1/display/vcounter_reg[7]/Q
                         net (fo=9, routed)           0.203    -0.478    D1/display/x[7]
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.042    -0.436 r  D1/display/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.436    D1/display/plusOp__0[7]
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -1.249    D1/display/CLK
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[7]/C
                         clock pessimism              0.427    -0.822    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.105    -0.717    D1/display/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.184ns (47.352%)  route 0.205ns (52.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.822    D1/display/CLK
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  D1/display/vcounter_reg[7]/Q
                         net (fo=9, routed)           0.205    -0.476    D1/display/x[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.043    -0.433 r  D1/display/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.433    D1/display/plusOp__0[9]
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -1.249    D1/display/CLK
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[9]/C
                         clock pessimism              0.427    -0.822    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.107    -0.715    D1/display/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y27      D1/display/HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y28      D1/display/VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y29      D1/display/blank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y26      D1/display/hcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y28      D1/display/hcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y26      D1/display/hcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y26      D1/display/hcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y26      D1/display/hcounter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y27      D1/display/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y28      D1/display/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      D1/display/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y26      D1/display/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y28      D1/display/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y26      D1/display/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y26      D1/display/hcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y26      D1/display/hcounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y26      D1/display/hcounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y26      D1/display/hcounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y27      D1/display/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y27      D1/display/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y28      D1/display/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y28      D1/display/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      D1/display/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      D1/display/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y26      D1/display/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y26      D1/display/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y28      D1/display/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y28      D1/display/hcounter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.704ns (23.256%)  route 2.323ns (76.744%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.130     2.588    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     3.044 f  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.860     3.904    u0/period_count_reg[6]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.028 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.472    u0/period_count[0]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.596 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          1.020     5.615    u0/period_count[0]_i_1_n_0
    SLICE_X63Y29         FDRE                                         r  u0/period_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.988    12.376    u0/clk
    SLICE_X63Y29         FDRE                                         r  u0/period_count_reg[20]/C
                         clock pessimism              0.122    12.499    
                         clock uncertainty           -0.035    12.463    
    SLICE_X63Y29         FDRE (Setup_fdre_C_R)       -0.429    12.034    u0/period_count_reg[20]
  -------------------------------------------------------------------
                         required time                         12.034    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.370%)  route 2.185ns (75.630%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 12.361 - 10.000 ) 
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.130     2.588    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     3.044 f  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.860     3.904    u0/period_count_reg[6]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.028 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.472    u0/period_count[0]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.596 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.881     5.477    u0/period_count[0]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.973    12.361    u0/clk
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[16]/C
                         clock pessimism              0.122    12.484    
                         clock uncertainty           -0.035    12.448    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    12.019    u0/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                  6.543    

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.370%)  route 2.185ns (75.630%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 12.361 - 10.000 ) 
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.130     2.588    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     3.044 f  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.860     3.904    u0/period_count_reg[6]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.028 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.472    u0/period_count[0]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.596 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.881     5.477    u0/period_count[0]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.973    12.361    u0/clk
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[17]/C
                         clock pessimism              0.122    12.484    
                         clock uncertainty           -0.035    12.448    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    12.019    u0/period_count_reg[17]
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                  6.543    

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.370%)  route 2.185ns (75.630%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 12.361 - 10.000 ) 
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.130     2.588    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     3.044 f  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.860     3.904    u0/period_count_reg[6]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.028 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.472    u0/period_count[0]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.596 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.881     5.477    u0/period_count[0]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.973    12.361    u0/clk
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[18]/C
                         clock pessimism              0.122    12.484    
                         clock uncertainty           -0.035    12.448    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    12.019    u0/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                  6.543    

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.370%)  route 2.185ns (75.630%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 12.361 - 10.000 ) 
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.130     2.588    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     3.044 f  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.860     3.904    u0/period_count_reg[6]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.028 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.472    u0/period_count[0]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.596 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.881     5.477    u0/period_count[0]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.973    12.361    u0/clk
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[19]/C
                         clock pessimism              0.122    12.484    
                         clock uncertainty           -0.035    12.448    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    12.019    u0/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                  6.543    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 u0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.704ns (24.732%)  route 2.143ns (75.268%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 12.371 - 10.000 ) 
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.140     2.598    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     3.054 r  u0/period_count_reg[3]/Q
                         net (fo=2, routed)           0.848     3.902    u0/period_count_reg[3]
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.026 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.470    u0/period_count[0]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.594 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.851     5.445    u0/period_count[0]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.983    12.371    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[4]/C
                         clock pessimism              0.122    12.493    
                         clock uncertainty           -0.035    12.458    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    12.029    u0/period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.029    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 u0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.704ns (24.732%)  route 2.143ns (75.268%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 12.371 - 10.000 ) 
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.140     2.598    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     3.054 r  u0/period_count_reg[3]/Q
                         net (fo=2, routed)           0.848     3.902    u0/period_count_reg[3]
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.026 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.470    u0/period_count[0]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.594 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.851     5.445    u0/period_count[0]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.983    12.371    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[5]/C
                         clock pessimism              0.122    12.493    
                         clock uncertainty           -0.035    12.458    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    12.029    u0/period_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.029    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 u0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.704ns (24.732%)  route 2.143ns (75.268%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 12.371 - 10.000 ) 
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.140     2.598    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     3.054 r  u0/period_count_reg[3]/Q
                         net (fo=2, routed)           0.848     3.902    u0/period_count_reg[3]
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.026 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.470    u0/period_count[0]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.594 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.851     5.445    u0/period_count[0]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.983    12.371    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[6]/C
                         clock pessimism              0.122    12.493    
                         clock uncertainty           -0.035    12.458    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    12.029    u0/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.029    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 u0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.704ns (24.732%)  route 2.143ns (75.268%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 12.371 - 10.000 ) 
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.140     2.598    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     3.054 r  u0/period_count_reg[3]/Q
                         net (fo=2, routed)           0.848     3.902    u0/period_count_reg[3]
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.026 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.470    u0/period_count[0]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.594 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.851     5.445    u0/period_count[0]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.983    12.371    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[7]/C
                         clock pessimism              0.122    12.493    
                         clock uncertainty           -0.035    12.458    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    12.029    u0/period_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.029    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.704ns (25.689%)  route 2.036ns (74.311%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.343ns = ( 12.343 - 10.000 ) 
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.130     2.588    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     3.044 f  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.860     3.904    u0/period_count_reg[6]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.028 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.472    u0/period_count[0]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.596 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.733     5.329    u0/period_count[0]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.955    12.343    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[12]/C
                         clock pessimism              0.122    12.466    
                         clock uncertainty           -0.035    12.430    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    12.001    u0/period_count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.001    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                  6.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u0/period_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.467     0.694    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.835 r  u0/period_count_reg[11]/Q
                         net (fo=2, routed)           0.117     0.952    u0/period_count_reg[11]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.060 r  u0/period_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.060    u0/period_count_reg[8]_i_1_n_4
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.535     0.949    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[11]/C
                         clock pessimism             -0.256     0.694    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     0.799    u0/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u0/period_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.727ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.500     0.727    u0/clk
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     0.868 r  u0/period_count_reg[19]/Q
                         net (fo=2, routed)           0.117     0.985    u0/period_count_reg[19]
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.093 r  u0/period_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.093    u0/period_count_reg[16]_i_1_n_4
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.573     0.987    u0/clk
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[19]/C
                         clock pessimism             -0.261     0.727    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     0.832    u0/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u0/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.493     0.719    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     0.860 r  u0/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     0.977    u0/period_count_reg[7]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.085 r  u0/period_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.085    u0/period_count_reg[4]_i_1_n_4
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.568     0.982    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[7]/C
                         clock pessimism             -0.263     0.719    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     0.824    u0/period_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u0/period_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.458     0.685    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  u0/period_count_reg[15]/Q
                         net (fo=2, routed)           0.120     0.946    u0/period_count_reg[15]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.054 r  u0/period_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.054    u0/period_count_reg[12]_i_1_n_4
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.526     0.940    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[15]/C
                         clock pessimism             -0.256     0.685    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     0.790    u0/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.505     0.731    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.872 r  u0/period_count_reg[3]/Q
                         net (fo=2, routed)           0.120     0.993    u0/period_count_reg[3]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.101 r  u0/period_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.101    u0/period_count_reg[0]_i_2_n_4
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.578     0.992    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[3]/C
                         clock pessimism             -0.261     0.731    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     0.836    u0/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u0/period_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.727ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.500     0.727    u0/clk
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     0.868 r  u0/period_count_reg[16]/Q
                         net (fo=2, routed)           0.116     0.984    u0/period_count_reg[16]
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.099 r  u0/period_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.099    u0/period_count_reg[16]_i_1_n_7
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.573     0.987    u0/clk
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[16]/C
                         clock pessimism             -0.261     0.727    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     0.832    u0/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u0/period_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.493     0.719    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     0.860 r  u0/period_count_reg[4]/Q
                         net (fo=2, routed)           0.116     0.976    u0/period_count_reg[4]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.091 r  u0/period_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.091    u0/period_count_reg[4]_i_1_n_7
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.568     0.982    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[4]/C
                         clock pessimism             -0.263     0.719    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     0.824    u0/period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u0/period_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.467     0.694    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.835 r  u0/period_count_reg[10]/Q
                         net (fo=2, routed)           0.121     0.956    u0/period_count_reg[10]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.067 r  u0/period_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.067    u0/period_count_reg[8]_i_1_n_5
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.535     0.949    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[10]/C
                         clock pessimism             -0.256     0.694    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     0.799    u0/period_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.493     0.719    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     0.860 r  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.121     0.981    u0/period_count_reg[6]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.092 r  u0/period_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.092    u0/period_count_reg[4]_i_1_n_5
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.568     0.982    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[6]/C
                         clock pessimism             -0.263     0.719    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     0.824    u0/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u0/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.727ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.500     0.727    u0/clk
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     0.868 r  u0/period_count_reg[18]/Q
                         net (fo=2, routed)           0.121     0.989    u0/period_count_reg[18]
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.100 r  u0/period_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.100    u0/period_count_reg[16]_i_1_n_5
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.573     0.987    u0/clk
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[18]/C
                         clock pessimism             -0.261     0.727    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     0.832    u0/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y28  u0/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24  u0/period_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26  u0/period_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26  u0/period_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27  u0/period_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27  u0/period_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27  u0/period_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27  u0/period_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28  u0/period_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28  u0/period_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25  u0/period_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25  u0/period_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25  u0/period_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25  u0/period_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28  u0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24  u0/period_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27  u0/period_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27  u0/period_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27  u0/period_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27  u0/period_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24  u0/period_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26  u0/period_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26  u0/period_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24  u0/period_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29  u0/period_count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24  u0/period_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24  u0/period_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26  u0/period_count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26  u0/period_count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28  u0/clk_out_reg/C



