
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.061820                       # Number of seconds simulated
sim_ticks                                 61820323500                       # Number of ticks simulated
final_tick                               11690454908000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91284                       # Simulator instruction rate (inst/s)
host_op_rate                                   146443                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               56432197                       # Simulator tick rate (ticks/s)
host_mem_usage                                2647624                       # Number of bytes of host memory used
host_seconds                                  1095.48                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     160425716                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              9344                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          49139904                       # Number of bytes read from this memory
system.physmem.bytes_read::total             49149248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         9344                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            9344                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     19525632                       # Number of bytes written to this memory
system.physmem.bytes_written::total          19525632                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                146                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             767811                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                767957                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          305088                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               305088                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               151148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            794882673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               795033821                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          151148                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             151148                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         315844869                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              315844869                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         315844869                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              151148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           794882673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1110878690                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         763915                       # number of replacements
system.l2.tagsinuse                       4045.827970                       # Cycle average of tags in use
system.l2.total_refs                           570207                       # Total number of references to valid blocks.
system.l2.sampled_refs                         768011                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.742446                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   11657638108000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           316.598952                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.625203                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3728.603814                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.077295                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000153                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.910304                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.987751                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data               348004                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  348004                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           330045                       # number of Writeback hits
system.l2.Writeback_hits::total                330045                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              20997                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20997                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                369001                       # number of demand (read+write) hits
system.l2.demand_hits::total                   369001                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               369001                       # number of overall hits
system.l2.overall_hits::total                  369001                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                146                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             660024                       # number of ReadReq misses
system.l2.ReadReq_misses::total                660170                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           107787                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              107787                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 146                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              767811                       # number of demand (read+write) misses
system.l2.demand_misses::total                 767957                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                146                       # number of overall misses
system.l2.overall_misses::cpu.data             767811                       # number of overall misses
system.l2.overall_misses::total                767957                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      7836000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  34658703000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     34666539000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   6039689500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6039689500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       7836000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   40698392500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40706228500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      7836000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  40698392500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40706228500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              146                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1008028                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1008174                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       330045                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            330045                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         128784                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            128784                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               146                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1136812                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1136958                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              146                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1136812                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1136958                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.654768                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.654818                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.836960                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.836960                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.675407                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.675449                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.675407                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.675449                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53671.232877                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52511.276863                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52511.533393                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 56033.561561                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 56033.561561                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53671.232877                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53005.742950                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53005.869469                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53671.232877                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53005.742950                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53005.869469                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               305088                       # number of writebacks
system.l2.writebacks::total                    305088                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           146                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        660024                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           660170                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       107787                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         107787                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         767811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            767957                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        767811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           767957                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      6060000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  26605279000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  26611339000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   4742563000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4742563000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      6060000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  31347842000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31353902000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      6060000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  31347842000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31353902000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.654768                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.654818                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.836960                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.836960                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.675407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.675449                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.675407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.675449                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41506.849315                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40309.562986                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40309.827772                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 43999.396959                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 43999.396959                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41506.849315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40827.550009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40827.679154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41506.849315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40827.550009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40827.679154                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 8795549                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8795549                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             14370                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7356451                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4198056                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.066322                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        123640647                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10816428                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100267106                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     8795549                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4198056                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      46404876                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   92364                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               59302762                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  10793143                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3104                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          116590214                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.379453                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.829014                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 71789947     61.57%     61.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3088062      2.65%     64.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2573168      2.21%     66.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3959806      3.40%     69.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 35179231     30.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            116590214                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.071138                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.810956                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 21838428                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              49899378                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  36625441                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               8160809                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  66148                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              160788008                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  66148                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 28494399                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                23262726                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  37160571                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              27606360                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              160735827                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1150240                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               16381552                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               5064636                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           176098461                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             408271068                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        119275390                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         288995678                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             175737418                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   360948                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  44046887                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             23607750                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5984462                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1355033                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1464667                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  160648740                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 160487441                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             49082                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          222881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       508434                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     116590214                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.376509                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.903202                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20200160     17.33%     17.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            45841611     39.32%     56.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            37121269     31.84%     88.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            13305404     11.41%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              121770      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       116590214                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     139      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              51314739    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            311058      0.19%      0.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              50075907     31.20%     31.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     31.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     31.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            80532302     50.18%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23586662     14.70%     96.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5981512      3.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              160487441                       # Type of FU issued
system.cpu.iq.rate                           1.298015                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    51314878                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.319744                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          224286744                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          53950149                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     53821646                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           264642310                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          106921627                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    106623052                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               53521504                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               157969757                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           231102                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        66154                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          155                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         3137                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         13920                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  66148                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 7346532                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                386964                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           160648740                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             20259                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              23607750                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              5984462                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 171130                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   201                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            155                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          13958                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          424                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14382                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             160470961                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23570482                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             16478                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     29551975                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8787097                       # Number of branches executed
system.cpu.iew.exec_stores                    5981493                       # Number of stores executed
system.cpu.iew.exec_rate                     1.297882                       # Inst execution rate
system.cpu.iew.wb_sent                      160446470                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     160444698                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 128204602                       # num instructions producing a value
system.cpu.iew.wb_consumers                 219428399                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.297670                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.584266                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          222939                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             14370                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    116524066                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.376760                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.528809                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     49905567     42.83%     42.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     25295259     21.71%     64.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8942357      7.67%     72.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     12277789     10.54%     82.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     20103094     17.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    116524066                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              160425716                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       29522914                       # Number of memory references committed
system.cpu.commit.loads                      23541590                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    8786814                       # Number of branches committed
system.cpu.commit.fp_insts                  106617389                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  84588387                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              20103094                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    257069627                       # The number of ROB reads
system.cpu.rob.rob_writes                   321363546                       # The number of ROB writes
system.cpu.timesIdled                          249342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         7050433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     160425716                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.236406                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.236406                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.808796                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.808796                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                158713903                       # number of integer regfile reads
system.cpu.int_regfile_writes                79795513                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 200128919                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 95964006                       # number of floating regfile writes
system.cpu.misc_regfile_reads                48789601                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      7                       # number of replacements
system.cpu.icache.tagsinuse                 90.558658                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10792980                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    146                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               73924.520548                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      90.558658                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.176872                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.176872                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10792980                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10792980                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10792980                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10792980                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10792980                       # number of overall hits
system.cpu.icache.overall_hits::total        10792980                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          163                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           163                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          163                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            163                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          163                       # number of overall misses
system.cpu.icache.overall_misses::total           163                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      8816500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8816500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      8816500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8816500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      8816500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8816500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10793143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10793143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10793143                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10793143                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10793143                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10793143                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54088.957055                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54088.957055                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54088.957055                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54088.957055                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54088.957055                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54088.957055                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          146                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          146                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          146                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          146                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          146                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          146                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      7982500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7982500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      7982500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7982500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      7982500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7982500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54674.657534                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54674.657534                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54674.657534                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54674.657534                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54674.657534                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54674.657534                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1136299                       # number of replacements
system.cpu.dcache.tagsinuse                511.840219                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 27359564                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1136811                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  24.066942                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           11628735587000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.840219                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999688                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999688                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21507024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21507024                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5852540                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5852540                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      27359564                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27359564                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     27359564                       # number of overall hits
system.cpu.dcache.overall_hits::total        27359564                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1818742                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1818742                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       128784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128784                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1947526                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1947526                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1947526                       # number of overall misses
system.cpu.dcache.overall_misses::total       1947526                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  61553441000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  61553441000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   6637285000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6637285000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  68190726000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  68190726000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  68190726000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  68190726000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     23325766                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23325766                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5981324                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5981324                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     29307090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29307090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     29307090                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29307090                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.077971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.077971                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.021531                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021531                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.066452                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066452                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.066452                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066452                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 33843.965224                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33843.965224                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51538.118089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51538.118089                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 35014.026000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35014.026000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 35014.026000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35014.026000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       221853                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             11263                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.697505                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       330045                       # number of writebacks
system.cpu.dcache.writebacks::total            330045                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       810714                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       810714                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       810714                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       810714                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       810714                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       810714                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1008028                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1008028                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       128784                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       128784                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1136812                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1136812                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1136812                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1136812                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  39155149500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  39155149500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   6379717000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6379717000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  45534866500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  45534866500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  45534866500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45534866500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.043215                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.043215                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.021531                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021531                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038790                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038790                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.038790                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038790                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 38843.315364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38843.315364                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49538.118089                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49538.118089                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 40054.878467                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40054.878467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 40054.878467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40054.878467                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
