$date
	Sat Feb 15 21:36:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module cpu_tb $end
$var wire 32 ! memwb_wdata [31:0] $end
$var wire 1 " memwb_wb_reg_wr $end
$var wire 5 # memwb_rd [4:0] $end
$var wire 1 $ exmem_wb_reg_wr $end
$var wire 5 % exmem_rd [4:0] $end
$var wire 32 & exmem_alu [31:0] $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$var reg 5 ) stall [4:0] $end
$scope module d_mem $end
$var wire 32 * addr [31:0] $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$var wire 32 + wdata_i [31:0] $end
$var wire 4 , unique_f3 [3:0] $end
$var wire 1 - mem_wr_i $end
$var wire 1 . mem_re_i $end
$var wire 3 / mem_f3_i [2:0] $end
$var reg 32 0 data [31:0] $end
$upscope $end
$scope module ex_mem_reg_0 $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$var wire 5 1 stall_i [4:0] $end
$var wire 32 2 wdata_i [31:0] $end
$var wire 1 3 wb_reg_wr_i $end
$var wire 1 4 wb_mem_sel_i $end
$var wire 5 5 rd_i [4:0] $end
$var wire 1 6 mem_wr_i $end
$var wire 1 7 mem_re_i $end
$var wire 3 8 mem_f3_i [2:0] $end
$var wire 32 9 alu_i [31:0] $end
$var reg 32 : alu [31:0] $end
$var reg 3 ; mem_f3 [2:0] $end
$var reg 1 . mem_re $end
$var reg 1 - mem_wr $end
$var reg 5 < rd [4:0] $end
$var reg 1 = wb_mem_sel $end
$var reg 1 $ wb_reg_wr $end
$var reg 32 > wdata [31:0] $end
$upscope $end
$scope module ex_stage_0 $end
$var wire 32 ? exmem_alu_i [31:0] $end
$var wire 5 @ exmem_rd_i [4:0] $end
$var wire 1 $ exmem_wb_reg_wr_i $end
$var wire 1 A o $end
$var wire 32 B op1 [31:0] $end
$var wire 32 C op2 [31:0] $end
$var wire 1 ( rst $end
$var wire 32 D wdata [31:0] $end
$var wire 1 E z $end
$var wire 5 F rd_i [4:0] $end
$var wire 5 G r2_i [4:0] $end
$var wire 32 H r2_forw_mux [31:0] $end
$var wire 5 I r1_i [4:0] $end
$var wire 32 J r1_forw_mux [31:0] $end
$var wire 32 K pc_mux [31:0] $end
$var wire 32 L pc_i [31:0] $end
$var wire 1 M n $end
$var wire 32 N memwb_wdata_i [31:0] $end
$var wire 1 " memwb_wb_reg_wr_i $end
$var wire 5 O memwb_rd_i [4:0] $end
$var wire 32 P imm_mux [31:0] $end
$var wire 32 Q imm_i [31:0] $end
$var wire 1 R ex_pc_sel_i $end
$var wire 1 S ex_imm_sel_i $end
$var wire 7 T ex_f7_i [6:0] $end
$var wire 3 U ex_f3_i [2:0] $end
$var wire 32 V d2_i [31:0] $end
$var wire 32 W d1_i [31:0] $end
$var wire 1 X c_out $end
$var wire 32 Y alu [31:0] $end
$var reg 33 Z alu_arithm [32:0] $end
$var reg 2 [ r1_forw_sel [1:0] $end
$var reg 2 \ r2_forw_sel [1:0] $end
$upscope $end
$scope module i_mem $end
$var wire 1 ' clk $end
$var wire 32 ] data_i [31:0] $end
$var wire 1 ^ re $end
$var wire 1 ( rst $end
$var wire 1 _ we $end
$var wire 32 ` addr [31:0] $end
$var reg 32 a data [31:0] $end
$upscope $end
$scope module id_ex_reg_0 $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$var wire 5 b stall_i [4:0] $end
$var wire 1 c wb_reg_wr_i $end
$var wire 1 d wb_mem_sel_i $end
$var wire 5 e rd_i [4:0] $end
$var wire 5 f r2_i [4:0] $end
$var wire 5 g r1_i [4:0] $end
$var wire 32 h pc_i [31:0] $end
$var wire 1 i mem_wr_i $end
$var wire 1 j mem_re_i $end
$var wire 3 k mem_f3_i [2:0] $end
$var wire 32 l imm_i [31:0] $end
$var wire 1 m ex_pc_sel_i $end
$var wire 1 n ex_imm_sel_i $end
$var wire 7 o ex_f7_i [6:0] $end
$var wire 3 p ex_f3_i [2:0] $end
$var wire 32 q d2_i [31:0] $end
$var wire 32 r d1_i [31:0] $end
$var reg 32 s d1 [31:0] $end
$var reg 32 t d2 [31:0] $end
$var reg 3 u ex_f3 [2:0] $end
$var reg 7 v ex_f7 [6:0] $end
$var reg 1 S ex_imm_sel $end
$var reg 1 R ex_pc_sel $end
$var reg 32 w imm [31:0] $end
$var reg 3 x mem_f3 [2:0] $end
$var reg 1 7 mem_re $end
$var reg 1 6 mem_wr $end
$var reg 32 y pc [31:0] $end
$var reg 5 z r1 [4:0] $end
$var reg 5 { r2 [4:0] $end
$var reg 5 | rd [4:0] $end
$var reg 1 4 wb_mem_sel $end
$var reg 1 3 wb_reg_wr $end
$upscope $end
$scope module id_stage_0 $end
$var wire 1 ' clk $end
$var wire 5 } reg_file_waddr_i [4:0] $end
$var wire 32 ~ reg_file_wdata_i [31:0] $end
$var wire 1 !" reg_file_we_i $end
$var wire 1 ( rst $end
$var wire 32 "" x0 [31:0] $end
$var wire 32 #" x1 [31:0] $end
$var wire 32 $" x10 [31:0] $end
$var wire 32 %" x11 [31:0] $end
$var wire 32 &" x12 [31:0] $end
$var wire 32 '" x2 [31:0] $end
$var wire 32 (" x3 [31:0] $end
$var wire 32 )" x4 [31:0] $end
$var wire 32 *" x6 [31:0] $end
$var wire 32 +" x7 [31:0] $end
$var wire 32 ," x8 [31:0] $end
$var wire 32 -" x9 [31:0] $end
$var wire 10 ." unique_f3 [9:0] $end
$var wire 5 /" rd [4:0] $end
$var wire 5 0" r2 [4:0] $end
$var wire 5 1" r1 [4:0] $end
$var wire 7 2" op [6:0] $end
$var wire 32 3" ins_i [31:0] $end
$var wire 32 4" imm [31:0] $end
$var wire 7 5" f7 [6:0] $end
$var wire 3 6" f3 [2:0] $end
$var wire 32 7" d2 [31:0] $end
$var wire 32 8" d1 [31:0] $end
$var reg 3 9" ex_f3 [2:0] $end
$var reg 7 :" ex_f7 [6:0] $end
$var reg 1 n ex_imm_sel $end
$var reg 1 m ex_pc_sel $end
$var reg 3 ;" mem_f3 [2:0] $end
$var reg 1 j mem_re $end
$var reg 1 i mem_wr $end
$var reg 1 d wb_mem_sel $end
$var reg 1 c wb_reg_wr $end
$scope module imm_gen_0 $end
$var wire 1 <" I_type $end
$var wire 1 =" U_type $end
$var wire 7 >" op [6:0] $end
$var wire 1 ( rst $end
$var wire 32 ?" ins_i [31:0] $end
$var wire 32 @" imm_out [31:0] $end
$var wire 32 A" U_imm [31:0] $end
$var wire 1 B" S_type $end
$var wire 32 C" S_imm [31:0] $end
$var wire 1 D" J_type $end
$var wire 32 E" J_imm [31:0] $end
$var wire 32 F" I_imm [31:0] $end
$var wire 1 G" B_type $end
$var wire 32 H" B_imm [31:0] $end
$upscope $end
$scope module reg_file_0 $end
$var wire 1 ' clk $end
$var wire 5 I" r1 [4:0] $end
$var wire 5 J" r2 [4:0] $end
$var wire 1 K" re1 $end
$var wire 1 L" re2 $end
$var wire 1 ( rst $end
$var wire 5 M" waddr [4:0] $end
$var wire 32 N" wdata [31:0] $end
$var wire 1 !" we $end
$var reg 32 O" d1 [31:0] $end
$var reg 32 P" d2 [31:0] $end
$var integer 32 Q" i [31:0] $end
$upscope $end
$upscope $end
$scope module if_id_reg_0 $end
$var wire 1 ' clk $end
$var wire 32 R" ins_i [31:0] $end
$var wire 1 ( rst $end
$var wire 5 S" stall_i [4:0] $end
$var wire 32 T" pc_i [31:0] $end
$var reg 32 U" ins [31:0] $end
$var reg 32 V" pc [31:0] $end
$upscope $end
$scope module mem_wb_reg_0 $end
$var wire 32 W" alu_i [31:0] $end
$var wire 1 ' clk $end
$var wire 32 X" d_mem_i [31:0] $end
$var wire 5 Y" rd_i [4:0] $end
$var wire 1 ( rst $end
$var wire 5 Z" stall_i [4:0] $end
$var wire 1 = wb_mem_sel_i $end
$var wire 1 $ wb_reg_wr_i $end
$var reg 32 [" alu [31:0] $end
$var reg 32 \" d_mem [31:0] $end
$var reg 5 ]" rd [4:0] $end
$var reg 1 ^" wb_mem_sel $end
$var reg 1 " wb_reg_wr $end
$upscope $end
$scope module pc_reg_0 $end
$var wire 32 _" br_addr [31:0] $end
$var wire 1 `" br_en $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$var wire 5 a" stall_i [4:0] $end
$var reg 32 b" pc [31:0] $end
$upscope $end
$scope module wb_stage_0 $end
$var wire 32 c" alu_i [31:0] $end
$var wire 1 ' clk $end
$var wire 32 d" d_mem_i [31:0] $end
$var wire 1 ( rst $end
$var wire 1 = wb_mem_sel_i $end
$var wire 32 e" reg_data_mux [31:0] $end
$var wire 32 f" reg_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 f"
bx e"
bx d"
bx c"
bx b"
b0 a"
0`"
b0 _"
x^"
bx ]"
bx \"
bx ["
b0 Z"
bx Y"
b0 X"
bx W"
bx V"
bx U"
bx T"
b0 S"
b0 R"
b100000 Q"
b0 P"
b0 O"
b0 N"
bx M"
zL"
zK"
bx J"
bx I"
bx0 H"
xG"
bx F"
bx0 E"
xD"
bx C"
xB"
bx000000000000 A"
bx @"
bx ?"
bx >"
x="
x<"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
x!"
b0 ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
b0 r
b0 q
b0 p
b0 o
0n
0m
bx l
b0 k
0j
0i
bx h
bx g
bx f
bx e
0d
0c
b0 b
b0 a
bx `
0_
1^
bz ]
bx \
bx [
b0 Z
b0 Y
0X
bx W
bx V
bx U
bx T
xS
xR
bx Q
bx P
bx O
b0 N
0M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
1E
bx D
bx C
bx B
xA
bx @
bx ?
bx >
x=
bx <
bx ;
bx :
b0 9
bx 8
x7
x6
bx 5
x4
x3
bx 2
b0 1
b0 0
bx /
x.
x-
bx ,
bx +
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx *
b0 )
1(
0'
bx &
bx %
x$
bx #
x"
b0 !
$end
#50
b0 \
b0 [
0A
b0 C
b0 2
b0 D
b0 P
b0 B
b0 K
b0 H
b0 J
b0 E"
b0 l
b0 4"
b0 @"
0<"
0="
b0 A"
b0 H"
b0 C"
b0 F"
b0 5"
b0 6"
b0 e
b0 /"
b0 f
b0 0"
b0 J"
b0 g
b0 1"
b0 I"
b0 ."
0D"
0B"
0G"
b0 2"
b0 >"
b0 *
b0 e"
b0 `
b0 T"
b0 b"
b0 3"
b0 ?"
b0 U"
b0 h
b0 V"
04
03
b0 8
b0 x
06
07
0R
0S
b0 T
b0 v
b0 U
b0 u
b0 Q
b0 w
b0 V
b0 t
b0 W
b0 s
b0 5
b0 F
b0 |
b0 G
b0 {
b0 I
b0 z
b0 L
b0 y
0=
0$
b0 /
b0 ;
b0 ,
0-
0.
b0 +
b0 >
b0 &
b0 :
b0 ?
b0 W"
b0 %
b0 <
b0 @
b0 Y"
0^"
0!"
0"
b0 ["
b0 c"
b0 \"
b0 d"
b0 }
b0 M"
b0 #
b0 O
b0 ]"
1'
#100
b100000000000010010011 a
b100000000000010010011 R"
0'
0(
#150
b1 l
b1 4"
b1 @"
b100000000000 E"
1<"
1c
1n
b100000000000000000000 A"
b100000000000 H"
b1 C"
b1 F"
b1 e
b1 /"
b1 f
b1 0"
b1 J"
b10011000 ."
b10011 2"
b10011 >"
b1000000000000100010011 a
b1000000000000100010011 R"
b100000000000010010011 3"
b100000000000010010011 ?"
b100000000000010010011 U"
b100 `
b100 T"
b100 b"
1'
#200
0'
#250
0E
b1 9
b1 Y
b1 Z
b10 E"
b10 l
b10 4"
b10 @"
b1100000000000110010011 a
b1100000000000110010011 R"
b1000000000000000000000 A"
b10 H"
b10 C"
b10 F"
b10 e
b10 /"
b10 f
b10 0"
b10 J"
b1 C
b1 2
b1 D
b1 P
b1000 `
b1000 T"
b1000 b"
b1000000000000100010011 3"
b1000000000000100010011 ?"
b1000000000000100010011 U"
b100 h
b100 V"
13
1S
b1 Q
b1 w
b1 5
b1 F
b1 |
b1 G
b1 {
1'
#300
0'
#350
b10 9
b10 Y
b10 Z
b100000000010 E"
b11 l
b11 4"
b11 @"
b1 *
b10 C
b10 2
b10 D
b10 P
b1100000000000000000000 A"
b100000000010 H"
b11 C"
b11 F"
b11 e
b11 /"
b11 f
b11 0"
b11 J"
b10000000000001000010011 a
b10000000000001000010011 R"
1$
b1 +
b1 >
b1 &
b1 :
b1 ?
b1 W"
b1 %
b1 <
b1 @
b1 Y"
b10 Q
b10 w
b10 5
b10 F
b10 |
b10 G
b10 {
b100 L
b100 y
b1100000000000110010011 3"
b1100000000000110010011 ?"
b1100000000000110010011 U"
b1000 h
b1000 V"
b1100 `
b1100 T"
b1100 b"
1'
#400
0'
#450
b11 9
b11 Y
b11 Z
b100 E"
b100 l
b100 4"
b100 @"
b1 ~
b1 N"
b1 !
b1 N
b1 f"
b1000001000000010110011 a
b1000001000000010110011 R"
b10000000000000000000000 A"
b100 H"
b100 C"
b100 F"
b100 e
b100 /"
b100 f
b100 0"
b100 J"
b11 C
b11 2
b11 D
b11 P
b10 *
b1 e"
b10000 `
b10000 T"
b10000 b"
b10000000000001000010011 3"
b10000000000001000010011 ?"
b10000000000001000010011 U"
b1100 h
b1100 V"
b11 Q
b11 w
b11 5
b11 F
b11 |
b11 G
b11 {
b1000 L
b1000 y
b10 +
b10 >
b10 &
b10 :
b10 ?
b10 W"
b10 %
b10 <
b10 @
b10 Y"
1!"
1"
b1 ["
b1 c"
b1 }
b1 M"
b1 #
b1 O
b1 ]"
1'
#500
0'
#550
b100 9
b100 Y
b100 Z
b10 q
b10 7"
b10 P"
b1 r
b1 8"
b1 O"
b10 ~
b10 N"
b10 !
b10 N
b10 f"
b1000000000000010 E"
b0 l
b0 4"
b0 @"
0<"
0n
b10 e"
b11 *
b100 C
b100 2
b100 D
b100 P
b1000001000000000000000 A"
b100000000000 H"
b1 C"
b10 F"
b1 e
b1 /"
b10 f
b10 0"
b10 J"
b1 g
b1 1"
b1 I"
b110011000 ."
b110011 2"
b110011 >"
b1100001000000010110011 a
b1100001000000010110011 R"
b10 ["
b10 c"
b10 }
b10 M"
b10 #
b10 O
b10 ]"
b11 +
b11 >
b11 &
b11 :
b11 ?
b11 W"
b11 %
b11 <
b11 @
b11 Y"
b100 Q
b100 w
b100 5
b100 F
b100 |
b100 G
b100 {
b1100 L
b1100 y
b1 #"
b1000001000000010110011 3"
b1000001000000010110011 ?"
b1000001000000010110011 U"
b10000 h
b10000 V"
b10100 `
b10100 T"
b10100 b"
1'
#600
0'
#650
b11 9
b11 Y
b11 q
b11 7"
b11 P"
b11 Z
b1000100000000010 E"
b1 B
b1 K
b11 ~
b11 N"
b11 !
b11 N
b11 f"
b10000001000000010110011 a
b10000001000000010110011 R"
b1100001000000000000000 A"
b11 F"
b11 f
b11 0"
b11 J"
b10 C
b10 2
b10 D
b10 P
b10 H
b1 J
b100 *
b11 e"
b11000 `
b11000 T"
b11000 b"
b1100001000000010110011 3"
b1100001000000010110011 ?"
b1100001000000010110011 U"
b10100 h
b10100 V"
b10 '"
0S
b0 Q
b0 w
b10 V
b10 t
b1 W
b1 s
b1 5
b1 F
b1 |
b10 G
b10 {
b1 I
b1 z
b10000 L
b10000 y
b100 +
b100 >
b100 &
b100 :
b100 ?
b100 W"
b100 %
b100 <
b100 @
b100 Y"
b11 ["
b11 c"
b11 }
b11 M"
b11 #
b11 O
b11 ]"
1'
#700
0'
#750
b11 B
b11 K
b110 9
b110 Y
b11 J
b100 q
b100 7"
b100 P"
b110 Z
b1 [
b100 ~
b100 N"
b100 !
b100 N
b100 f"
b11 C
b11 2
b11 D
b11 P
b1000000000000100 E"
b100 e"
b11 *
b11 H
b10000001000000000000000 A"
b100 F"
b100 f
b100 0"
b100 J"
b10011 a
b10011 R"
b100 ["
b100 c"
b100 }
b100 M"
b100 #
b100 O
b100 ]"
b10 +
b10 >
b11 &
b11 :
b11 ?
b11 W"
b1 %
b1 <
b1 @
b1 Y"
b11 V
b11 t
b11 G
b11 {
b10100 L
b10100 y
b11 ("
b10000001000000010110011 3"
b10000001000000010110011 ?"
b10000001000000010110011 U"
b11000 h
b11000 V"
b11100 `
b11100 T"
b11100 b"
1'
#800
0'
#850
b1010 9
b1010 Y
b1010 Z
b0 q
b0 7"
b0 P"
b0 r
b0 8"
b0 O"
b1 [
b110 B
b110 K
b0 E"
1<"
1n
b100 C
b100 2
b100 D
b100 P
b110 J
b11 ~
b11 N"
b11 !
b11 N
b11 f"
b0 A"
b0 H"
b0 C"
b0 F"
b0 e
b0 /"
b0 f
b0 0"
b0 J"
b0 g
b0 1"
b0 I"
b10011000 ."
b10011 2"
b10011 >"
b100 H
b110 *
b11 e"
b100000 `
b100000 T"
b100000 b"
b10011 3"
b10011 ?"
b10011 U"
b11100 h
b11100 V"
b100 )"
b100 V
b100 t
b100 G
b100 {
b11000 L
b11000 y
b11 +
b11 >
b110 &
b110 :
b110 ?
b110 W"
b11 ["
b11 c"
b1 }
b1 M"
b1 #
b1 O
b1 ]"
1'
#900
0'
#950
1E
b0 9
b0 Y
b0 Z
b0 [
b0 B
b0 K
b110 ~
b110 N"
b110 !
b110 N
b110 f"
b0 J
b110 e"
b1010 *
b0 C
b0 2
b0 D
b0 P
b0 H
b110 ["
b110 c"
b100 +
b100 >
b1010 &
b1010 :
b1010 ?
b1010 W"
1S
b0 V
b0 t
b0 W
b0 s
b0 5
b0 F
b0 |
b0 G
b0 {
b0 I
b0 z
b11100 L
b11100 y
b11 #"
b100000 h
b100000 V"
b100100 `
b100100 T"
b100100 b"
1'
#1000
0'
#1050
b1010 ~
b1010 N"
b1010 !
b1010 N
b1010 f"
b0 *
b1010 e"
b101000 `
b101000 T"
b101000 b"
b100100 h
b100100 V"
b110 #"
b100000 L
b100000 y
b0 +
b0 >
b0 &
b0 :
b0 ?
b0 W"
b0 %
b0 <
b0 @
b0 Y"
b1010 ["
b1010 c"
1'
#1100
0'
#1150
b0 ~
b0 N"
b0 !
b0 N
b0 f"
b0 e"
b0 a
b0 R"
b0 ["
b0 c"
b0 }
b0 M"
b0 #
b0 O
b0 ]"
b100100 L
b100100 y
b1010 #"
b101000 h
b101000 V"
b101100 `
b101100 T"
b101100 b"
1'
#1200
0'
#1250
0<"
0c
0n
b0 ."
b0 2"
b0 >"
b110000 `
b110000 T"
b110000 b"
b0 3"
b0 ?"
b0 U"
b101100 h
b101100 V"
b101000 L
b101000 y
1'
#1300
0'
#1350
03
0S
b101100 L
b101100 y
b110000 h
b110000 V"
b110100 `
b110100 T"
b110100 b"
1'
#1400
0'
#1450
b111000 `
b111000 T"
b111000 b"
b110100 h
b110100 V"
b110000 L
b110000 y
0$
1'
#1500
0'
#1550
0!"
0"
b110100 L
b110100 y
b111000 h
b111000 V"
b111100 `
b111100 T"
b111100 b"
1'
#1600
0'
#1650
b1000000 `
b1000000 T"
b1000000 b"
b111100 h
b111100 V"
b111000 L
b111000 y
1'
#1700
0'
#1750
b111100 L
b111100 y
b1000000 h
b1000000 V"
b1000100 `
b1000100 T"
b1000100 b"
1'
#1800
0'
#1850
b1001000 `
b1001000 T"
b1001000 b"
b1000100 h
b1000100 V"
b1000000 L
b1000000 y
1'
#1900
0'
#1950
b1000100 L
b1000100 y
b1001000 h
b1001000 V"
b1001100 `
b1001100 T"
b1001100 b"
1'
#2000
0'
#2050
b1010000 `
b1010000 T"
b1010000 b"
b1001100 h
b1001100 V"
b1001000 L
b1001000 y
1'
#2100
0'
#2150
b1001100 L
b1001100 y
b1010000 h
b1010000 V"
b1010100 `
b1010100 T"
b1010100 b"
1'
#2200
0'
#2250
b1011000 `
b1011000 T"
b1011000 b"
b1010100 h
b1010100 V"
b1010000 L
b1010000 y
1'
#2300
0'
#2350
b1010100 L
b1010100 y
b1011000 h
b1011000 V"
b1011100 `
b1011100 T"
b1011100 b"
1'
#2400
0'
#2450
b1100000 `
b1100000 T"
b1100000 b"
b1011100 h
b1011100 V"
b1011000 L
b1011000 y
1'
#2500
0'
#2550
b1011100 L
b1011100 y
b1100000 h
b1100000 V"
b1100100 `
b1100100 T"
b1100100 b"
1'
#2600
0'
#2650
b1101000 `
b1101000 T"
b1101000 b"
b1100100 h
b1100100 V"
b1100000 L
b1100000 y
1'
#2700
0'
#2750
b1100100 L
b1100100 y
b1101000 h
b1101000 V"
b1101100 `
b1101100 T"
b1101100 b"
1'
#2800
0'
#2850
b1110000 `
b1110000 T"
b1110000 b"
b1101100 h
b1101100 V"
b1101000 L
b1101000 y
1'
#2900
0'
#2950
b1101100 L
b1101100 y
b1110000 h
b1110000 V"
b1110100 `
b1110100 T"
b1110100 b"
1'
#3000
0'
#3050
b1111000 `
b1111000 T"
b1111000 b"
b1110100 h
b1110100 V"
b1110000 L
b1110000 y
1'
#3100
0'
#3150
b1110100 L
b1110100 y
b1111000 h
b1111000 V"
b1111100 `
b1111100 T"
b1111100 b"
1'
#3200
0'
#3250
b10000000 `
b10000000 T"
b10000000 b"
b1111100 h
b1111100 V"
b1111000 L
b1111000 y
1'
#3300
0'
#3350
b1111100 L
b1111100 y
b10000000 h
b10000000 V"
b10000100 `
b10000100 T"
b10000100 b"
1'
#3400
0'
#3450
b10001000 `
b10001000 T"
b10001000 b"
b10000100 h
b10000100 V"
b10000000 L
b10000000 y
1'
#3500
0'
#3550
b10000100 L
b10000100 y
b10001000 h
b10001000 V"
b10001100 `
b10001100 T"
b10001100 b"
1'
#3600
0'
#3650
b10010000 `
b10010000 T"
b10010000 b"
b10001100 h
b10001100 V"
b10001000 L
b10001000 y
1'
#3700
0'
