library IEEE;
use IEEE.numeric_bit.all;

ARCHITECTURE archi_registre OF registre_16 IS

BEGIN
	PROCESS(horloge, reset)
	BEGIN
		IF horloge'event AND horloge = '0' AND reset = '0' THEN
			boucle : FOR i IN 0 TO N LOOP
				output <= bit_vector (N-1 downto 0) := '0';
			END LOOP boucle;
		ElSE
			IF horloge'event AND horloge = '1' THEN
				if write='1' and write = '1' then
					output <= input;
				end if;
			END IF;
		END IF;

	END PROCESS;

END archi_registre;