/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] _00_;
  reg [16:0] _01_;
  reg [3:0] _02_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[16] ^ in_data[60]);
  assign celloutsig_1_13z = ~(celloutsig_1_6z ^ celloutsig_1_1z[0]);
  reg [13:0] _05_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 14'h0000;
    else _05_ <= { _00_[13:7], celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_16z };
  assign out_data[45:32] = _05_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _01_ <= 17'h00000;
    else _01_ <= { in_data[138:124], celloutsig_1_8z, celloutsig_1_8z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 4'h0;
    else _02_ <= in_data[70:67];
  reg [6:0] _08_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 7'h00;
    else _08_ <= celloutsig_0_14z[8:2];
  assign _00_[13:7] = _08_;
  assign celloutsig_1_6z = { in_data[179:174], celloutsig_1_3z, celloutsig_1_2z } === { in_data[121:116], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z } === celloutsig_0_10z[10:5];
  assign celloutsig_0_23z = { celloutsig_0_10z[14:10], celloutsig_0_0z } === { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_1_2z = ! { in_data[171], celloutsig_1_1z };
  assign celloutsig_1_15z = ! { celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[139:135] || in_data[167:163];
  assign celloutsig_1_4z = { in_data[163:162], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } || { in_data[114:110], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z } || { celloutsig_0_2z[2], _02_, celloutsig_0_4z, _02_, celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_6z, _02_, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_3z } || { celloutsig_0_5z[3], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_4z } || { in_data[57:48], celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_1_9z = { in_data[156:155], celloutsig_1_6z, celloutsig_1_2z } % { 1'h1, in_data[161:160], celloutsig_1_3z };
  assign celloutsig_0_2z = _02_[2:0] * _02_[2:0];
  assign celloutsig_1_11z = - { celloutsig_1_9z[3:2], celloutsig_1_0z };
  assign celloutsig_1_18z = - { celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[69] & celloutsig_0_0z;
  assign celloutsig_0_4z = ^ { in_data[38:30], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_3z = ^ { in_data[164:153], celloutsig_1_2z };
  assign celloutsig_1_8z = ^ { in_data[176:165], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_7z = ^ { in_data[31:24], _02_, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_16z = { celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_0z } >> { _01_[3:2], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_15z };
  assign celloutsig_0_24z = celloutsig_0_14z[6:2] >> { celloutsig_0_14z[5:2], celloutsig_0_23z };
  assign celloutsig_0_11z = { in_data[43:38], celloutsig_0_9z } >> { celloutsig_0_8z[2:0], _02_ };
  assign celloutsig_1_1z = { in_data[158], celloutsig_1_0z, celloutsig_1_0z } >>> in_data[166:164];
  assign celloutsig_0_5z = { in_data[30], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z } >>> { in_data[65], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_5z[4:3], celloutsig_0_7z, celloutsig_0_0z } ~^ in_data[88:85];
  assign celloutsig_0_10z = in_data[82:67] ~^ { in_data[28:18], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_14z = { _02_, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z } ~^ { in_data[28:26], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_41z = ~((celloutsig_0_5z[3] & celloutsig_0_2z[1]) | celloutsig_0_12z);
  assign celloutsig_1_10z = ~((celloutsig_1_3z & celloutsig_1_1z[0]) | celloutsig_1_8z);
  assign celloutsig_0_16z = ~((celloutsig_0_7z & in_data[55]) | celloutsig_0_3z);
  assign celloutsig_1_5z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_4z & in_data[178]));
  assign celloutsig_1_12z = ~((celloutsig_1_10z & in_data[150]) | (celloutsig_1_11z[1] & celloutsig_1_2z));
  assign celloutsig_1_19z = ~((celloutsig_1_8z & celloutsig_1_8z) | (celloutsig_1_4z & celloutsig_1_9z[0]));
  assign celloutsig_0_20z = ~((celloutsig_0_14z[1] & celloutsig_0_2z[0]) | (celloutsig_0_12z & celloutsig_0_16z));
  assign celloutsig_0_29z = ~((celloutsig_0_8z[3] & celloutsig_0_20z) | (celloutsig_0_24z[4] & celloutsig_0_12z));
  assign _00_[6:0] = { celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_16z };
  assign { out_data[138:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z };
endmodule
