read_verilog -icells -DTEST22 ../top.v
synth_xilinx -retime -flatten
rename -top synth
clean -purge
write_verilog synth22.v

# Check that retiming can still infer shift registers
select t:SRL* -assert-min 1
select t:FD* -assert-min 16
