#CMS_VERSION-1.00
###############################################
## Application Name - XXX
## Application Pid - 50177
## Log produced on - Wed Jun 29 14:40:51 2016
###############################################
Info!     [velcomp-25225]: : Command Line for tool : velcomp is :
                           -top work.tb
Warning   [velcomp-25445]: : Environment variable MGLS_PKGINFO_FILE is set, if it points an old file, new license features may not work.
                           .
Info!     [velcomp-18201]: : Started task: compile_rtlc_design_check_0 (egc-med-nemo)
Status    [RTLC-4578]: : Performing Design Check ...
Status    [RTLC-4578]: : Design Check successfully completed.
Info!     [velcomp-18231]: : Completed task: compile_rtlc_design_check_0 (egc-med-nemo) 0 minutes
Info!     [velcomp-18201]: : Started task: compile_rtlc_0 (egc-med-nemo)
Status    [RTLC-4504]: : Partitioning design ....
Warning   [RTLC-5742]: File veloce.med/design_level/glob_Nodexpdr_Annotated.txt.0, Line 10: Invalid Format. Ignoring it..
Warning   [RTLC-5742]: File veloce.med/design_level/glob_Nodexpdr_Annotated.txt.0, Line 11: Invalid Format. Ignoring it..
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/main_alu.v, Line 80: Mismatch in port size ( 18 ) and port connection size ( 32 ) for port ( read_address ) in instantiation ( rk_prev ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control.v, Line 67: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control.v, Line 67: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control.v, Line 67: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control.v, Line 67: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_organizer_with_control_row.v, Line 39: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( op ) in instantiation ( final_adder ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_organizer_with_control_row.v, Line 39: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( final_adder ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control_row.v, Line 81: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control_row.v, Line 81: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control_row.v, Line 81: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control_row.v, Line 81: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/alu.v, Line 146: Mismatch in port size ( 32 ) and port connection size ( 18 ) for port ( counter2 ) in instantiation ( vXv2 ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/alu.v, Line 160: Mismatch in port size ( 32 ) and port connection size ( 18 ) for port ( counter2 ) in instantiation ( mul_add2 ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Status    [Analyze-4513]: : Overall running time for compilation: 1.0 secs.
Status    [RTLC-4537]: : Time taken in Partitioning design: 1.01 secs.
Note!     [RTLC-5251]: : Built-in hardware memory core inferred for variable ': "AP_total.mem depth = 100001, width = 256"'.
Status    [RTLC-4506]: : Module AP_total{element_width=>32,no_of_units=>8,memory_height=>100000} Pre-processing...
Status    [RTLC-4508]: : Module AP_total{element_width=>32,no_of_units=>8,memory_height=>100000} Compiling...
Note!     [RTLC-5251]: : Built-in hardware memory core inferred for variable ': "rKold_prev.mem depth = 100001, width = 256"'.
Status    [RTLC-4506]: : Module rKold_prev{element_width=>32,no_of_units=>8,memory_height=>100000,address_width=>18} Pre-processing...
Status    [RTLC-4508]: : Module rKold_prev{element_width=>32,no_of_units=>8,memory_height=>100000,address_width=>18} Compiling...
Note!     [RTLC-5251]: : Built-in hardware memory core inferred for variable ': "P_Emap_8.mem depth = 100001, width = 256"'.
Status    [RTLC-4506]: : Module P_Emap_8{no_of_elements_on_col_nos=>20,no_of_elements_in_output=>8,element_width=>32,no_of_units=>8,memory_height=>100000,address_width=>18,col_nos_values_width=>24,multiples_memory_value_width=>32} Pre-processing...
Status    [RTLC-4508]: : Module P_Emap_8{no_of_elements_on_col_nos=>20,no_of_elements_in_output=>8,element_width=>32,no_of_units=>8,memory_height=>100000,address_width=>18,col_nos_values_width=>24,multiples_memory_value_width=>32} Compiling...
Note!     [RTLC-5251]: : Built-in hardware memory core inferred for variable ': "memP_v2.mem depth = 100001, width = 256"'.
Status    [RTLC-4506]: : Module memP_v2{element_width=>32,memory_height=>100000,address_width=>18} Pre-processing...
Status    [RTLC-4508]: : Module memP_v2{element_width=>32,memory_height=>100000,address_width=>18} Compiling...
Note!     [RTLC-5251]: : Built-in hardware memory core inferred for variable ': "memR.mem depth = 100001, width = 256"'.
Status    [RTLC-4506]: : Module memR{element_width=>32,memory_height=>100000,address_width=>18} Pre-processing...
Status    [RTLC-4508]: : Module memR{element_width=>32,memory_height=>100000,address_width=>18} Compiling...
Note!     [RTLC-5251]: : Built-in hardware memory core inferred for variable ': "memA.mem depth = 200009, width = 2560"'.
Status    [RTLC-4506]: : Module memA{no_of_elements_on_col_nos=>20,no_of_row_by_vector_modules=>4,element_width=>32,memory_A_height=>200008,address_width=>19,multiples_memory_value_width=>32} Pre-processing...
Status    [RTLC-4508]: : Module memA{no_of_elements_on_col_nos=>20,no_of_row_by_vector_modules=>4,element_width=>32,memory_A_height=>200008,address_width=>19,multiples_memory_value_width=>32} Compiling...
Note!     [RTLC-5251]: : Built-in hardware memory core inferred for variable ': "col_nos.mem depth = 200009, width = 1920"'.
Status    [RTLC-4506]: : Module col_nos{no_of_elements_on_col_nos=>20,no_of_row_by_vector_modules=>4,memory_A_height=>200008,address_width=>19,col_nos_values_width=>24} Pre-processing...
Status    [RTLC-4508]: : Module col_nos{no_of_elements_on_col_nos=>20,no_of_row_by_vector_modules=>4,memory_A_height=>200008,address_width=>19,col_nos_values_width=>24} Compiling...
Note!     [RTLC-5251]: : Built-in hardware memory core inferred for variable ': "multiples_memory.mem depth = 200009, width = 128"'.
Status    [RTLC-4506]: : Module multiples_memory{no_of_row_by_vector_modules=>4,memory_A_height=>200008,address_width=>19,multiples_memory_value_width=>32} Pre-processing...
Status    [RTLC-4508]: : Module multiples_memory{no_of_row_by_vector_modules=>4,memory_A_height=>200008,address_width=>19,multiples_memory_value_width=>32} Compiling...
Note!     [RTLC-5251]: : Built-in hardware memory core inferred for variable ': "memX.mem depth = 100001, width = 256"'.
Status    [RTLC-4506]: : Module memX{element_width=>32,memory_height=>100000,address_width=>18} Pre-processing...
Status    [RTLC-4508]: : Module memX{element_width=>32,memory_height=>100000,address_width=>18} Compiling...
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/main_alu.v, Line 80: Size mismatch in port (read_address) in instance (rk_prev).
Status    [RTLC-4506]: : Module InputIEEE_8_23_to_8_23 Pre-processing...
Status    [RTLC-4506]: : Module IntAdder_42_f300_uid15 Pre-processing...
Status    [RTLC-4506]: : Module IntMultiplier_UsingDSP_24_24_48_unsigned_uid4 Pre-processing...
Status    [RTLC-4506]: : Module IntAdder_33_f300_uid23 Pre-processing...
Status    [RTLC-4506]: : Module FPMultiplier_8_23_8_23_8_23_uid2 Pre-processing...
Status    [RTLC-4506]: : Module OutputIEEE_8_23_to_8_23 Pre-processing...
Status    [RTLC-4506]: : Module N_to_2N_demux{no_of_units=>8} Pre-processing...
Status    [RTLC-4506]: : Module TwoxOne_mux Pre-processing...
Status    [RTLC-4506]: : Module fpalign Pre-processing...
Status    [RTLC-4506]: : Module mantadd Pre-processing...
Status    [RTLC-4506]: : Module normlize Pre-processing...
Status    [RTLC-4506]: : Module rounder Pre-processing...
Status    [RTLC-4506]: : Module special Pre-processing...
Status    [RTLC-4506]: : Module final1 Pre-processing...
Status    [RTLC-4506]: : Module fpadd Pre-processing...
Status    [RTLC-4506]: : Module adder_subtractor_with_start Pre-processing...
Status    [RTLC-4506]: : Module EightxEight_Adder_with_start Pre-processing...
Status    [RTLC-4506]: : Module adder_subtractor_with_control_with_start Pre-processing...
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_organizer_with_control_row.v, Line 39: Size mismatch in port (op) in instance (final_adder).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_organizer_with_control_row.v, Line 39: Size mismatch in port (ce) in instance (final_adder).
Status    [RTLC-4506]: : Module Eight_Organizer_with_control_row{no_of_units=>8} Pre-processing...
Status    [RTLC-4506]: : Module eight_Dot_Product_Multiply_with_control{element_width=>32,no_of_units=>8} Pre-processing...
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control.v, Line 67: Size mismatch in port (ce) in instance (\instantiate_Multiplier[0].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control.v, Line 67: Size mismatch in port (ce) in instance (\instantiate_Multiplier[1].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control.v, Line 67: Size mismatch in port (ce) in instance (\instantiate_Multiplier[2].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control.v, Line 67: Size mismatch in port (ce) in instance (\instantiate_Multiplier[3].m ).
Status    [RTLC-4506]: : Module vectorXvector_with_control{element_width=>32,no_of_units=>8} Pre-processing...
Note!     [RTLC-5251]: : Built-in hardware memory core inferred for variable ': "multiples_fifo.mem depth = 11, width = 32"'.
Status    [RTLC-4506]: : Module multiples_fifo{multiples_memory_value_width=>32} Pre-processing...
Status    [RTLC-4506]: : Module eight_Dot_Product_Multiply_with_control_row{multiples_memory_value_width=>32} Pre-processing...
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control_row.v, Line 81: Size mismatch in port (ce) in instance (\instantiate_Multiplier[0].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control_row.v, Line 81: Size mismatch in port (ce) in instance (\instantiate_Multiplier[1].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control_row.v, Line 81: Size mismatch in port (ce) in instance (\instantiate_Multiplier[2].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control_row.v, Line 81: Size mismatch in port (ce) in instance (\instantiate_Multiplier[3].m ).
Status    [RTLC-4506]: : Module row_by_vector_with_control{NI=>8,element_width=>32,multiples_memory_value_width=>32} Pre-processing...
Status    [RTLC-4506]: : Module decoder_with_control{no_of_row_by_vector_modules=>4} Pre-processing...
Status    [RTLC-4506]: : Module matrix_by_vector_v3_with_control{element_width=>32,no_of_row_by_vector_modules=>4,NI=>8,multiples_memory_value_width=>32} Pre-processing...
Status    [RTLC-4506]: : Module vectorXvector_mXv_with_control{element_width=>32,no_of_units=>8} Pre-processing...
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/alu.v, Line 146: Size mismatch in port (counter2) in instance (vXv2).
Warning   [RTLC-5597]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/div_nr_wsticky.v, Line 29: Module: div_nr_wsticky{NBITS=>24,PBITS=>27}, Net: 'QQ_in' is a potential RAM of size 756 bits. If you think that a RAM should have been inferred here, please set the attribute 'ram_block' on the signal to force a RAM. Syntax: "// pragma attribute QQ_in ram_block 1". If a RAM is still not inferred, please check warnings for why it was not inferred.
Warning   [RTLC-5597]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/div_nr_wsticky.v, Line 30: Module: div_nr_wsticky{NBITS=>24,PBITS=>27}, Net: 'm_cablesIn' is a potential RAM of size 700 bits. If you think that a RAM should have been inferred here, please set the attribute 'ram_block' on the signal to force a RAM. Syntax: "// pragma attribute m_cablesIn ram_block 1". If a RAM is still not inferred, please check warnings for why it was not inferred.
Warning   [RTLC-5597]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/div_nr_wsticky.v, Line 28: Module: div_nr_wsticky{NBITS=>24,PBITS=>27}, Net: 'YY_in' is a potential RAM of size 700 bits. If you think that a RAM should have been inferred here, please set the attribute 'ram_block' on the signal to force a RAM. Syntax: "// pragma attribute YY_in ram_block 1". If a RAM is still not inferred, please check warnings for why it was not inferred.
Status    [RTLC-4506]: : Module a_s{NBITS=>24} Pre-processing...
Status    [RTLC-4506]: : Module div_nr_wsticky{NBITS=>24,PBITS=>27} Pre-processing...
Status    [RTLC-4506]: : Module FP_div Pre-processing...
Status    [RTLC-4506]: : Module division Pre-processing...
Status    [RTLC-4506]: : Module delay Pre-processing...
Status    [RTLC-4506]: : Module adder_subtractor Pre-processing...
Status    [RTLC-4506]: : Module vXc_add_8_delay{NI=>8} Pre-processing...
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Size mismatch in port (ce) in instance (\instantiate_Multiplier[0].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Size mismatch in port (ce) in instance (\instantiate_Multiplier[1].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Size mismatch in port (ce) in instance (\instantiate_Multiplier[2].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Size mismatch in port (ce) in instance (\instantiate_Multiplier[3].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Size mismatch in port (ce) in instance (\instantiate_Multiplier[4].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Size mismatch in port (ce) in instance (\instantiate_Multiplier[5].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Size mismatch in port (ce) in instance (\instantiate_Multiplier[6].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Size mismatch in port (ce) in instance (\instantiate_Multiplier[7].m ).
Status    [RTLC-4506]: : Module vXc_mul3_add{element_width=>32,no_of_units=>8} Pre-processing...
Status    [RTLC-4506]: : Module vXc_add_8{NI=>8} Pre-processing...
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Size mismatch in port (ce) in instance (\instantiate_Multiplier[0].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Size mismatch in port (ce) in instance (\instantiate_Multiplier[1].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Size mismatch in port (ce) in instance (\instantiate_Multiplier[2].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Size mismatch in port (ce) in instance (\instantiate_Multiplier[3].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Size mismatch in port (ce) in instance (\instantiate_Multiplier[4].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Size mismatch in port (ce) in instance (\instantiate_Multiplier[5].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Size mismatch in port (ce) in instance (\instantiate_Multiplier[6].m ).
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Size mismatch in port (ce) in instance (\instantiate_Multiplier[7].m ).
Status    [RTLC-4506]: : Module vXc_mul3_sub{element_width=>32,no_of_units=>8} Pre-processing...
Warning   [RTLC-5461]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/alu.v, Line 160: Size mismatch in port (counter2) in instance (mul_add2).
Status    [RTLC-4506]: : Module Alu{element_width=>32,memory_height=>100000,no_of_elements_on_col_nos=>20,no_of_row_by_vector_modules=>4,no_of_units=>8,no_of_elements_in_p_emap_output=>8,col_nos_values_width=>24,multiples_memory_value_width=>32} Pre-processing...
Status    [RTLC-4506]: : Module control_unit{no_of_units=>8,address_width=>18,A_address_width=>19,element_width=>32} Pre-processing...
Note!     [RTLC-5251]: : Built-in hardware memory core inferred for variable ': "parameters_mem.mem depth = 2, width = 32"'.
Status    [RTLC-4506]: : Module parameters_mem Pre-processing...
Status    [RTLC-4506]: : Module top_module Pre-processing...
Status    [RTLC-4522]: : Root Module tb: Pre-processing...
Status    [RTLC-4508]: : Module InputIEEE_8_23_to_8_23 Compiling...
Status    [RTLC-4508]: : Module IntAdder_42_f300_uid15 Compiling...
Status    [RTLC-4508]: : Module IntMultiplier_UsingDSP_24_24_48_unsigned_uid4 Compiling...
Status    [RTLC-4508]: : Module IntAdder_33_f300_uid23 Compiling...
Status    [RTLC-4508]: : Module FPMultiplier_8_23_8_23_8_23_uid2 Compiling...
Status    [RTLC-4508]: : Module OutputIEEE_8_23_to_8_23 Compiling...
Status    [RTLC-4508]: : Module multiply Compiling...
Status    [RTLC-4508]: : Module N_to_2N_demux{no_of_units=>8} Compiling...
Status    [RTLC-4508]: : Module TwoxOne_mux Compiling...
Status    [RTLC-4508]: : Module fpalign Compiling...
Status    [RTLC-4508]: : Module mantadd Compiling...
Status    [RTLC-4508]: : Module normlize Compiling...
Status    [RTLC-4508]: : Module rounder Compiling...
Status    [RTLC-4508]: : Module special Compiling...
Status    [RTLC-4508]: : Module final1 Compiling...
Status    [RTLC-4508]: : Module fpadd Compiling...
Status    [RTLC-4508]: : Module adder_subtractor_with_start Compiling...
Status    [RTLC-4508]: : Module EightxEight_Adder_with_start Compiling...
Status    [RTLC-4508]: : Module adder_subtractor_with_control_with_start Compiling...
Status    [RTLC-4508]: : Module Eight_Organizer_with_control_row{no_of_units=>8} Compiling...
Status    [RTLC-4508]: : Module eight_Dot_Product_Multiply_with_control{element_width=>32,no_of_units=>8} Compiling...
Status    [RTLC-4508]: : Module vectorXvector_with_control{element_width=>32,no_of_units=>8} Compiling...
Status    [RTLC-4508]: : Module multiples_fifo{multiples_memory_value_width=>32} Compiling...
Status    [RTLC-4508]: : Module eight_Dot_Product_Multiply_with_control_row{multiples_memory_value_width=>32} Compiling...
Status    [RTLC-4508]: : Module row_by_vector_with_control{NI=>8,element_width=>32,multiples_memory_value_width=>32} Compiling...
Status    [RTLC-4508]: : Module decoder_with_control{no_of_row_by_vector_modules=>4} Compiling...
Status    [RTLC-4508]: : Module matrix_by_vector_v3_with_control{element_width=>32,no_of_row_by_vector_modules=>4,NI=>8,multiples_memory_value_width=>32} Compiling...
Status    [RTLC-4508]: : Module vectorXvector_mXv_with_control{element_width=>32,no_of_units=>8} Compiling...
Status    [RTLC-4508]: : Module a_s{NBITS=>24} Compiling...
Status    [RTLC-4508]: : Module div_nr_wsticky{NBITS=>24,PBITS=>27} Compiling...
Status    [RTLC-4508]: : Module FP_div Compiling...
Status    [RTLC-4508]: : Module division Compiling...
Status    [RTLC-4508]: : Module delay Compiling...
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_31 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_30 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_29 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_28 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_27 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_26 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_25 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_24 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_23 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_22 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_21 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_20 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_19 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_18 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_17 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_16 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_15 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_14 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_13 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_12 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_11 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_10 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_9 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_8 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_7 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_6 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_5 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_4 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_3 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_2 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_1 This Flip-Flop is always disabled.
Warning   [RTLC-5439]: : Module delay, Instance rtlcreg_out_0 This Flip-Flop is always disabled.
Status    [RTLC-4508]: : Module adder_subtractor Compiling...
Status    [RTLC-4508]: : Module vXc_add_8_delay{NI=>8} Compiling...
Status    [RTLC-4508]: : Module vXc_mul3_add{element_width=>32,no_of_units=>8} Compiling...
Status    [RTLC-4508]: : Module vXc_add_8{NI=>8} Compiling...
Status    [RTLC-4508]: : Module vXc_mul3_sub{element_width=>32,no_of_units=>8} Compiling...
Status    [RTLC-4508]: : Module Alu{element_width=>32,memory_height=>100000,no_of_elements_on_col_nos=>20,no_of_row_by_vector_modules=>4,no_of_units=>8,no_of_elements_in_p_emap_output=>8,col_nos_values_width=>24,multiples_memory_value_width=>32} Compiling...
Status    [RTLC-4508]: : Module main_alu{element_width=>32,memory_height=>100000,address_width=>18,multiples_memory_value_width=>32} Compiling...
Status    [RTLC-4508]: : Module control_unit{no_of_units=>8,address_width=>18,A_address_width=>19,element_width=>32} Compiling...
Status    [RTLC-4508]: : Module parameters_mem Compiling...
Status    [RTLC-4508]: : Module top_module Compiling...
Warning   [RTLC-5385]: : Could not resolve net "halt" in module "tb". Entry "tb.halt" in annotated_nets_file is invalid. Ignoring it...
Status    [RTLC-4523]: : Root Module tb: Compiling...
Status    [RTLC-4537]: : Time taken in compiling all partitions: 3 min. and 31.39 secs.
Status    [TBXC-14506]: : Post-processing design...
Note!     [TBXC-5284]: : No system/imported(Hdl to Hvl)/exported(Hvl to Hdl)
                       tasks/functions found in design.
Status    [RTLC-4537]: : Time taken in Post-processing design: 0.99 secs.
Status    [RTLC-4513]: : Overall running time for compilation: 3 min. and 36.0 secs.
Info!     [velcomp-18231]: : Completed task: compile_rtlc_0 (egc-med-nemo) 4 minutes
Info!     [velcomp-18201]: : Started task: compile_transactor_analysis_final_0 (egc-med-nemo)
Info!     [velcomp-18231]: : Completed task: compile_transactor_analysis_final_0 (egc-med-nemo) 0 minutes
Info!     [velcomp-18201]: : Started task: compile_transactor_compile_final_0 (egc-med-nemo)
Info!     [velcomp-18231]: : Completed task: compile_transactor_compile_final_0 (egc-med-nemo) 1 minute
Info!     [velcomp-18201]: : Started task: compile_hvl_0 (egc-med-nemo)
Info!     [velcomp-18201]: : Started task: compile_visualizer_0 (egc-med-nemo)
Info!     [velcomp-18201]: : Started task: compile_velsyn_0 (egc-med-nemo)
Warning   [RTLC-5742]: File veloce.med/design_level/glob_Nodexpdr_Annotated.txt.0, Line 10: Invalid Format. Ignoring it..
Warning   [RTLC-5742]: File veloce.med/design_level/glob_Nodexpdr_Annotated.txt.0, Line 11: Invalid Format. Ignoring it..
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/main_alu.v, Line 80: Mismatch in port size ( 18 ) and port connection size ( 32 ) for port ( read_address ) in instantiation ( rk_prev ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control.v, Line 67: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control.v, Line 67: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control.v, Line 67: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control.v, Line 67: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_organizer_with_control_row.v, Line 39: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( op ) in instantiation ( final_adder ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_organizer_with_control_row.v, Line 39: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( final_adder ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control_row.v, Line 81: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control_row.v, Line 81: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control_row.v, Line 81: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/8_dot_product_with_control_row.v, Line 81: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/alu.v, Line 146: Mismatch in port size ( 32 ) and port connection size ( 18 ) for port ( counter2 ) in instantiation ( vXv2 ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8_delay.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/alu.v, Line 160: Mismatch in port size ( 32 ) and port connection size ( 18 ) for port ( counter2 ) in instantiation ( mul_add2 ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Warning   [RTLC-1036]: File /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/Codes/vxc_add_8.v, Line 33: Mismatch in port size ( 1 ) and port connection size ( 32 ) for port ( ce ) in instantiation ( m ).
Status    [RTLC-4537]: : Time taken in Compilation: 0.56 secs.
Warning   [Velsyn-13962]: : Invalid request for printing 0 critical paths. 9 critical paths will be printed.
Info!     [velcomp-18231]: : Completed task: compile_hvl_0 (egc-med-nemo) 0 minutes
Warning   [Velsyn-12545]: : File veloce.med/rtlc.out/NET/Alu_RTLC_LONGMOD3.v, Line 458, Module Alu_RTLC_LONGMOD3.vXv2: Too few connections to port counter2[31]
Warning   [Velsyn-12545]: : File veloce.med/rtlc.out/NET/Alu_RTLC_LONGMOD3.v, Line 463, Module Alu_RTLC_LONGMOD3.mul_add2: Too few connections to port counter2[31]
Warning   [Velsyn-50069]: : Terminal direction resolution: Changed the direction of terminal in2_3 of module rtlcDiv_m_rtlsim_uns_rem_static_5_10_4_4 from output to input.
                          This change was forced by terminal A of module $assign that is on the same net.
Warning   [Velsyn-50069]: : Terminal direction resolution: Changed the direction of terminal in2_2 of module rtlcDiv_m_rtlsim_uns_rem_static_5_10_4_4 from output to input.
                          This change was forced by terminal A of module $assign that is on the same net.
Warning   [Velsyn-50069]: : Terminal direction resolution: Changed the direction of terminal in2_1 of module rtlcDiv_m_rtlsim_uns_rem_static_5_10_4_4 from output to input.
                          This change was forced by terminal A of module $assign that is on the same net.
Warning   [Velsyn-50069]: : Terminal direction resolution: Changed the direction of terminal in2_0 of module rtlcDiv_m_rtlsim_uns_rem_static_5_10_4_4 from output to input.
                          This change was forced by terminal A of module $assign that is on the same net.
Warning   [Velsyn-50069]: : Terminal direction resolution: Changed the direction of terminal in2_3 of module rtlcDiv_m_rtlsim_uns_rem_static_6_10_4_4 from output to input.
                          This change was forced by terminal A of module $assign that is on the same net.
Warning   [Velsyn-50069]: : Terminal direction resolution: Changed the direction of terminal in2_2 of module rtlcDiv_m_rtlsim_uns_rem_static_6_10_4_4 from output to input.
                          This change was forced by terminal A of module $assign that is on the same net.
Warning   [Velsyn-50069]: : Terminal direction resolution: Changed the direction of terminal in2_1 of module rtlcDiv_m_rtlsim_uns_rem_static_6_10_4_4 from output to input.
                          This change was forced by terminal A of module $assign that is on the same net.
Warning   [Velsyn-50069]: : Terminal direction resolution: Changed the direction of terminal in2_0 of module rtlcDiv_m_rtlsim_uns_rem_static_6_10_4_4 from output to input.
                          This change was forced by terminal A of module $assign that is on the same net.
Warning   [Velsyn-50069]: : Terminal direction resolution: Changed the direction of terminal RealTimeModeOn of module SceMiRunControl from input to inout.
                          This change was forced by terminal I1 of module MED_LUT4_80A2 that is on the same net.
Info!     [velcomp-18231]: : Completed task: compile_visualizer_0 (egc-med-nemo) 0 minutes
Warning   [Velsyn-6536]: : Modules of type: rtlc_tb_GLOBAL_SIGNAL in user design are empty.
Warning   [Velsyn-6536]: : Modules of type: rtlc_tb__INTERNAL__ENC__MOD in user design are empty.
Warning   [Velsyn-6536]: : Modules of type: uclockgen in user design are empty.
Warning   [Velsyn-6536]: : Modules of type: rtlc_SceMiMessageInPort_PortWidth_68 in user design are empty.
Warning   [Velsyn-6536]: : Modules of type: rtlc_SceMiMessageOutPort_PortWidth_480 in user design are empty.
Warning   [Velsyn-6536]: : Modules of type: M_RTLSIM_TBX_INTERNAL_CLOCKGEN in user design are empty.
Warning   [Velsyn-6536]: : Modules of type: rtlc_SceMiMessageInPort_PortWidth_32 in user design are empty.
Warning   [Velsyn-6536]: : Modules of type: rtlc_SceMiMessageOutPort_PortWidth_32 in user design are empty.
Warning   [Velsyn-6536]: : Modules of type: rtlc_SceMiClockControl_ClockNum_0 in user design are empty.
Warning   [Velsyn-5515]: : Memory tb.uut.instantiate_P_Emap_8[0].P_Emap_mem.mem.wrappedMem_VMW_PARAM_MEM_rtlc2_17_256_5_0_8_1 has 8 read and 1 write ports. The maximum read or write ports allowed in BMEM is 8.
Warning   [Velsyn-5515]: : Memory tb.uut.instantiate_P_Emap_8[1].P_Emap_mem.mem.wrappedMem_VMW_PARAM_MEM_rtlc2_17_256_5_0_8_1 has 8 read and 1 write ports. The maximum read or write ports allowed in BMEM is 8.
Warning   [Velsyn-5515]: : Memory tb.uut.instantiate_P_Emap_8[2].P_Emap_mem.mem.wrappedMem_VMW_PARAM_MEM_rtlc2_17_256_5_0_8_1 has 8 read and 1 write ports. The maximum read or write ports allowed in BMEM is 8.
Warning   [Velsyn-5515]: : Memory tb.uut.instantiate_P_Emap_8[3].P_Emap_mem.mem.wrappedMem_VMW_PARAM_MEM_rtlc2_17_256_5_0_8_1 has 8 read and 1 write ports. The maximum read or write ports allowed in BMEM is 8.
Warning   [Velsyn-14589]: : Net tb.mctcore_inst.targetCclockEnabled[0]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.mctcore_inst.targetCreset[0]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.uut.CU.increment_read_address_enable: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.cg_vss: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcVssm_n2: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcMutexInfo[30]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[0]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[1]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[2]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[3]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[4]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[5]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[6]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[7]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[8]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[9]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[10]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[11]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[12]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[13]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[14]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[15]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[16]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[17]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[18]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[19]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[20]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[21]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[22]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[23]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[24]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[25]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[26]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[27]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[28]: No driver -- sourcing with init-0 register
Warning   [Velsyn-14589]: : Net tb.rtlcGlobConnNetwork.rtlcItbTransactorInst_wrapper.rtlcItbTransactorInst_0.rtlcI_SceMiRunControl.CrcCounter[29]: No driver -- sourcing with init-0 register
Warning   [Velsyn-2614]: : 21260 Luts were reduced to smaller Luts for inactive Inputs
Warning   [Velsyn-2553]: : Added 0 user selected NoFlows.
Warning   [Velsyn-2583]: : 0 of user selected NoFlows are latch outputs.
Warning   [Velsyn-2649]: : TBX inactive_negedge/inactive_posedge model performance may be degraded due to inactive-edge-clocked state tb.uut.alu.alu.vXv3.vXv.rtlcreg_I_am_ready, clock net tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[3].R.edomwcr.rtlc1_neg_clk_n50.
Warning   [Velsyn-2649]: : TBX inactive_negedge/inactive_posedge model performance may be degraded due to inactive-edge-clocked state tb.mctcore_inst.globalAssignBlock.latchAdvance.med_fd, clock net tb.mctcore_inst.globalAssignBlock.uclock_bar.
Warning   [Velsyn-2649]: : TBX inactive_negedge/inactive_posedge model performance may be degraded due to inactive-edge-clocked state tb.uut.alu.alu.vXv2.vXv.rtlcreg_I_am_ready, clock net tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[3].R.edomwcr.rtlc1_neg_clk_n50.
Warning   [Velsyn-2649]: : TBX inactive_negedge/inactive_posedge model performance may be degraded due to inactive-edge-clocked state tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[3].R.edomwcr.rtlcreg_pos_neg_indicator, clock net tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[3].R.edomwcr.rtlc1_neg_clk_n50.
Warning   [Velsyn-2649]: : TBX inactive_negedge/inactive_posedge model performance may be degraded due to inactive-edge-clocked state tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[3].R.edomwcr.rtlcreg_I_am_ready, clock net tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[3].R.edomwcr.rtlc1_neg_clk_n50.
Warning   [Velsyn-2649]: : TBX inactive_negedge/inactive_posedge model performance may be degraded due to inactive-edge-clocked state tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[2].R.edomwcr.rtlcreg_pos_neg_indicator, clock net tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[3].R.edomwcr.rtlc1_neg_clk_n50.
Warning   [Velsyn-2649]: : TBX inactive_negedge/inactive_posedge model performance may be degraded due to inactive-edge-clocked state tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[2].R.edomwcr.rtlcreg_I_am_ready, clock net tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[3].R.edomwcr.rtlc1_neg_clk_n50.
Warning   [Velsyn-2649]: : TBX inactive_negedge/inactive_posedge model performance may be degraded due to inactive-edge-clocked state tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[1].R.edomwcr.rtlcreg_pos_neg_indicator, clock net tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[3].R.edomwcr.rtlc1_neg_clk_n50.
Warning   [Velsyn-2649]: : TBX inactive_negedge/inactive_posedge model performance may be degraded due to inactive-edge-clocked state tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[1].R.edomwcr.rtlcreg_I_am_ready, clock net tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[3].R.edomwcr.rtlc1_neg_clk_n50.
Warning   [Velsyn-2649]: : TBX inactive_negedge/inactive_posedge model performance may be degraded due to inactive-edge-clocked state tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[0].R.edomwcr.rtlcreg_pos_neg_indicator, clock net tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[3].R.edomwcr.rtlc1_neg_clk_n50.
Warning   [Velsyn-2649]: : TBX inactive_negedge/inactive_posedge model performance may be degraded due to inactive-edge-clocked state tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[0].R.edomwcr.rtlcreg_I_am_ready, clock net tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[3].R.edomwcr.rtlc1_neg_clk_n50.
Warning   [Velsyn-2649]: : TBX inactive_negedge/inactive_posedge model performance may be degraded due to inactive-edge-clocked state tb.uut.alu.alu.vXv1.vXv.rtlcreg_I_am_ready, clock net tb.uut.alu.alu.mXv1_dash.instantiate_ROW_BY_VECTOR[3].R.edomwcr.rtlc1_neg_clk_n50.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n566.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n566.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n565.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n565.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n564.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n564.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n543.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n543.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n542.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n542.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n541.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n541.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n537.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n537.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n536.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n536.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n535.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n535.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n531.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n531.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n530.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n530.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n529.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n529.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n525.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n525.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n524.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n524.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n523.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n523.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n519.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n519.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n518.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n518.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n517.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n517.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n513.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n513.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n512.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n512.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n511.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n511.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n507.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n507.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n506.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n506.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n505.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n505.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n501.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n501.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n500.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n500.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n499.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n499.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n495.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n495.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n494.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n494.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n493.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n493.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n489.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n489.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n488.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n488.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n487.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n487.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n483.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n483.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n482.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n482.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n481.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n481.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n477.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n477.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n476.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n476.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n475.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n475.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n471.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n471.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n470.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n470.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n469.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n469.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n465.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n465.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n464.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n464.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n463.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n463.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n459.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n459.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n458.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n458.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n457.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n457.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n453.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n453.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n452.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n452.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n451.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n451.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n447.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n447.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n446.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n446.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n445.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n445.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n441.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n441.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n440.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n440.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n439.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n439.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n435.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n435.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n434.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n434.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n433.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n433.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n429.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n429.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n428.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n428.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n427.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n427.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n423.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n423.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n422.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n422.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n421.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n421.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n417.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n417.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n416.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n416.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n415.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n415.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n411.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n411.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n410.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n410.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n409.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n409.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n405.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n405.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n404.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n404.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n403.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n403.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n399.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n399.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n398.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n398.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n397.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n397.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n393.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n393.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n392.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n392.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n391.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n391.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n387.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n387.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n386.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n386.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n385.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n385.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n381.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n381.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n380.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n380.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n379.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n379.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n375.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n375.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n374.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n374.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n373.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n373.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n369.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n369.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n368.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n368.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n367.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n367.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n363.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n363.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n362.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n362.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n361.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n361.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n357.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n357.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n356.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n356.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT1.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n355.med_fd: Module MED_FDPC_INIT1: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n355.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Warning   [Velsyn-14577]: : File veloce.med/rtlc.out/NET/DSIMU_FDPC_INIT0.v, Line 7, Path tb.rtlcGlobConnNetwork.rtlc_pa_instm_n351.med_fd: Module MED_FDPC_INIT0: tb.rtlcGlobConnNetwork.rtlc_pa_instm_n351.med_fd is a flip-flop or latch with preset and clear connected to the same net.
Note!     [Velsyn-500026]: : $VMW_MAX_ERROR_COUNT EXCEEDED (100) for message 14577
                           controlled via environment variable.
Info!     [velcomp-18201]: : Started task: compile_reconCodegen0_0 (egc-med-nemo)
Info!     [velcomp-18231]: : Completed task: compile_reconCodegen0_0 (egc-med-nemo) 0 minutes
Warning   [Velsyn-50086]: : The design requires at least 12 logic boards, only 2 provided for compile.
Error     [Velsyn-5519]: : Design requires 12 array boards, system has only 2 boards
Error     [velcomp-18295]: : Task compile_velsyn_0 exited, with code 1 (egc-med-nemo)
Error     [velcomp-18069]: : Task compile_velsyn_0 will not be compiled.
Error     [velcomp-25428]: : Refer /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/veloce.log/compile_velsyn_0.log for details regarding task failure.
                          
Info!     [velcomp-18234]: : Failed task: compile_velsyn_0 (egc-med-nemo) 1 minute
Info!     [velcomp-25218]: : Dtask compile report is saved in /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/veloce.med/veloce.out/veloce.report
                           Each detailed task information is saved in /net/med3/export/home2/users/mabdels/Training_Corner/Veloce_TrainingCorner/eme/emulator_test_real_design_8_NI_8_mxv_large_memory/veloce.med/veloce.out/veloce.stat
                          
Info!     [velcomp-25220]: : Overall Running time: (Wed Jun 29 14:46:20 2016)
                           5 minutes.
                          
                          
Info!     [velcomp-25219]: : Bad Machines:
                           None.
                          
                          
Info!     [velcomp-25214]: : Dtask exiting ...
Info!     [velcomp-25216]: : Compilation failed.
Error     [velcomp-25227]: : Tasks that failed in this compile : compile_velsyn_0
                          
