
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118779                       # Number of seconds simulated
sim_ticks                                118779199308                       # Number of ticks simulated
final_tick                               1176638020621                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128634                       # Simulator instruction rate (inst/s)
host_op_rate                                   165646                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3539135                       # Simulator tick rate (ticks/s)
host_mem_usage                               16953076                       # Number of bytes of host memory used
host_seconds                                 33561.65                       # Real time elapsed on the host
sim_insts                                  4317168276                       # Number of instructions simulated
sim_ops                                    5559356538                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       779904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1179008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1600384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       242816                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3808640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1681280                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1681280                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6093                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9211                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12503                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1897                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29755                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13135                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13135                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10776                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6565998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9926048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13473605                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      2044264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                32064873                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10776                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15087                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14009                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15087                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              54959                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14154667                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14154667                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14154667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10776                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6565998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9926048                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13473605                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      2044264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               46219540                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142592077                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23172989                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19082774                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932905                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9387947                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669941                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437848                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87746                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104481234                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128059317                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23172989                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11107789                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27193393                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6264359                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4533864                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12104441                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574014                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140508076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.551620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113314683     80.65%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2780980      1.98%     82.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2367015      1.68%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381935      1.70%     86.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2266522      1.61%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124986      0.80%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778950      0.55%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978287      1.41%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514718      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140508076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162512                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.898082                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103315208                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5944587                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26845777                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109384                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4293111                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731190                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6475                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154463164                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51251                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4293111                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103830501                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3510628                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1282871                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26429383                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1161574                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153017212                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          582                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402032                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622891                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         9077                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214086606                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713242476                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713242476                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45827381                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33433                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17411                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3799935                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15189747                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900949                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309326                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1688831                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149157301                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33430                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139212540                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       109185                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25220675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57186391                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1386                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140508076                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.990780                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83129345     59.16%     59.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23719740     16.88%     76.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11952187      8.51%     84.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7816611      5.56%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6904448      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703643      1.92%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3067567      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119096      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95439      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140508076                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977096     74.80%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156696     12.00%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172467     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114978094     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013327      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14360808     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844289      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139212540                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.976299                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306259                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009383                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420348600                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174412070                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135099969                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140518799                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201752                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2977618                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1272                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          673                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159279                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          584                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4293111                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2852734                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249870                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149190731                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1163766                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15189747                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900949                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17408                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198901                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13036                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          673                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150533                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084857                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235390                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136839250                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111041                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373290                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21953786                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19292885                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842745                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.959655                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135106728                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135099969                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81531990                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221189077                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.947458                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368608                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26776374                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957779                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136214965                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.898741                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713874                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87114319     63.95%     63.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22506479     16.52%     80.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810548      7.94%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817000      3.54%     91.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764047      2.76%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537364      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562346      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096639      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006223      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136214965                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006223                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282407032                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302690017                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2084001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.425921                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.425921                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.701301                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.701301                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618378497                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186424105                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145833487                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142592077                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21023453                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18421661                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1638051                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10437810                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10152569                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1462840                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51488                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110862950                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             116856071                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21023453                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11615409                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23772051                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5349618                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1811951                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12636676                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1033295                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140148948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.948173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.317190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116376897     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1195401      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2189759      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1836194      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3366792      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3641643      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          793940      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          623621      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10124701      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140148948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.147438                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.819513                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110035591                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2819251                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23573586                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23410                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3697109                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2258352                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4893                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     131865031                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3697109                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110474623                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1322694                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       737463                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23146707                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       770351                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     130946928                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83989                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       453629                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    173900220                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    594113770                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    594113770                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    140350693                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33549507                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18679                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9343                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2487312                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21808409                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4229757                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77076                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       943202                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         129408901                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18677                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        121593389                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        97932                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21390612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     45980053                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140148948                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867601                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478241                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     89544639     63.89%     63.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20599613     14.70%     78.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10342684      7.38%     85.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6801198      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7080335      5.05%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3660302      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1637032      1.17%     99.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       405388      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77757      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140148948                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         302560     59.99%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        125757     24.93%     84.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76023     15.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     95970849     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1017884      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9336      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20395250     16.77%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4200070      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     121593389                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.852736                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             504340                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004148                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    383937998                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    150818489                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    118844986                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     122097729                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       227558                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3926837                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       129022                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3697109                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         896815                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        47876                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    129427578                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21808409                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4229757                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9343                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31930                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          203                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       793189                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       972529                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1765718                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    120286962                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20080448                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1306427                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24280345                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18530761                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4199897                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.843574                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             118952009                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            118844986                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68650069                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        162931118                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.833461                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421344                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94314018                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107121962                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22306451                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18668                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1642509                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136451839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.785053                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660903                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     96666244     70.84%     70.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15436693     11.31%     82.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11163354      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2495857      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2837501      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1006184      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4215004      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       847974      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1783028      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136451839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94314018                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107121962                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21982304                       # Number of memory references committed
system.switch_cpus1.commit.loads             17881569                       # Number of loads committed
system.switch_cpus1.commit.membars               9334                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16776385                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         93507231                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1446880                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1783028                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           264097224                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          262554025                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2443129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94314018                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107121962                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94314018                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.511886                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.511886                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.661425                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.661425                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       556525231                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      156114233                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138348395                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18668                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142592077                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23670523                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19180670                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2052274                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9559468                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9086803                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2531608                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91152                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103282576                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130309588                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23670523                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11618411                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28468786                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6657934                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3098410                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12053324                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1656665                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    139409159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.141092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.555241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       110940373     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2680908      1.92%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2044786      1.47%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5013434      3.60%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1120627      0.80%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1619028      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1230512      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          768755      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13990736     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    139409159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166002                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.913863                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102075660                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4673313                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28032022                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       111608                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4516547                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4085894                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42847                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     157178102                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        82608                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4516547                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       102937598                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1280843                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1935810                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27272683                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1465670                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     155567250                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        17900                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        272226                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       607062                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       153207                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    218582405                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    724577479                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    724577479                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172576769                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46005636                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38643                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21927                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5015222                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14995219                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7333135                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       125263                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1628611                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         152813491                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38631                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141948347                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       192822                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27874117                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60384459                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5199                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    139409159                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.018214                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.565115                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     79959010     57.36%     57.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24978078     17.92%     75.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11677398      8.38%     83.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8559691      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7610471      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3017795      2.16%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2992113      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       463961      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       150642      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    139409159                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         571233     68.85%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        114242     13.77%     82.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144237     17.38%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119134133     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2133881      1.50%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16716      0.01%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13403502      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7260115      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141948347                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.995486                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             829712                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005845                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    424328387                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    180726667                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138380735                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142778059                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       348037                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3637585                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1060                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       230025                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4516547                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         804748                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        92632                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    152852122                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        47363                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14995219                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7333135                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21915                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81028                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1118653                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1166897                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2285550                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139393725                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12881501                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2554622                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20139785                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19796397                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7258284                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.977570                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138563086                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138380735                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82989889                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229902487                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.970466                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360979                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101101426                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124162073                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28691699                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33432                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2055433                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    134892612                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.920451                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.693236                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     83963057     62.24%     62.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23825481     17.66%     79.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10503744      7.79%     87.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5506542      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4382498      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1579774      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1335394      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1000724      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2795398      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    134892612                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101101426                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124162073                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18460744                       # Number of memory references committed
system.switch_cpus2.commit.loads             11357634                       # Number of loads committed
system.switch_cpus2.commit.membars              16716                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17839717                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111874462                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2527704                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2795398                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           284950986                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          310224332                       # The number of ROB writes
system.switch_cpus2.timesIdled                  68681                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3182918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101101426                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124162073                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101101426                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.410386                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.410386                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.709026                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.709026                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       628570990                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192754883                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147065879                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33432                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142592077                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23989319                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19451811                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2050169                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9651253                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9217632                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2579108                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94786                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    104713148                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             131186702                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23989319                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11796740                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28855038                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6675816                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2600829                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12232725                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1608958                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140768540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.140485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.544611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       111913502     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2026211      1.44%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3713399      2.64%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3371257      2.39%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2147063      1.53%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1760933      1.25%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1019581      0.72%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1065539      0.76%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13751055      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140768540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.168237                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.920014                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       103654176                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      3989874                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28483121                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        47985                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4593378                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4149573                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         6151                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     158674044                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        48670                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4593378                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       104494669                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1085879                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1717711                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27671551                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1205346                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     156896431                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        228956                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       520192                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    221929160                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    730568027                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    730568027                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175642047                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        46287078                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34588                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17294                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4333448                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14867545                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7382932                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        83557                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1653816                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         153921270                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34588                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        143033756                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       162201                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     27017252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     59254454                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    140768540                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.016092                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.561023                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     80863335     57.44%     57.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     24648092     17.51%     74.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12965525      9.21%     84.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7495045      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8293047      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3078306      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2735723      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       524313      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       165154      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140768540                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         573050     68.90%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        117712     14.15%     83.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       140992     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    120445519     84.21%     84.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2023561      1.41%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17294      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13202865      9.23%     94.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7344517      5.13%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     143033756                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.003098                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             831754                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    427830004                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    180973327                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    139887167                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     143865510                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       276246                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3417364                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       129301                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4593378                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         703646                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       107611                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    153955858                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        61669                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14867545                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7382932                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17294                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         93189                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          217                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1139484                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1146969                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2286453                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    140673303                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12680731                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2360450                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20024874                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20017686                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7344143                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.986544                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             140016229                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            139887167                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         81616001                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        229218825                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.981030                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356062                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102293589                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125953422                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     28002798                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2069963                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136175162                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.924937                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.694672                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     84361999     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24000763     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     11925584      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4055683      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4994914      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1750117      1.29%     96.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1232558      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1019499      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2834045      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136175162                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102293589                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125953422                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18703807                       # Number of memory references committed
system.switch_cpus3.commit.loads             11450179                       # Number of loads committed
system.switch_cpus3.commit.membars              17294                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18180030                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113474351                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2597781                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2834045                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           287297337                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          312506017                       # The number of ROB writes
system.switch_cpus3.timesIdled                  43160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1823537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102293589                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125953422                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102293589                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.393949                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.393949                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.717386                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.717386                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       633385867                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      195805587                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      147912924                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34588                       # number of misc regfile writes
system.l20.replacements                          6103                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1075069                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38871                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.657354                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11948.397255                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.940887                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3114.144253                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088172                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17691.429433                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364636                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000303                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.095036                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.539900                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        90526                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  90526                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37754                       # number of Writeback hits
system.l20.Writeback_hits::total                37754                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        90526                       # number of demand (read+write) hits
system.l20.demand_hits::total                   90526                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        90526                       # number of overall hits
system.l20.overall_hits::total                  90526                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6093                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6103                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6093                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6103                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6093                       # number of overall misses
system.l20.overall_misses::total                 6103                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3149025                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1768962538                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1772111563                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3149025                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1768962538                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1772111563                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3149025                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1768962538                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1772111563                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96619                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96629                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37754                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37754                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96619                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96629                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96619                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96629                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.063062                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.063159                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.063062                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.063159                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.063062                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.063159                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 314902.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 290327.020844                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 290367.288710                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 314902.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 290327.020844                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 290367.288710                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 314902.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 290327.020844                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 290367.288710                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4397                       # number of writebacks
system.l20.writebacks::total                     4397                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6093                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6103                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6093                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6103                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6093                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6103                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2510404                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1379742934                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1382253338                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2510404                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1379742934                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1382253338                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2510404                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1379742934                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1382253338                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.063062                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.063159                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.063062                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.063159                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.063062                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.063159                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 251040.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 226447.223699                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 226487.520564                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 251040.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 226447.223699                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 226487.520564                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 251040.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 226447.223699                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 226487.520564                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9225                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          265001                       # Total number of references to valid blocks.
system.l21.sampled_refs                         41993                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.310599                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6258.243839                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.995703                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4689.515588                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             3.396726                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21802.848145                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.190986                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.143113                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000104                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.665370                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37506                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37506                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13724                       # number of Writeback hits
system.l21.Writeback_hits::total                13724                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37506                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37506                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37506                       # number of overall hits
system.l21.overall_hits::total                  37506                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9211                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9225                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9211                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9225                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9211                       # number of overall misses
system.l21.overall_misses::total                 9225                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4658159                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3023670375                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3028328534                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4658159                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3023670375                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3028328534                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4658159                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3023670375                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3028328534                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46717                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46731                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13724                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13724                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46717                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46731                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46717                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46731                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.197166                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.197406                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.197166                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.197406                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.197166                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.197406                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 332725.642857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 328267.329823                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 328274.095827                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 332725.642857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 328267.329823                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 328274.095827                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 332725.642857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 328267.329823                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 328274.095827                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2934                       # number of writebacks
system.l21.writebacks::total                     2934                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9211                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9225                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9211                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9225                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9211                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9225                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3763993                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2434510267                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2438274260                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3763993                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2434510267                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2438274260                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3763993                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2434510267                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2438274260                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.197166                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.197406                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.197166                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.197406                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.197166                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.197406                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 268856.642857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 264304.664749                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 264311.572900                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 268856.642857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 264304.664749                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 264311.572900                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 268856.642857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 264304.664749                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 264311.572900                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12516                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          915885                       # Total number of references to valid blocks.
system.l22.sampled_refs                         45284                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.225356                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         6713.811680                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.000721                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5192.973043                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            72.540983                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         20776.673574                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.204889                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000366                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.158477                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.002214                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.634054                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        61450                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  61450                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           24268                       # number of Writeback hits
system.l22.Writeback_hits::total                24268                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        61450                       # number of demand (read+write) hits
system.l22.demand_hits::total                   61450                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        61450                       # number of overall hits
system.l22.overall_hits::total                  61450                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12503                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12516                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12503                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12516                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12503                       # number of overall misses
system.l22.overall_misses::total                12516                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3027789                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3673675671                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3676703460                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3027789                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3673675671                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3676703460                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3027789                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3673675671                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3676703460                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        73953                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              73966                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        24268                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            24268                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        73953                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               73966                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        73953                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              73966                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.169067                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.169213                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.169067                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.169213                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.169067                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.169213                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 232906.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 293823.536031                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 293760.263663                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 232906.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 293823.536031                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 293760.263663                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 232906.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 293823.536031                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 293760.263663                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4003                       # number of writebacks
system.l22.writebacks::total                     4003                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12503                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12516                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12503                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12516                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12503                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12516                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2198120                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2874877704                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2877075824                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2198120                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2874877704                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2877075824                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2198120                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2874877704                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2877075824                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.169067                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.169213                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.169067                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.169213                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.169067                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.169213                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 169086.153846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 229935.031912                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 229871.829978                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 169086.153846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 229935.031912                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 229871.829978                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 169086.153846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 229935.031912                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 229871.829978                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1911                       # number of replacements
system.l23.tagsinuse                            32768                       # Cycle average of tags in use
system.l23.total_refs                          470183                       # Total number of references to valid blocks.
system.l23.sampled_refs                         34679                       # Sample count of references to valid blocks.
system.l23.avg_refs                         13.558148                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         7075.421796                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.996661                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   971.592077                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst           107.047216                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         24599.942250                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.215925                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000427                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.029651                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.003267                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.750731                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        37934                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  37934                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           11486                       # number of Writeback hits
system.l23.Writeback_hits::total                11486                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        37934                       # number of demand (read+write) hits
system.l23.demand_hits::total                   37934                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        37934                       # number of overall hits
system.l23.overall_hits::total                  37934                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1897                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1911                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1897                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1911                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1897                       # number of overall misses
system.l23.overall_misses::total                 1911                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4451335                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    637082337                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      641533672                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4451335                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    637082337                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       641533672                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4451335                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    637082337                       # number of overall miss cycles
system.l23.overall_miss_latency::total      641533672                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        39831                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              39845                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        11486                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            11486                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        39831                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               39845                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        39831                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              39845                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.047626                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.047961                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.047626                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.047961                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.047626                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.047961                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 317952.500000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 335836.761729                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 335705.741497                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 317952.500000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 335836.761729                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 335705.741497                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 317952.500000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 335836.761729                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 335705.741497                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1801                       # number of writebacks
system.l23.writebacks::total                     1801                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1897                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1911                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1897                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1911                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1897                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1911                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3555424                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    515857579                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    519413003                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3555424                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    515857579                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    519413003                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3555424                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    515857579                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    519413003                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.047626                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.047961                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.047626                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.047961                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.047626                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.047961                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 253958.857143                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 271933.357406                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 271801.676086                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 253958.857143                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 271933.357406                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 271801.676086                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 253958.857143                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 271933.357406                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 271801.676086                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.940881                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012112092                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840203.803636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.940881                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015931                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881316                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12104431                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12104431                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12104431                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12104431                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12104431                       # number of overall hits
system.cpu0.icache.overall_hits::total       12104431                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3337025                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3337025                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3337025                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3337025                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3337025                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3337025                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12104441                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12104441                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12104441                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12104441                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12104441                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12104441                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 333702.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 333702.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 333702.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 333702.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 333702.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 333702.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3232025                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3232025                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3232025                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3232025                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3232025                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3232025                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 323202.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 323202.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 323202.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 323202.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 323202.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 323202.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96619                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191230538                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96875                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1973.992650                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.500193                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.499807                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916016                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083984                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10966237                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10966237                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17037                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17037                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18675657                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18675657                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18675657                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18675657                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398745                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398745                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       398850                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        398850                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       398850                       # number of overall misses
system.cpu0.dcache.overall_misses::total       398850                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  35963612975                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  35963612975                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     17603429                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     17603429                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  35981216404                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  35981216404                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  35981216404                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  35981216404                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11364982                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11364982                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19074507                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19074507                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19074507                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19074507                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035085                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035085                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020910                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020910                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020910                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020910                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 90192.009868                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90192.009868                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 167651.704762                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 167651.704762                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 90212.401665                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90212.401665                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 90212.401665                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90212.401665                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37754                       # number of writebacks
system.cpu0.dcache.writebacks::total            37754                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302126                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302126                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       302231                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       302231                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       302231                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       302231                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96619                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96619                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96619                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96619                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96619                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96619                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7871539497                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7871539497                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7871539497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7871539497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7871539497                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7871539497                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008501                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008501                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005065                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005065                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005065                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005065                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81469.892019                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81469.892019                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 81469.892019                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81469.892019                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 81469.892019                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81469.892019                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995695                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924102650                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708137.985213                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995695                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12636660                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12636660                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12636660                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12636660                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12636660                       # number of overall hits
system.cpu1.icache.overall_hits::total       12636660                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5575410                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5575410                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5575410                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5575410                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5575410                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5575410                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12636676                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12636676                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12636676                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12636676                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12636676                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12636676                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 348463.125000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 348463.125000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 348463.125000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 348463.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 348463.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 348463.125000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4774359                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4774359                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4774359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4774359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4774359                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4774359                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 341025.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 341025.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 341025.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 341025.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 341025.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 341025.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46717                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227247359                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46973                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4837.829370                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.212899                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.787101                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825050                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174950                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18177427                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18177427                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4082051                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4082051                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9343                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9343                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9334                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22259478                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22259478                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22259478                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22259478                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       166412                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       166412                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       166412                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        166412                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       166412                       # number of overall misses
system.cpu1.dcache.overall_misses::total       166412                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24908980341                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24908980341                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24908980341                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24908980341                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24908980341                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24908980341                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18343839                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18343839                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4082051                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4082051                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9334                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9334                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22425890                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22425890                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22425890                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22425890                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009072                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009072                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007421                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007421                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007421                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007421                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 149682.597054                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 149682.597054                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 149682.597054                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 149682.597054                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 149682.597054                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 149682.597054                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13724                       # number of writebacks
system.cpu1.dcache.writebacks::total            13724                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119695                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119695                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       119695                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       119695                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       119695                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       119695                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46717                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46717                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46717                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46717                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46717                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46717                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5542581927                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5542581927                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5542581927                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5542581927                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5542581927                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5542581927                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002083                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002083                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118641.649228                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 118641.649228                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 118641.649228                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118641.649228                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 118641.649228                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118641.649228                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996207                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017134062                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050673.512097                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996207                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12053307                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12053307                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12053307                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12053307                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12053307                       # number of overall hits
system.cpu2.icache.overall_hits::total       12053307                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4056756                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4056756                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4056756                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4056756                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4056756                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4056756                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12053324                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12053324                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12053324                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12053324                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12053324                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12053324                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 238632.705882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 238632.705882                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 238632.705882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 238632.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 238632.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 238632.705882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3135689                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3135689                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3135689                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3135689                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3135689                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3135689                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 241206.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 241206.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 241206.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 241206.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 241206.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 241206.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 73953                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180538084                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74209                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2432.832729                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.730937                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.269063                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901293                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098707                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9696604                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9696604                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7069678                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7069678                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21526                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21526                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16716                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16716                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16766282                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16766282                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16766282                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16766282                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       179411                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       179411                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       179411                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        179411                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       179411                       # number of overall misses
system.cpu2.dcache.overall_misses::total       179411                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  21579078837                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  21579078837                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  21579078837                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  21579078837                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  21579078837                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  21579078837                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9876015                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9876015                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7069678                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7069678                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16716                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16716                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16945693                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16945693                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16945693                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16945693                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018166                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018166                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010587                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010587                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010587                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010587                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 120277.345520                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 120277.345520                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 120277.345520                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120277.345520                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 120277.345520                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120277.345520                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24268                       # number of writebacks
system.cpu2.dcache.writebacks::total            24268                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       105458                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       105458                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       105458                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       105458                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       105458                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       105458                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        73953                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        73953                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        73953                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        73953                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        73953                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        73953                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7794740868                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7794740868                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7794740868                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7794740868                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7794740868                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7794740868                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007488                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007488                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004364                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004364                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004364                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004364                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105401.280110                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105401.280110                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 105401.280110                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 105401.280110                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 105401.280110                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 105401.280110                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.996654                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015192582                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2192640.565875                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.996654                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022431                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12232708                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12232708                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12232708                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12232708                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12232708                       # number of overall hits
system.cpu3.icache.overall_hits::total       12232708                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5718432                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5718432                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5718432                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5718432                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5718432                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5718432                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12232725                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12232725                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12232725                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12232725                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12232725                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12232725                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 336378.352941                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 336378.352941                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 336378.352941                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 336378.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 336378.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 336378.352941                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4570735                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4570735                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4570735                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4570735                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4570735                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4570735                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 326481.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 326481.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 326481.071429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 326481.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 326481.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 326481.071429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 39831                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               168893174                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 40087                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4213.165715                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.867496                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.132504                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.905732                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.094268                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9539214                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9539214                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7219608                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7219608                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17294                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17294                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17294                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17294                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16758822                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16758822                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16758822                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16758822                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       120485                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       120485                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       120485                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        120485                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       120485                       # number of overall misses
system.cpu3.dcache.overall_misses::total       120485                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  12428339757                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  12428339757                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  12428339757                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  12428339757                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  12428339757                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  12428339757                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9659699                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9659699                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7219608                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7219608                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17294                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17294                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16879307                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16879307                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16879307                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16879307                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012473                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012473                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007138                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007138                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007138                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007138                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 103152.589592                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103152.589592                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 103152.589592                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 103152.589592                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 103152.589592                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 103152.589592                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11486                       # number of writebacks
system.cpu3.dcache.writebacks::total            11486                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80654                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80654                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        80654                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        80654                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        80654                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        80654                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        39831                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        39831                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        39831                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39831                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        39831                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39831                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3123963557                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3123963557                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3123963557                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3123963557                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3123963557                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3123963557                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004123                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004123                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002360                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002360                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 78430.457608                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 78430.457608                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 78430.457608                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 78430.457608                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 78430.457608                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 78430.457608                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
