// Seed: 4164739562
module module_0 (
    input tri id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri1 id_3
);
  assign id_5 = id_0 == id_3;
  reg id_6;
  always @(1'b0 == 1) begin
    id_6 <= id_5;
  end
  wire id_7;
  wand id_8 = 1'b0;
endmodule
module module_1 (
    input  tri0  id_0,
    output wand  id_1,
    output wire  id_2,
    input  tri   id_3,
    output uwire id_4,
    output tri0  id_5,
    output wor   id_6
    , id_10,
    input  uwire id_7,
    input  tri1  id_8
);
  assign id_4 = id_10;
  module_0(
      id_10, id_10, id_7, id_8
  );
  assign id_10 = id_7 == id_8 - ((1));
endmodule
