<stg><name>output_transfer</name>


<trans_list>

<trans id="90" from="1" to="2">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="4">
<condition id="60">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="2" to="3">
<condition id="62">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="2">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="4" to="6">
<condition id="63">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="5">
<condition id="65">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="5" to="4">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="6" to="7">
<condition id="51">
<or_exp><and_exp><literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="6" to="9">
<condition id="53">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="7" to="9">
<condition id="66">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="7" to="8">
<condition id="68">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="8" to="7">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:0  %base_output_load = load i32* @base_output, align 4 ; <i32> [#uses=5]

]]></node>
<StgValue><ssdm name="base_output_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1  %sel_tmp = icmp eq i32 %base_output_load, 3     ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2  %sel_tmp5 = icmp eq i32 %base_output_load, 2    ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:3  %sel_tmp4_cast = select i1 %sel_tmp5, i10 -378, i10 -55 ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp4_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4  %tmp_32 = or i1 %sel_tmp5, %sel_tmp             ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:5  %sel_tmp6 = select i1 %tmp_32, i10 %sel_tmp4_cast, i10 0 ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:6  %sel_tmp7 = icmp eq i32 %base_output_load, 1    ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:7  %offset = select i1 %sel_tmp7, i10 323, i10 %sel_tmp6 ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="offset"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:8  %offset_cast = zext i10 %offset to i11          ; <i11> [#uses=2]

]]></node>
<StgValue><ssdm name="offset_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0">
<![CDATA[
entry_ifconv:9  br label %bb8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb8:0  %i = phi i11 [ 0, %entry_ifconv ], [ %i_5, %bb6 ] ; <i11> [#uses=4]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb8:1  %exitcond7 = icmp eq i11 %i, -1024              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb8:2  %i_5 = add i11 %i, 1                            ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb8:3  br i1 %exitcond7, label %bb12, label %bb6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="64" op_0_bw="11">
<![CDATA[
bb6:3  %tmp = zext i11 %i to i64                       ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb6:4  %tmp_s = add i11 %i, %offset_cast               ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="11">
<![CDATA[
bb6:5  %tmp_22 = zext i11 %tmp_s to i64                ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb6:6  %output_buffer_V_addr = getelementptr [1993 x i32]* @output_buffer_V, i64 0, i64 %tmp_22 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="output_buffer_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="11">
<![CDATA[
bb6:7  %p_Val2_s = load i32* %output_buffer_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb6:8  %output_array_V_addr = getelementptr [1024 x i32]* @output_array_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="output_array_V_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="10">
<![CDATA[
bb6:9  %p_Val2_283 = load i32* %output_array_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_283"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb6:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb6:1  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str391) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb6:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str70) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="11">
<![CDATA[
bb6:7  %p_Val2_s = load i32* %output_buffer_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="10">
<![CDATA[
bb6:9  %p_Val2_283 = load i32* %output_array_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_283"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb6:10  %r_V = add i32 %p_Val2_283, %p_Val2_s           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb6:11  store i32 %r_V, i32* %output_buffer_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb6:12  %empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str391, i32 %tmp_33) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
bb6:13  br label %bb8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
bb12:0  %jj = phi i9 [ %jj_1, %bb11 ], [ 0, %bb8 ]      ; <i9> [#uses=4]

]]></node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb12:1  %exitcond6 = icmp eq i9 %jj, -189               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb12:2  %jj_1 = add i9 %jj, 1                           ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="jj_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb12:3  br i1 %exitcond6, label %bb13, label %bb11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="11" op_0_bw="9">
<![CDATA[
bb11:0  %jj_cast = zext i9 %jj to i11                   ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="jj_cast"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb11:4  %tmp_24 = add i11 %jj_cast, %offset_cast        ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="11">
<![CDATA[
bb11:5  %tmp_25 = zext i11 %tmp_24 to i64               ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb11:7  %output_buffer_V_addr_1 = getelementptr [1993 x i32]* @output_buffer_V, i64 0, i64 %tmp_25 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="output_buffer_V_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="11">
<![CDATA[
bb11:8  %output_buffer_V_load = load i32* %output_buffer_V_addr_1, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="output_buffer_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb11:1  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 323, i64 323, i64 323) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb11:2  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str492) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb11:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str70) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="9">
<![CDATA[
bb11:6  %tmp_26 = zext i9 %jj to i64                    ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="11">
<![CDATA[
bb11:8  %output_buffer_V_load = load i32* %output_buffer_V_addr_1, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="output_buffer_V_load"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb11:9  %transfer_array_V_addr = getelementptr [323 x i32]* @transfer_array_V, i64 0, i64 %tmp_26 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="transfer_array_V_addr"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb11:10  store i32 %output_buffer_V_load, i32* %transfer_array_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb11:11  store i32 0, i32* %output_buffer_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb11:12  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str492, i32 %tmp_34) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0">
<![CDATA[
bb11:13  br label %bb12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb13:0  br i1 %sel_tmp, label %bb17, label %bb18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
bb17:0  %j = phi i10 [ %j_1, %bb16 ], [ 0, %bb13 ]      ; <i10> [#uses=4]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb17:1  %exitcond5 = icmp eq i10 %j, -323               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb17:2  %j_1 = add i10 %j, 1                            ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb17:3  br i1 %exitcond5, label %bb18, label %bb16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="11" op_0_bw="10">
<![CDATA[
bb16:0  %j_cast9 = zext i10 %j to i11                   ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="j_cast9"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb16:4  %tmp_29 = add i11 %j_cast9, -756                ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="11">
<![CDATA[
bb16:5  %tmp_30 = zext i11 %tmp_29 to i64               ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb16:7  %output_buffer_V_addr_2 = getelementptr [1993 x i32]* @output_buffer_V, i64 0, i64 %tmp_30 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="output_buffer_V_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="11">
<![CDATA[
bb16:8  %output_buffer_V_load_1 = load i32* %output_buffer_V_addr_2, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="output_buffer_V_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb16:1  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb16:2  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb16:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str70) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="10">
<![CDATA[
bb16:6  %tmp_31 = zext i10 %j to i64                    ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="11">
<![CDATA[
bb16:8  %output_buffer_V_load_1 = load i32* %output_buffer_V_addr_2, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="output_buffer_V_load_1"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb16:9  %output_buffer_V_addr_3 = getelementptr [1993 x i32]* @output_buffer_V, i64 0, i64 %tmp_31 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="output_buffer_V_addr_3"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb16:10  store i32 %output_buffer_V_load_1, i32* %output_buffer_V_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb16:11  store i32 0, i32* %output_buffer_V_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb16:12  %empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_35) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0">
<![CDATA[
bb16:13  br label %bb17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="79" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb18:0  %tmp_27 = add nsw i32 %base_output_load, 1      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb18:1  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_27, i32 31) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="2" op_0_bw="32">
<![CDATA[
bb18:2  %tmp_99 = trunc i32 %tmp_27 to i2               ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
bb18:3  %p_and_f = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 0, i2 %tmp_99) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_and_f"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb18:4  %p_neg = xor i32 %base_output_load, -1          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="2" op_0_bw="32">
<![CDATA[
bb18:5  %tmp_100 = trunc i32 %p_neg to i2               ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
bb18:6  %p_and_t = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 0, i2 %tmp_100) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_and_t"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb18:7  %p_neg_t = sub i32 0, %p_and_t                  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb18:8  %tmp_28 = select i1 %tmp_98, i32 %p_neg_t, i32 %p_and_f ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb18:9  store i32 %tmp_28, i32* @base_output, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0">
<![CDATA[
bb18:10  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
