#=========================================================================
# pre_synth.tcl
#=========================================================================
# This plug-in script is called before synthesis

# Enable additional area optimizations

set DC_SKIP_OPTIMIZE_NETLIST true

# Enable clock-gating

set DC_GATE_CLOCK true

