Search.setIndex({docnames:["auto_basic/display_hierarchical_netlist","auto_basic/display_info","auto_basic/group_ungroup_cells","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/partitioning_experiments","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_openfpga/basic/01_fpga_arch_parse","auto_openfpga/basic/02_fpga_basic_elements","auto_openfpga/basic/03_initial_placement","auto_openfpga/basic/rename_modules","auto_openfpga/basic/sg_execution_times","auto_openfpga/clock_tree/01_connection_patterns","auto_openfpga/clock_tree/02_create_htree","auto_openfpga/clock_tree/03_create_htree","auto_openfpga/clock_tree/04_create_clock_tree","auto_openfpga/clock_tree/05_clock_tree_insertion","auto_openfpga/clock_tree/sg_execution_times","auto_openfpga/index","auto_openfpga/partition/01_netlist_to_graph","auto_openfpga/partition/02_switch_partition_01","auto_openfpga/partition/03_switch_partition_02","auto_openfpga/partition/04_switch_partition_03","auto_openfpga/partition/05_module_partition","auto_openfpga/partition/06_tile_creation","auto_openfpga/partition/sg_execution_times","auto_openfpga/rendering/01_floorplan_rendering","auto_openfpga/rendering/02_render_routing_box","auto_openfpga/rendering/03_render_edge_routing_box","auto_openfpga/rendering/sg_execution_times","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/nested_hierarchy","auto_sample_verilog/square_grid","example","index","introduction/install","introduction/tutorial","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/routing_render","reference/openfpga/tile01","reference/utility/generated/spydrnet_physical.util.ConnectPoint","reference/utility/generated/spydrnet_physical.util.ConnectPointList","reference/utility/generated/spydrnet_physical.util.ConnectionPattern","reference/utility/generated/spydrnet_physical.util.get_attr","reference/utility/generated/spydrnet_physical.util.get_names","reference/utility/index","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_hierarchical_netlist.rst","auto_basic/display_info.rst","auto_basic/group_ungroup_cells.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/partitioning_experiments.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/basic/01_fpga_arch_parse.rst","auto_openfpga/basic/02_fpga_basic_elements.rst","auto_openfpga/basic/03_initial_placement.rst","auto_openfpga/basic/rename_modules.rst","auto_openfpga/basic/sg_execution_times.rst","auto_openfpga/clock_tree/01_connection_patterns.rst","auto_openfpga/clock_tree/02_create_htree.rst","auto_openfpga/clock_tree/03_create_htree.rst","auto_openfpga/clock_tree/04_create_clock_tree.rst","auto_openfpga/clock_tree/05_clock_tree_insertion.rst","auto_openfpga/clock_tree/sg_execution_times.rst","auto_openfpga/index.rst","auto_openfpga/partition/01_netlist_to_graph.rst","auto_openfpga/partition/02_switch_partition_01.rst","auto_openfpga/partition/03_switch_partition_02.rst","auto_openfpga/partition/04_switch_partition_03.rst","auto_openfpga/partition/05_module_partition.rst","auto_openfpga/partition/06_tile_creation.rst","auto_openfpga/partition/sg_execution_times.rst","auto_openfpga/rendering/01_floorplan_rendering.rst","auto_openfpga/rendering/02_render_routing_box.rst","auto_openfpga/rendering/03_render_edge_routing_box.rst","auto_openfpga/rendering/sg_execution_times.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/nested_hierarchy.rst","auto_sample_verilog/square_grid.rst","example.rst","index.rst","introduction/install.rst","introduction/tutorial.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/routing_render.rst","reference/openfpga/tile01.rst","reference/utility/generated/spydrnet_physical.util.ConnectPoint.rst","reference/utility/generated/spydrnet_physical.util.ConnectPointList.rst","reference/utility/generated/spydrnet_physical.util.ConnectionPattern.rst","reference/utility/generated/spydrnet_physical.util.get_attr.rst","reference/utility/generated/spydrnet_physical.util.get_names.rst","reference/utility/index.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[41,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[41,1,1,""],get_verilog_index:[41,1,1,""],size:[41,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[42,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[42,1,1,""],check_concat:[42,1,1,""],connect_instance_port:[42,1,1,""],connect_port:[42,1,1,""],is_port_cable:[42,2,1,""],size:[42,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[43,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[43,1,1,""],OptWires:[43,1,1,""],combine_cables:[43,1,1,""],combine_ports:[43,1,1,""],create_feedthrough:[43,1,1,""],create_feedthrough_multiple:[43,1,1,""],create_feedthroughs_ports:[43,1,1,""],create_ft_multiple:[43,1,1,""],create_ft_ports:[43,1,1,""],duplicate_port:[43,1,1,""],flatten_instance:[43,1,1,""],get_connectivity_network:[43,1,1,""],merge_instance:[43,1,1,""],merge_multiple_instance:[43,1,1,""],remove_port:[43,1,1,""]},"spydrnet_physical.ir.element":{Element:[44,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[44,2,1,""],get_verilog_index:[44,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[46,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[46,1,1,""]},"spydrnet_physical.ir.library":{Library:[47,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[47,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[48,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[48,2,1,""],port:[48,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[49,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[49,2,1,""]},"spydrnet_physical.util":{ConnectPoint:[64,0,1,""],ConnectPointList:[65,0,1,""],ConnectionPattern:[66,0,1,""],OpenFPGA:[60,0,1,""],RoutingRender:[62,0,1,""],Tile01:[63,0,1,""],cb_renderer:[62,0,1,""],get_attr:[67,4,1,""],get_names:[68,4,1,""],sb_renderer:[62,0,1,""]},"spydrnet_physical.util.ConnectPoint":{__init__:[64,1,1,""]},"spydrnet_physical.util.ConnectPointList":{__init__:[65,1,1,""]},"spydrnet_physical.util.ConnectionPattern":{__init__:[66,1,1,""]},"spydrnet_physical.util.OpenFPGA":{add_configuration_scheme:[60,1,1,""],create_cb_bus:[60,1,1,""],create_grid_clb_bus:[60,1,1,""],create_grid_clb_feedthroughs:[60,1,1,""],create_grid_io_bus:[60,1,1,""],create_placement:[60,1,1,""],create_sb_bus:[60,1,1,""],create_tiles:[60,1,1,""],design_top_stat:[60,1,1,""],library:[60,2,1,""],merge_all_grid_ios:[60,1,1,""],place_pins:[60,1,1,""],register_config_generator:[60,1,1,""],register_placement_creator:[60,1,1,""],register_tile_generator:[60,1,1,""],remove_config_chain:[60,1,1,""],remove_undriven_nets:[60,1,1,""],render_floorplan:[60,1,1,""],save_netlist:[60,1,1,""],top_module:[60,2,1,""]},"spydrnet_physical.util.RoutingRender":{__init__:[62,1,1,""],add_partitions:[62,1,1,""],extract_info:[62,1,1,""],get_stats:[62,1,1,""],render_connection_box:[62,1,1,""],render_switch_pattern:[62,1,1,""],report_incoming_channels:[62,1,1,""],report_outgoing_channels:[62,1,1,""],save:[62,1,1,""],update_dimensions:[62,1,1,""]},"spydrnet_physical.util.RoutingRender.self":{name:[62,3,1,""],root:[62,3,1,""],scale:[62,3,1,""],spacing:[62,3,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[63,1,1,""],_bottom_right_tile:[63,1,1,""],_bottom_tile:[63,1,1,""],_left_tile:[63,1,1,""],_main_tile:[63,1,1,""],_right_tile:[63,1,1,""],_top_left_tile:[63,1,1,""],_top_right_tile:[63,1,1,""],_top_tile:[63,1,1,""],create_tiles:[63,1,1,""],merge_and_update:[63,1,1,""]},"spydrnet_physical.util.cb_renderer":{extract_info:[62,1,1,""],report_ipins:[62,1,1,""]},"spydrnet_physical.util.sb_renderer":{extract_info:[62,1,1,""],report_connectivity:[62,1,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","attribute","Python attribute"],"4":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:attribute","4":"py:function"},terms:{"0":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,21,22,23,24,25,26,27,28,29,30,31,32,33,36,43],"00":[7,13,19,27,31],"001":[4,5,7,12,13,18,19],"002":[9,13],"003":[22,27],"009":[15,19],"01":[20,27,61],"012":[2,7],"015":[7,8,28,31],"019":[0,7],"01_connection_pattern":[14,19],"01_floorplan_rend":[28,31],"01_fpga_arch_pars":[9,13],"01_netlist_to_graph":[21,27],"02":[13,20,27],"026":[1,7],"02_create_htre":[15,19],"02_fpga_basic_el":[10,13],"02_render_routing_box":[29,31],"02_switch_partition_01":[22,27],"033":[14,16,19],"03_create_htre":[16,19],"03_initial_plac":[11,13],"03_render_edge_routing_box":[30,31],"03_switch_partition_02":[23,27],"04":27,"040":[30,31],"049":[17,19],"04_create_clock_tre":[17,19],"04_switch_partition_03":[24,27],"05":[13,27],"05_clock_tree_insert":[18,19],"05_module_partit":[25,27],"066":[21,27],"068":[6,7],"06_tile_cr":[26,27],"1":[1,6,10,11,14,15,16,17,21,22,23,24,25,26,29,30,32,33,36,47,62],"10":[6,17,21,23,24,25,28,29],"100":[6,17,23,24,25],"10000":25,"1096":11,"11":[6,16,23,24,25,27,29],"119":[29,31],"12":[11,25,26,29],"124":26,"125":[17,19],"1296":11,"13":[16,25,29],"14":[6,25,29],"140":7,"1496":11,"15":[21,23,24,25,29],"150":[17,22,28,29,30],"16":[11,25,26,29],"162":24,"1696":11,"17":[25,29],"175":31,"176":27,"18":[6,25,29],"19":[16,25,29],"2":[1,6,10,11,14,15,16,21,22,23,24,25,29,30,33,36,62],"20":[6,17,23,25,26,28,29],"200":[11,17,22,29,30],"21":29,"22":[25,29],"220":[24,27],"23":[26,29],"24":29,"25":[23,29],"250":[17,28],"26":[27,29],"27":29,"28":29,"29":29,"296":11,"3":[1,6,11,14,16,21,23,24,25,26,29,30,33,36],"30":[17,23,28,29],"300":17,"31":29,"32":29,"33":29,"34":29,"35":[17,23,29],"36":29,"37":29,"38":29,"39":[25,29],"4":[1,6,10,11,14,15,16,17,21,22,23,24,25,26,28,29,30],"40":[17,28,62],"400":17,"41":25,"453":13,"481":[26,27],"496":11,"4x4":[9,10],"5":[6,14,17,21,22,23,25,29,30],"50":[6,22,28,29,30],"500":17,"508":[23,27],"6":[6,9,21,23,24,25,29,30],"616":[10,13],"63":25,"696":11,"7":[15,21,25,29,30],"700":17,"71":25,"72":25,"74":25,"8":[16,21,23,25,29,30],"81":11,"834":[11,13],"896":11,"898":[25,27],"9":[6,11,21,23,24,25,26,29,30],"90":14,"96":11,"97":26,"99":25,"999":[24,25],"boolean":22,"case":[21,22],"class":[2,8,9,10,11,17,22,24,25,29,38,40,41,42,43,44,46,47,48,49,60,61,62,63,64,65,66],"default":[11,14,15,21,41,42,43,44,46,47,48,49],"do":[43,48],"export":39,"final":28,"float":[43,60],"function":[3,7,20,24,25,38,39,43,47,50,60,61,62],"import":[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,18,21,22,23,24,25,26,28,29,30,38,39,45],"int":[15,16,22,23,25,41,42,66],"new":[43,47,62],"return":[17,22,23,24,25,29,41,42,43,44,46,47,48,60,67,68],"short":43,"switch":[20,22,25,31,56,62,63],"true":[0,1,2,6,8,10,11,14,15,16,17,21,22,23,24,25,26,28,30,42,43,60],"try":1,"while":[39,42,43],A:20,And:25,As:48,By:[14,15,21],For:[1,39],IN:[1,43],If:[43,45],In:[21,22,38],It:[23,38,43,56],On:28,The:[23,28,38,43,45,63],To:[23,39,40,56],_0:[24,25],_0__:11,_1:[24,25,26,47],_1__1:25,_:[10,23,24,25,26,29,30,36,43,60],__:[29,30],_____:29,________________________________________:29,_____________________________________l__:29,_____________________________________t__:29,____________________________________b___:29,____________________________________r___:29,___________________________________l____:29,___________________________________t____:29,__________________________________b_____:29,__________________________________r_____:29,_________________________________l______:29,_________________________________t______:29,________________________________b_______:29,________________________________r_______:29,_____________________________l__________:29,_____________________________t__________:29,____________________________b___________:29,____________________________r___________:29,___________________________l____________:29,___________________________t____________:29,__________________________b_____________:29,__________________________r_____________:29,_________________________l______________:29,_________________________t______________:29,________________________b_______________:29,________________________r_______________:29,_____________________l__________________:29,_____________________t__________________:29,____________________b___________________:29,____________________r___________________:29,___________________l____________________:29,___________________t____________________:29,__________________b_____________________:29,__________________r_____________________:29,_________________l______________________:29,_________________t______________________:29,________________b_______________________:29,________________r_______________________:29,_____________l__________________________:29,_____________t__________________________:29,____________b___________________________:29,____________r___________________________:29,___________l____________________________:29,___________l_____________l___________l__:29,___________t____________________________:29,___________t_____________t___________t__:29,__________b_____________________________:29,__________b_____________b___________b___:29,__________r_____________________________:29,__________r_____________r___________r___:29,_________l______________________________:29,_________l___________l_____________l____:29,_________t______________________________:29,_________t___________t_____________t____:29,_________tb__________t__b______t___tb_b_:29,________b_______________________________:29,________b___________b_____________b_____:29,________b__t________b____t____b___b__t_t:29,________r_______________________________:29,________r___________r_____________r_____:29,________rl__________rl________rl__rl____:29,_____l__________________________________:29,_____l_____________l_____________l______:29,_____l____r________l___lr________l__r_r_:29,_____t__________________________________:29,_____t_____________t_____________t______:29,____b___________________________________:29,____b_____________b_____________b_______:29,____bt____________bt__bt________bt______:29,____r___________________________________:29,____r_____________r_____________r_______:29,____r______l______r___r__l______r____l_l:29,____rl____________rl__rl________rl______:29,____x:29,___l____________________________________:29,___l_____________l___________l__________:29,___l____r______l_l__r________lr___r_____:29,___t____________________________________:29,___t_____________t___________t__________:29,___t____b______t_t__b________tb___b_____:29,___x_:29,__b_____________________________________:29,__b_____________b___________b___________:29,__b______t____b_b____t______b__t___t____:29,__bt__________btbt__________bt__________:29,__init__:[62,64,65,66],__main__:[10,11,22,23,24,25,26,29,30],__module_experiments_cbx_1__1_:25,__module_experiments_cby_1__1_:25,__module_experiments_sb_1__1_:25,__name__:[10,11,22,23,24,25,26,29,30],__partition_experiments_01:6,__partition_experiments_02:23,__partition_experiments_cbx_1__1_:24,__partition_experiments_cby_1__1_:24,__pin_i_0_:60,__pin_i_:60,__pin_inpad_0_:60,__pin_o_0_:60,__pin_o_:60,__pin_outpad_0_:60,__pin_outpad_:60,__r_____________________________________:29,__r_____________r___________r___________:29,__r______l____r_r____l______r__l___l____:29,__w:25,__x__:29,_annotate_netlist:28,_basic_hierarchy_floorplan:28,_bottom_left_til:63,_bottom_right_til:63,_bottom_til:63,_cbx_1__1_0:22,_cbx_1__1_1:22,_cbx_1__1_2:23,_cbx_1__1_3:23,_cbx_1__1_:29,_cbx_1__1_arrang:29,_cbx_1__1_extend:23,_cbx_1__2_0:22,_cbx_1__2_1:22,_cbx_1__2_2:23,_cbx_1__2_:29,_ccdff_:23,_clock_tree_floorplan:17,_dup:43,_external_metis_run:6,_feedthrough_design:17,_fishbone_pattern:14,_fishbone_pattern_0:17,_fishbone_pattern_90:14,_fishbone_pattern_margin:14,_fishbone_pattern_merg:14,_fishbone_pattern_sampl:14,_fishbone_pattern_scaling1:14,_fishbone_pattern_scaling2:14,_fpga_initial_plac:11,_ft_:43,_graph:[23,25],_graph_pr:25,_grid:[24,25],_htree_pattern:15,_hybrid_connectivity_pattern:16,_i_1:1,_in:[24,25,43,62],_in_:25,_includ:10,_initial_design:[0,2,8],_input_port:25,_inst:1,_ipin_:[23,24,25,26],_l______________________________________:29,_l___________l_____________l____________:29,_l_____l__r__l__________r__l________r_r_:29,_left_til:63,_lr____l_____lr_r__________lr___________:29,_main_til:63,_module_experiments_:25,_module_experiments_cbx_1__1_:25,_module_experiments_cby_1__1_:25,_module_experiments_sb_1__1_:25,_nx_graph:[21,24,25],_nx_graph_pr:24,_nx_graph_split:21,_offset:28,_out:[24,25,43],_out_:25,_output:25,_output_bu:8,_output_tile02:26,_output_wir:8,_part_:[25,26],_partition_experiments_01:6,_partition_experiments_02:23,_partition_experiments_:24,_partition_experiments_cbx_1__1_:24,_partition_experiments_cby_1__1_:24,_pin_i:[23,24,25],_pin_o:25,_pymetis_run:6,_right_til:63,_side:28,_square_grid_design:17,_static:24,_t______________________________________:29,_t___________t_____________t____________:29,_t_____t__b__t__________b__t________b_b_:29,_t__b__t_____t____b___b____t____b_______:29,_task:[10,23,24,25],_temp:24,_tmp:10,_top_left_til:63,_top_right_til:63,_top_til:63,_track_:[25,26],_ungrouped_design:2,_verilog:[10,11,22,23,24,25,26,29],_wrapper:47,_x___:29,about:43,absorb:43,across:[20,27,56],ad:[25,43],add:[6,22,24,25,38,39,45,60],add_configuration_schem:60,add_connect:16,add_edg:6,add_nod:[6,23,24,25],add_partit:62,add_subgraph:[6,23,24,25],adjac:23,adjnci:6,affili:1,after:[26,40,60,63],aim:6,alia:43,all:[1,3,20,23,24,25,43,62,63],allow:[38,40,63],also:[1,10],altern:[39,47],alwai:62,an:[1,38,45],analyz:[38,45],anchor:14,ani:[16,38,42,43,49],annot:[24,25,28],annotate_graph:[24,25],anyth:43,api:38,append:[10,22,23,24,25,26,38],aquamarin:25,ar:[6,23,25,38,43,45,60,62],arbitrari:[16,29],arch:9,architectur:[13,20],arg:[43,60],arrai:[22,23],arrang:29,assig:23,assign:[21,23,24,25,42,43,60],assign_c:42,associ:48,attr:67,attribut:[64,65,66,67],auto_bas:[7,24],auto_basic_jupyt:3,auto_basic_python:3,auto_openfpga_bas:13,auto_openfpga_clock_tre:19,auto_openfpga_jupyt:20,auto_openfpga_partit:27,auto_openfpga_python:20,auto_openfpga_rend:31,azur:25,b:[22,23,25,62],b_1__1:26,b_______________________________________:29,b___________b_____________b_____________:29,b_____b____tb____________tb__________t_t:29,b____tb_____b______t___t__b______t______:29,base:[11,21,22,23,38,40,41,42,43,44,46,47,48,49,62,63,66],base_dir:26,basenam:[22,29,30],basic:[13,14,15,31,37,61],basic_hierarchi:[0,8,21,28,34],becaus:[1,22],beetween:[22,23,42,43,62],befor:[11,23,26,60],beig:25,belong:42,below:63,between:1,bgcolor:23,bias:63,bisqu:25,bleed:39,block:[43,60,61],bool:[29,42,43,62],both:22,bottom:[17,22,23,24,25,28,29,30,60,62,63],bottom_11:30,bottom_13:30,bottom_15:30,bottom_17:30,bottom_19:30,bottom_1:30,bottom_21:30,bottom_23:30,bottom_25:30,bottom_27:30,bottom_29:30,bottom_31:30,bottom_33:30,bottom_35:30,bottom_37:30,bottom_39:30,bottom_3:30,bottom_5:30,bottom_7:30,bottom_9:30,bottom_chan:22,bottom_grid:[23,24],bottom_grid_:23,bottom_grid_top_width_0_height_0_subtile_:60,bottom_ipin_0:23,bottom_ipin_1:23,bottom_ipin_2:23,bottom_ipin_3:23,bottom_ipin_4:23,bottom_ipin_5:23,bottom_ipin_6:23,bottom_ipin_7:23,bottom_ipin_8:23,bottom_ipin_9:23,bottom_left_grid_right_width_0_height_0_subtile_:60,bottom_pin_i:23,bottom_right_grid_left_width_0_height_0_subtile_:60,bottom_width_0_height_0_subtile_:60,box:[20,25,27,31,56,60,62,63],brief:40,browser:39,bu:[10,11,21,26,43,60],bufg:1,bundl:45,bus_in:[8,21,28,32],bus_in_0:21,bus_in_1:21,bus_out:[21,28,32],bus_out_0:21,bus_out_1:21,buse:[61,63],byu:1,byuccl:40,c6ecba:23,c:[1,39],cabl:[8,10,26,43,45,46,67,68],cable0:8,cable_list:[10,26],cable_nam:43,calcul:22,call:[6,45],callabl:[43,47],can:[1,11,14,15,22,23,29,30,39,43,45,62],cannot:48,cb:[20,26,27,29,30,60],cb_list:60,cb_modul:[23,24],cb_render:30,cb_vweight:24,cbx11:10,cbx:[22,60,63],cbx_1__0_:[11,26,30],cbx_1__1_:[10,11,23,24,26,30],cbx_1__1__0:25,cbx_1__1__1:25,cbx_1__4_:[11,26,30],cbx_:30,cbx_membership:[24,25],cby:[22,63],cby_0__1_:[11,26,30],cby_0__2_:11,cby_0__3_:11,cby_0__4_:11,cby_1__1_:[11,24,26,30],cby_4__1_:[11,26,30],cby_:30,ccdff:[23,24,25],ccff_:60,ccff_head:23,ccff_tail:[23,25],ccl:1,ce:1,cell:[3,7,43],celldefin:35,central:56,cfg_done:[23,24,25],chain:[10,23,26,60],chan:[24,25],chan_in_port:[24,25],chan_map:29,chan_out:62,chang:43,chani:[25,29,62],channel:[22,24,25,29],channel_crossov:62,channel_map:[25,29,62],chanx:[23,25,29,62],chanx_:62,chanx_l:[29,62],chanx_l_driv:62,chanx_l_ft:62,chanx_l_len:62,chanx_l_out_map:62,chanx_left:[23,24,30],chanx_left_in:23,chanx_left_out:23,chanx_port:23,chanx_r:[29,62],chanx_r_len:62,chanx_right:[23,24,30],chanx_right_in:23,chanx_right_out:23,chany_:62,chany_b:29,chany_bottom:[24,30],chany_t:29,chany_top:[24,30],characterist:38,check:[39,42,49],check_all_scalar_connect:[10,26],check_concat:42,checked_previous_inst:1,child:1,children:1,circl:23,circuit:[6,45],cl:60,clb:[9,60,63],clean_and_annotate_cb_graph:25,clean_and_annotate_sb_graph:25,clean_cb_graph:24,click:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,18,21,22,23,24,25,26,28,29,30],clk:[1,17,36],clk_bottom_in:17,clk_cabl:17,clk_clk_ft_assign:17,clk_ft:17,clk_ibuf_bufg_inst:1,clk_ibuf_inst:1,clk_left_in:17,clk_left_out:17,clk_right_in:17,clk_right_out:17,clk_top_out:17,clock:[19,37],clockwis:[28,60],clr:1,cluster:[6,23,24,25],code:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,17,18,20,21,22,23,24,25,26,28,29,30],collect:20,color:[6,23,24,25],com:39,combin:[43,56],combine_c:[10,26,43],combine_port:[23,43],command:[39,40],complet:[38,40],compon:28,compos:[0,2,8,11,17,23,24,25,28],concaten:42,concern:40,conenct:62,config_chain_simpl:23,configur:[10,24,25,60],conn:[20,27],conn_box:30,connect:[0,1,2,8,19,20,21,22,23,31,39,42,43,49,56,60,62,63,64,65,66],connect_instance_port:42,connect_port:42,connection_box:60,connectionpattern:[14,15,16,17],connectpointlist:66,connet:16,consid:[28,42,43,60],constraint:[43,63],contain:[39,68],contracted_nod:[24,25],convert:[6,10,11,21,23,26,43,60,61,63],convert_node_labels_to_integ:[24,25],copi:48,corner:[56,60,63],correctli:39,corrospond:48,count:[1,11,22,26],cpat:16,crear:43,creat:[1,6,10,14,19,20,22,25,26,29,39,42,43,45,47,60,62,63,66,70],create_c:17,create_cb_bu:[10,11,26,60],create_feedthrough:[8,38,43],create_feedthrough_multipl:[38,43],create_feedthroughs_port:43,create_ft_connect:17,create_ft_multipl:43,create_ft_port:[17,43],create_grid_clb_bu:[10,11,26,60],create_grid_clb_feedthrough:[10,26,60],create_grid_io_bu:[10,11,26,60],create_librari:45,create_plac:[11,60],create_sb_bu:[10,11,26,60],create_til:[26,60,63],create_top_wrapp:47,create_unconn_wir:[2,8,17],creation:[26,60],crop_edg:14,cross:22,csr:[6,23,24,25],cur:22,current:[25,39,43,47],current_inst:1,current_netlist:1,cursor:[15,16],cust_proj:10,custom:[43,70],custommodul:[10,23,24,25],cut:[6,22,23,24,25],d:1,data:[21,24,25,40],dead:22,debug:[22,23,24,25,28,29,30],def:[1,10,11,17,22,23,24,25,26,29,30],defin:66,definit:[1,2,8,11,17,26,28,42,45,47,60,67,68],definition_list:[23,24,25],definition_nam:43,demonst:[10,11,26],demonstr:[4,5,6,9,10,12,14,15,18,20,21,22,23,31],demostr:[0,2,8,16,29,30],depth:1,design:[1,3,5,7,8,11,25,26,38,60,63],design_top_stat:[11,26,60],desir:[14,15],detail:[39,40,56],dff:23,dict:43,dict_kei:39,dictionari:60,diff:22,differ:[14,15,22,28,40,43,60],difffer:22,digon:60,dimens:[28,62],diment:23,dir:[24,25],direct:[1,28,43,62,70],directli:[39,48],directori:39,disconnect:23,disconnect_pin:23,displai:[3,7],display_hierarchical_netlist:[0,7],display_info:[1,7],document:[40,45],doe:43,dot:[23,24,25],down:23,download:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,17,18,20,21,22,23,24,25,26,28,29,30],draw:[6,21,23,24,25],driver:[43,62],driver_channels_1:62,driver_channels_2:62,dry_run:43,dryrun:43,dummi:17,dump:[24,25],duplic:43,duplicate_port:43,dure:38,dwg:[11,17,28],e:[22,23],each:[1,6,21,22,23,43,60,62],each_fil:26,eachinst:26,eachv:[10,11,23,24,25,26],echo:39,edf:45,edg:[6,21,23,24,25,39,43],edge_nam:[21,25],edif:[38,45],element:[13,20,41,45,48,62],elif:[24,25],els:[6,16,23,25,29,43],embed:[19,37],empti:45,enabl:[1,39],enable_file_log:[2,10,11,22,23,24,25,26,28,29,30],enable_ibuf_inst:1,encod:[10,11,23,24,25,26],end:48,endcelldefin:35,endmodul:[32,33,35,36],engin:25,enumer:[6,23,24,25,26,29,30],equal:[21,22],error:43,essenti:38,evalu:6,even:1,eweight:[6,23,24,25],exampl:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,18,21,22,23,24,25,26,28,29,30,38,45,60,62],exceed:1,execut:[6,7,13,19,27,31,39],exist:[38,43,62],exist_ok:[25,26],expect:[25,39,43,61],experiment:[3,7],extend:[14,15,41,42,43,44,46,48,49],extens:38,extern:[6,11,23,24,25,43],extract:[22,62],extract_info:62,f3cfcf:23,f:[6,10,11,17,21,22,23,24,25,26,29,30],f_str:[23,24,25],fabric:[20,27,56],fals:[21,22,23,42,43,49,60,62],fanout:43,fdce:1,featur:[20,38],feedthough:[8,43],feedthrough:[0,2,3,7,43,60,62],feedtrhough:62,few:43,figur:45,file:[6,7,9,10,11,13,19,22,23,24,25,26,27,31,39,45,60,62],file_out:0,filenam:[6,22,23,24,25,28,29,30,60,62],fill:[24,25],filter:[1,10,24,25,26,43],filter_direct:[30,62],find:22,first:[23,28,43,60],fishbon:[14,15],fishbone_pattern:[14,17],fix:[10,11,23,24,25,26],flag:22,flat:63,flatten:[23,25,26],flatten_inst:[2,23,24,25,26,43],flattern:[23,24,25,26,43],flexibl:38,fllenam:[24,25],floorplan:[11,20,31,62],floorplanviz:[11,17,23,28],fn:[24,25],fnmatch:[23,24,25],follow:[6,17,23,39,43,45,60],form:63,format:[22,23,24,25,29,30,38,43,62],found:49,four_bit_count:45,fourbitcount:1,fp:[10,11,17,23,24,25,26,28],fpga44_gsb:[22,23,29,30],fpga44_task:[9,10],fpga44_verilog:10,fpga:[11,13,19,20,23,25,27,60,62,66],fpga_arch:9,fpga_top:[10,11,23,24,25,26,60],fpv:[10,11,23,24,25,26],framework:38,fro:43,from:[0,1,2,3,4,5,6,7,9,10,12,13,14,15,16,17,18,20,21,22,23,24,25,27,28,29,30,39,43,48,60,62],from_i:64,from_n:25,from_x:64,ft:[43,62],fucntion:[42,60],full:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,18,21,22,23,24,25,26,28,29,30],g:23,galleri:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,17,18,20,21,22,23,24,25,26,28,29,30],ganeshgor:39,gener:[0,1,2,3,4,5,6,8,9,10,11,12,15,16,17,18,19,20,21,22,23,24,25,26,28,29,30,60,61,62,63],generate_edgelist:[21,24,25],genrat:[3,7,14,15],get:[23,24,25,40,60],get_active_plugin:39,get_bia:22,get_cabl:[8,17,23],get_cable_nam:43,get_connectivity_network:[21,23,24,25,43],get_definit:[1,10,17,23,24,25,26,28],get_edge_list:6,get_fishbon:[14,17],get_floorplan:[11,17,23,28],get_htre:[15,16],get_index:[41,44,48],get_inst:[1,2,8,10,17,23,24,25,26,28],get_label:23,get_layout:9,get_librari:1,get_nam:[23,25,26],get_nod:[6,23,24,25],get_node_attribut:[6,23,24,25],get_pin:1,get_pin_nam:43,get_port:[17,23,24,25,28],get_port_nam:43,get_refer:17,get_stat:[29,62],get_svg:[11,17,28],get_top_inst:17,get_verilog_index:[41,44],get_weight:[6,43],getlogg:[2,10,11,22,23,24,25,26,28,29,30],git:39,github:[1,39],given:[0,2,8,25,42,43,62,63],glob:[10,11,22,23,24,25,26,29,30],global:[14,15,23,25,39],go:60,gpio:61,gpmeti:[6,23,24,25],graph:[6,20,23,24,25,27,38,43],graph_dot2:6,graph_dot:[6,21,24,25],green:[6,23,24,25],grid:[10,11,19,20,24,25,26,60,62,63,66],grid_bottom_in:60,grid_bottom_out:60,grid_clb:[10,11,26,56,60],grid_exampl:34,grid_io:[10,26,60],grid_io_bottom:26,grid_io_left:26,grid_io_list:60,grid_io_right:26,grid_io_top:26,grid_left_in:60,grid_left_out:60,grid_right_in:60,grid_right_out:60,grid_top_in:60,grid_top_out:60,group:[3,7,25,43,60],group_ungroup_cel:[2,7],gsb:[22,30,62],gsb_xml:62,h:[19,20],h_chan:25,have:[39,43,48],hdi_primit:1,height:[11,15,16,17,28,63],help:43,here:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,18,21,22,23,24,25,26,28,29,30,45],hi:1,hierarch:[3,7],hierarchi:1,higher:[24,25,43],hmeti:6,home:39,homogen:[10,13,20],homogeneous_fabr:[9,10,11,22,23,24,25,26,29,30],horizont:[22,23,25,29,30,60,62],how:[0,2,4,5,6,8,10,11,12,14,15,16,18,20,21,22,23,25,26,29,30,31],html:[0,38],htmlcompos:0,htree:[14,15],htree_pattern:15,http:39,hyb_pat:16,hybrid:[19,20],i0:1,i1:1,i2:1,i3:1,i4:1,i:[1,10,22,23,24,25,26],ibuf:1,illustr:62,imag:1,in0:[17,21,28,32,33,35,36],in0_0:21,in1:[21,28,32,33,35],in1_0:21,in_0:17,in_1:17,in_2:17,in_3:17,in_coming_pin:1,in_edg:[24,25],in_indx:25,in_pin:[25,30,62],inc_dec:1,inc_dec_ibuf_inst:1,includ:[10,23,38],incom:[29,62],indent:[1,11,14,15,16,17,24,25,28],independ:43,index:[6,22,23,24,25,29,38,41,44,46,48,62],individu:[21,64],indx:[23,24,25,29,30,43],info:[2,10,11,23,24,25,26],inform:[3,7,9,13,20,22,24,29,30,39,40,60,62],initi:[8,62],initial_plac:11,initial_port:43,initialis:[62,66],inlineconstraint:28,inner:48,inner_pin:[1,48],innerconnect:42,innerpin:[42,45,48],inpad:60,inport:43,input:[1,24,25,32,33,35,36,43,60,61],inputs1:[24,25],inputs2:[24,25],insert:[19,20],insform:62,inspect:43,inst1:[8,43],inst2:8,inst:2,inst_1:43,inst_1_0:[2,8,21,28,32,35],inst_1_0_module2_0:2,inst_1_0_module2_1:2,inst_1_11:[17,33,36],inst_1_12:[17,33,36],inst_1_13:[17,36],inst_1_14:[17,36],inst_1_1:[2,8,21,28,32,35],inst_1_1_module2_0:2,inst_1_1_module2_1:2,inst_1_21:[17,33,36],inst_1_22:[17,33,36],inst_1_23:[17,36],inst_1_24:[17,36],inst_1_31:[17,36],inst_1_32:[17,36],inst_1_33:[17,36],inst_1_34:[17,36],inst_1_41:[17,36],inst_1_42:[17,36],inst_1_43:[17,36],inst_1_44:[17,36],inst_1_:17,inst_2:43,inst_2_0:[8,21,28,32],inst_2_11:33,inst_2_12:33,inst_2_1:[8,21,28,32],inst_2_21:33,inst_2_22:33,inst_n:43,inst_nam:47,instal:[38,40,43],instanc:[1,2,3,7,10,11,17,23,24,25,26,28,42,43,47,48,60,63,67,68],instance_count:1,instance_list:[25,26,63],instance_nam:43,instances_list:43,instances_list_tupl:43,instn:43,inter0:33,inter1:33,intermedi:45,intern:[35,42,43,63],introduc:20,inv:1,inv_buf_passg:10,io:[9,60],io_bottom_in:60,io_bottom_out:60,io_left_in:60,io_left_out:60,io_right_in:60,io_right_out:60,io_top_in:60,io_top_out:60,ipin:[23,62],ipin_b:29,ipin_l:[29,62],ipin_l_len:62,ipin_r:29,ipin_t:29,ipynb:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,18,21,22,23,24,25,26,28,29,30],ir:[2,8,10,17,41,42,43,44,45,46,47,48,49,60],is_connect:49,is_downto:42,is_leaf:1,is_port_c:42,is_scalar:42,isol:[24,25],item:25,itertool:[10,23,26],its:[1,28],jensrestemei:1,join:[9,10,11,21,23,24,25,26],json:[24,25,26],json_graph:[6,24,25],jupyt:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,17,18,20,21,22,23,24,25,26,28,29,30],just:[17,43],k6_n10_openfpga:9,k6_n10_tileabl:9,keep:38,kei:[22,39],keyword:60,kwarg:[43,60],l0:29,l1:29,l2:29,l3:29,l4:29,l5:29,l6:29,l7:29,l8:29,l9:29,l:[22,23,25,62],label:[6,21,23,24,25],lambda:[1,10,22,26,29,43],larg:1,latest:39,launch_shel:[11,23,25],lb:[10,11,23,24,25,26],lbl:[25,29],left:[17,22,23,24,25,28,29,30,60,62,63],left_11:30,left_13:30,left_15:30,left_17:30,left_19:30,left_1:[30,62],left_21:30,left_23:30,left_25:30,left_27:30,left_29:30,left_31:30,left_33:30,left_35:30,left_37:30,left_39:30,left_3:30,left_5:30,left_7:30,left_9:30,left_bottom_grid_top_width_0_height_0_subtile_:60,left_chan:22,left_grid_right_width_0_height_0_subtile_:60,left_pinmap:[22,23],left_top_grid_bottom_width_0_height_0_subtile_:60,left_tre:14,left_width_0_height_0_subtile_:60,len:[23,24,25],length:[21,62],less:25,level:[1,10,26,60],librari:[1,6,10,14,15,20,23,39,40,45,60,63],libraries_definit:1,like:[14,15,38,39,40,45,61,63],linewidth:[22,29,30],list:[1,6,10,23,24,25,26,39,43,60,62,63,65,67,68],load:[26,39,40,43],load_example_netlist_by_nam:1,load_netlist_by_nam:[0,2,8,17,21,28],loc_i:[11,17,28],loc_x:[11,17,28],local:39,locat:[28,43,60,62],locatt:22,log:[2,6,10,11,22,23,24,25,26,28,29,30,70],log_level:[2,10,11,22,23,24,25,26,28,29,30],logger:[2,10,11,22,23,24,25,26,28,29,30],logic:9,lower:[25,42],lower_index:42,lr:[23,24,25],lut1:1,lut3:1,lut4:1,lut5:1,m:39,made:[43,45],mai:1,main:[10,11,22,23,24,25,26,29,30,63],mani:21,manipul:63,map:[22,23,24,25,43,62],margin:[14,15,62],matplotlib:[6,21,24,25],max:25,maximum:1,mb:[7,13,19,27,31],meanwhil:39,mem:[10,24,25],mem_bottom_ipin_0_ccdff_0_:26,mem_bottom_ipin_0_ccdff_1_:26,mem_bottom_ipin_0_ccdff_2_:26,mem_bottom_ipin_0_ccdff_3_:26,mem_bottom_ipin_1_ccdff_0_:26,mem_bottom_ipin_1_ccdff_1_:26,mem_bottom_ipin_1_ccdff_2_:26,mem_bottom_ipin_1_ccdff_3_:26,mem_bottom_ipin_2_ccdff_0_:26,mem_bottom_ipin_2_ccdff_1_:26,mem_bottom_ipin_2_ccdff_2_:26,mem_bottom_ipin_2_ccdff_3_:26,mem_bottom_ipin_3_ccdff_0_:26,mem_bottom_ipin_3_ccdff_1_:26,mem_bottom_ipin_3_ccdff_2_:26,mem_bottom_ipin_3_ccdff_3_:26,mem_bottom_ipin_4_ccdff_0_:26,mem_bottom_ipin_4_ccdff_1_:26,mem_bottom_ipin_4_ccdff_2_:26,mem_bottom_ipin_4_ccdff_3_:26,mem_bottom_ipin_5_ccdff_0_:26,mem_bottom_ipin_5_ccdff_1_:26,mem_bottom_ipin_5_ccdff_2_:26,mem_bottom_ipin_5_ccdff_3_:26,mem_bottom_ipin_6_ccdff_0_:26,mem_bottom_ipin_6_ccdff_1_:26,mem_bottom_ipin_6_ccdff_2_:26,mem_bottom_ipin_6_ccdff_3_:26,mem_bottom_ipin_7_ccdff_0_:26,mem_bottom_ipin_7_ccdff_1_:26,mem_bottom_ipin_7_ccdff_2_:26,mem_bottom_ipin_7_ccdff_3_:26,mem_bottom_ipin_8_ccdff_0_:26,mem_bottom_ipin_8_ccdff_1_:26,mem_bottom_ipin_8_ccdff_2_:26,mem_bottom_ipin_8_ccdff_3_:26,mem_bottom_ipin_9_ccdff_0_:26,mem_bottom_ipin_9_ccdff_1_:26,mem_bottom_ipin_9_ccdff_2_:26,mem_bottom_ipin_9_ccdff_3_:26,mem_top_ipin_0_ccdff_0_:26,mem_top_ipin_0_ccdff_1_:26,mem_top_ipin_0_ccdff_2_:26,mem_top_ipin_0_ccdff_3_:26,mem_top_ipin_1_ccdff_0_:26,mem_top_ipin_1_ccdff_1_:26,mem_top_ipin_1_ccdff_2_:26,mem_top_ipin_1_ccdff_3_:26,mem_top_ipin_2_ccdff_0_:26,mem_top_ipin_2_ccdff_1_:26,mem_top_ipin_2_ccdff_2_:26,mem_top_ipin_2_ccdff_3_:26,mem_top_ipin_3_ccdff_0_:26,mem_top_ipin_3_ccdff_1_:26,mem_top_ipin_3_ccdff_2_:26,mem_top_ipin_3_ccdff_3_:26,mem_top_ipin_4_ccdff_0_:26,mem_top_ipin_4_ccdff_1_:26,mem_top_ipin_4_ccdff_2_:26,mem_top_ipin_4_ccdff_3_:26,mem_top_ipin_5_ccdff_0_:26,mem_top_ipin_5_ccdff_1_:26,mem_top_ipin_5_ccdff_2_:26,mem_top_ipin_5_ccdff_3_:26,mem_top_ipin_6_ccdff_0_:26,mem_top_ipin_6_ccdff_1_:26,mem_top_ipin_6_ccdff_2_:26,mem_top_ipin_6_ccdff_3_:26,mem_top_ipin_7_ccdff_0_:26,mem_top_ipin_7_ccdff_1_:26,mem_top_ipin_7_ccdff_2_:26,mem_top_ipin_7_ccdff_3_:26,membership:[6,23],memori:[10,45],merg:[3,7,14,15,16,17,24,25,43,60,61,63],merge_all_grid_io:[11,60],merge_and_upd:63,merge_inst:[4,7,25,26,38,43],merge_list:60,merge_multiple_inst:[5,7,43],method:[6,43,60,64,65,66],meti:[6,23,24,25],mid11:33,mid12:33,mid21:33,mid22:33,minconn:[6,23,24,25],mind:38,minim:[1,63],minut:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,18,21,22,23,24,25,26,28,29,30],mkdir:[25,26],modif:[38,63],modifi:[48,62],modul:[2,11,13,22,23,24,25,26,28,29,30,32,33,35,36,37,38,39,43,60,61,62,63],module1:[8,17,28,32,33,35,36],module2:[2,8,28,32,33,35],module2_0:35,module2_1:35,module_partit:25,more:[17,39],move_i:[15,16],multipl:[10,11,22,23,24,25,26,43],must:43,mux:[10,22,23,24,25,29,62],mux_bottom_ipin_0_buf_x1_0_:26,mux_bottom_ipin_0_const1_0_:26,mux_bottom_ipin_0_mux_l1_in_0_:26,mux_bottom_ipin_0_mux_l2_in_0_:26,mux_bottom_ipin_0_mux_l2_in_1_:26,mux_bottom_ipin_0_mux_l2_in_2_:26,mux_bottom_ipin_0_mux_l2_in_3_:26,mux_bottom_ipin_0_mux_l3_in_0_:26,mux_bottom_ipin_0_mux_l3_in_1_:26,mux_bottom_ipin_0_mux_l4_in_0_:26,mux_bottom_ipin_1_buf_x1_0_:26,mux_bottom_ipin_1_const1_0_:26,mux_bottom_ipin_1_mux_l1_in_0_:26,mux_bottom_ipin_1_mux_l2_in_0_:26,mux_bottom_ipin_1_mux_l2_in_1_:26,mux_bottom_ipin_1_mux_l2_in_2_:26,mux_bottom_ipin_1_mux_l2_in_3_:26,mux_bottom_ipin_1_mux_l3_in_0_:26,mux_bottom_ipin_1_mux_l3_in_1_:26,mux_bottom_ipin_1_mux_l4_in_0_:26,mux_bottom_ipin_2_buf_x1_0_:26,mux_bottom_ipin_2_const1_0_:26,mux_bottom_ipin_2_mux_l1_in_0_:26,mux_bottom_ipin_2_mux_l2_in_0_:26,mux_bottom_ipin_2_mux_l2_in_1_:26,mux_bottom_ipin_2_mux_l2_in_2_:26,mux_bottom_ipin_2_mux_l2_in_3_:26,mux_bottom_ipin_2_mux_l3_in_0_:26,mux_bottom_ipin_2_mux_l3_in_1_:26,mux_bottom_ipin_2_mux_l4_in_0_:26,mux_bottom_ipin_3_buf_x1_0_:26,mux_bottom_ipin_3_const1_0_:26,mux_bottom_ipin_3_mux_l1_in_0_:26,mux_bottom_ipin_3_mux_l2_in_0_:26,mux_bottom_ipin_3_mux_l2_in_1_:26,mux_bottom_ipin_3_mux_l2_in_2_:26,mux_bottom_ipin_3_mux_l2_in_3_:26,mux_bottom_ipin_3_mux_l3_in_0_:26,mux_bottom_ipin_3_mux_l3_in_1_:26,mux_bottom_ipin_3_mux_l4_in_0_:26,mux_bottom_ipin_4_buf_x1_0_:26,mux_bottom_ipin_4_const1_0_:26,mux_bottom_ipin_4_mux_l1_in_0_:26,mux_bottom_ipin_4_mux_l2_in_0_:26,mux_bottom_ipin_4_mux_l2_in_1_:26,mux_bottom_ipin_4_mux_l2_in_2_:26,mux_bottom_ipin_4_mux_l2_in_3_:26,mux_bottom_ipin_4_mux_l3_in_0_:26,mux_bottom_ipin_4_mux_l3_in_1_:26,mux_bottom_ipin_4_mux_l4_in_0_:26,mux_bottom_ipin_5_buf_x1_0_:26,mux_bottom_ipin_5_const1_0_:26,mux_bottom_ipin_5_mux_l1_in_0_:26,mux_bottom_ipin_5_mux_l2_in_0_:26,mux_bottom_ipin_5_mux_l2_in_1_:26,mux_bottom_ipin_5_mux_l2_in_2_:26,mux_bottom_ipin_5_mux_l2_in_3_:26,mux_bottom_ipin_5_mux_l3_in_0_:26,mux_bottom_ipin_5_mux_l3_in_1_:26,mux_bottom_ipin_5_mux_l4_in_0_:26,mux_bottom_ipin_6_buf_x1_0_:26,mux_bottom_ipin_6_const1_0_:26,mux_bottom_ipin_6_mux_l1_in_0_:26,mux_bottom_ipin_6_mux_l2_in_0_:26,mux_bottom_ipin_6_mux_l2_in_1_:26,mux_bottom_ipin_6_mux_l2_in_2_:26,mux_bottom_ipin_6_mux_l2_in_3_:26,mux_bottom_ipin_6_mux_l3_in_0_:26,mux_bottom_ipin_6_mux_l3_in_1_:26,mux_bottom_ipin_6_mux_l4_in_0_:26,mux_bottom_ipin_7_buf_x1_0_:26,mux_bottom_ipin_7_const1_0_:26,mux_bottom_ipin_7_mux_l1_in_0_:26,mux_bottom_ipin_7_mux_l2_in_0_:26,mux_bottom_ipin_7_mux_l2_in_1_:26,mux_bottom_ipin_7_mux_l2_in_2_:26,mux_bottom_ipin_7_mux_l2_in_3_:26,mux_bottom_ipin_7_mux_l3_in_0_:26,mux_bottom_ipin_7_mux_l3_in_1_:26,mux_bottom_ipin_7_mux_l4_in_0_:26,mux_bottom_ipin_8_buf_x1_0_:26,mux_bottom_ipin_8_const1_0_:26,mux_bottom_ipin_8_mux_l1_in_0_:26,mux_bottom_ipin_8_mux_l2_in_0_:26,mux_bottom_ipin_8_mux_l2_in_1_:26,mux_bottom_ipin_8_mux_l2_in_2_:26,mux_bottom_ipin_8_mux_l2_in_3_:26,mux_bottom_ipin_8_mux_l3_in_0_:26,mux_bottom_ipin_8_mux_l3_in_1_:26,mux_bottom_ipin_8_mux_l4_in_0_:26,mux_bottom_ipin_9_buf_x1_0_:26,mux_bottom_ipin_9_const1_0_:26,mux_bottom_ipin_9_mux_l1_in_0_:26,mux_bottom_ipin_9_mux_l2_in_0_:26,mux_bottom_ipin_9_mux_l2_in_1_:26,mux_bottom_ipin_9_mux_l2_in_2_:26,mux_bottom_ipin_9_mux_l2_in_3_:26,mux_bottom_ipin_9_mux_l3_in_0_:26,mux_bottom_ipin_9_mux_l3_in_1_:26,mux_bottom_ipin_9_mux_l4_in_0_:26,mux_top_ipin_0_buf_x1_0_:26,mux_top_ipin_0_const1_0_:26,mux_top_ipin_0_mux_l1_in_0_:26,mux_top_ipin_0_mux_l2_in_0_:26,mux_top_ipin_0_mux_l2_in_1_:26,mux_top_ipin_0_mux_l2_in_2_:26,mux_top_ipin_0_mux_l2_in_3_:26,mux_top_ipin_0_mux_l3_in_0_:26,mux_top_ipin_0_mux_l3_in_1_:26,mux_top_ipin_0_mux_l4_in_0_:26,mux_top_ipin_1_buf_x1_0_:26,mux_top_ipin_1_const1_0_:26,mux_top_ipin_1_mux_l1_in_0_:26,mux_top_ipin_1_mux_l2_in_0_:26,mux_top_ipin_1_mux_l2_in_1_:26,mux_top_ipin_1_mux_l2_in_2_:26,mux_top_ipin_1_mux_l2_in_3_:26,mux_top_ipin_1_mux_l3_in_0_:26,mux_top_ipin_1_mux_l3_in_1_:26,mux_top_ipin_1_mux_l4_in_0_:26,mux_top_ipin_2_buf_x1_0_:26,mux_top_ipin_2_const1_0_:26,mux_top_ipin_2_mux_l1_in_0_:26,mux_top_ipin_2_mux_l2_in_0_:26,mux_top_ipin_2_mux_l2_in_1_:26,mux_top_ipin_2_mux_l2_in_2_:26,mux_top_ipin_2_mux_l2_in_3_:26,mux_top_ipin_2_mux_l3_in_0_:26,mux_top_ipin_2_mux_l3_in_1_:26,mux_top_ipin_2_mux_l4_in_0_:26,mux_top_ipin_3_buf_x1_0_:26,mux_top_ipin_3_const1_0_:26,mux_top_ipin_3_mux_l1_in_0_:26,mux_top_ipin_3_mux_l2_in_0_:26,mux_top_ipin_3_mux_l2_in_1_:26,mux_top_ipin_3_mux_l2_in_2_:26,mux_top_ipin_3_mux_l2_in_3_:26,mux_top_ipin_3_mux_l3_in_0_:26,mux_top_ipin_3_mux_l3_in_1_:26,mux_top_ipin_3_mux_l4_in_0_:26,mux_top_ipin_4_buf_x1_0_:26,mux_top_ipin_4_const1_0_:26,mux_top_ipin_4_mux_l1_in_0_:26,mux_top_ipin_4_mux_l2_in_0_:26,mux_top_ipin_4_mux_l2_in_1_:26,mux_top_ipin_4_mux_l2_in_2_:26,mux_top_ipin_4_mux_l2_in_3_:26,mux_top_ipin_4_mux_l3_in_0_:26,mux_top_ipin_4_mux_l3_in_1_:26,mux_top_ipin_4_mux_l4_in_0_:26,mux_top_ipin_5_buf_x1_0_:26,mux_top_ipin_5_const1_0_:26,mux_top_ipin_5_mux_l1_in_0_:26,mux_top_ipin_5_mux_l2_in_0_:26,mux_top_ipin_5_mux_l2_in_1_:26,mux_top_ipin_5_mux_l2_in_2_:26,mux_top_ipin_5_mux_l2_in_3_:26,mux_top_ipin_5_mux_l3_in_0_:26,mux_top_ipin_5_mux_l3_in_1_:26,mux_top_ipin_5_mux_l4_in_0_:26,mux_top_ipin_6_buf_x1_0_:26,mux_top_ipin_6_const1_0_:26,mux_top_ipin_6_mux_l1_in_0_:26,mux_top_ipin_6_mux_l2_in_0_:26,mux_top_ipin_6_mux_l2_in_1_:26,mux_top_ipin_6_mux_l2_in_2_:26,mux_top_ipin_6_mux_l2_in_3_:26,mux_top_ipin_6_mux_l3_in_0_:26,mux_top_ipin_6_mux_l3_in_1_:26,mux_top_ipin_6_mux_l4_in_0_:26,mux_top_ipin_7_buf_x1_0_:26,mux_top_ipin_7_const1_0_:26,mux_top_ipin_7_mux_l1_in_0_:26,mux_top_ipin_7_mux_l2_in_0_:26,mux_top_ipin_7_mux_l2_in_1_:26,mux_top_ipin_7_mux_l2_in_2_:26,mux_top_ipin_7_mux_l2_in_3_:26,mux_top_ipin_7_mux_l3_in_0_:26,mux_top_ipin_7_mux_l3_in_1_:26,mux_top_ipin_7_mux_l4_in_0_:26,my_netlist:1,n:[10,21,23,24,25,29],n_cut:[6,23],name:[1,2,8,10,11,17,23,24,25,26,42,43,47,60,62,68],namedtemporaryfil:[10,11,23,24,25,26],nbottom:29,ncut:[6,23,24],need:[17,43,62],neighbor:[61,63],neighbour:60,nested_hierarchi:[2,34],net:[10,25,26,43,60],netlist:[2,3,6,7,8,10,13,17,20,22,23,24,25,26,27,28,38,39,45,60,61,63],netlistsvg:10,netowrkx:[21,43],networkx:[6,20,23,24,25,27,43],new_cabl:43,new_cable_nam:43,new_definition_nam:[25,26,43],new_instance_nam:[25,26,43],new_port:43,newli:43,newport:43,next:[1,2,8,10,17,23,24,25,26,28],next_inst:1,nforamt:60,niter:[6,23,24,25],nleft:29,no_driv:43,no_load:43,node:[6,21,23,24,25,43],node_indx:[24,25],node_link_data:25,node_nam:[6,21,23,24,25],non:16,none:[1,22,23,24,25,29,42,43,47,48,60,62,65],noprint:62,note:1,notebook:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,17,18,20,21,22,23,24,25,26,28,29,30],notimpl:[4,5,12,18],np:[22,23,29,30],nright:29,ntop:29,number:[1,22,42,46,62],numpi:[22,23,29,30],nx:[6,21,23,24,25],nx_agraph:23,nx_pydot:[6,21,23,24,25],o:1,object:[10,28,43,48,62,67,68],objtyp:[6,23,24,25],obtain:26,obuf:1,offset:[17,28,62],onc:39,one:[39,43],onl:60,onli:[38,43],open:[0,10,11,23,24,25,26],openfpga:[10,11,13,23,24,25,27,37,50,63],openfpga_arch:9,openfpga_bas:61,opin_b:[29,62],opin_bottom:30,opin_l:[29,62],opin_l_b:62,opin_l_b_len:62,opin_l_len:62,opin_l_t:62,opin_l_t_len:62,opin_left:30,opin_r:[29,62],opin_right:30,opin_t:[29,62],opin_top:30,opins_1:62,opposit:22,optim:43,optimis:43,option:[6,14,17,23,24,25,43],optpin:43,optwir:43,order:43,origin:[14,28],os:[0,2,4,5,8,9,10,11,12,17,18,22,23,24,25,26,28,29,30],osid:25,other:[38,42,43],out0:[17,21,28,32,33,35,36],out0_0:21,out1:33,out:[1,2,4,5,6,8,9,11,12,17,18,21,23,24,25,26,28,29,30,32,33,35,36,43],out_0:17,out_1:17,out_2:17,out_3:17,out_going_pin:1,out_obuf:1,out_pin:62,out_reg:1,outer:48,outerpin:45,outgo:[29,62],outlin:56,outpad:60,outport:43,output1:[2,8],output2:8,output:[1,14,15,16,24,25,32,33,35,36,39,43,60,62],outputs1:[24,25],outputs2:[24,25],outsid:1,overrid:43,overview:45,p1:[23,24,25],p2:[23,24,25],p3:25,p4:25,p:[10,23,24,25,26],p_manag:[14,15,17],packag:[38,39],page:[38,40],pair:[43,60],paramet:[42,43,47,62,63,66,67,68],parent:[2,8,17,25,26,46],parrent:28,pars:[10,11,13,20,23,24,25,26,45,62],parser:[38,45],part1:[6,23,24,25],part2:[6,23,24,25],part:[23,25,26,48],part_graph:[6,23],partit:[3,7,25,27,37],partitioning_experi:[6,7],parts_fil:26,pass:[23,24,25,43,67,68],path:[0,2,4,5,8,9,10,12,17,18,22,24,25,26,28,29,30,62,63],pathlib:[25,26],patten:60,pattern:[17,19,20,22,60,66],pb_type:9,per:25,perform:[23,38,43,63],peripheri:60,pformat:24,physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,39,40,41,42,43,44,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70],pin2:1,pin:[10,23,24,25,26,29,43,45,48,60,62],pin_i:[23,24,25],pin_label:62,pin_map:[43,62],pin_nam:43,pin_name_to_numb:23,pinmap:[22,23,29,62],pip:39,place:[11,25,28],place_pin:60,placement:[13,20,60],placment:60,pleas:[39,40],plt:[6,21,24,25],plugin:39,pmap:62,png:23,point:[22,28,64,65],port:[1,10,21,23,24,25,26,28,42,43,47,48,67,68],port_:23,port_map:47,port_nam:43,posit:62,post:[6,43],pp:17,pprint:[17,23,24,25,28],pre:[22,66],pre_releas:39,prepare_graph_from_nx:6,prepare_netlist:[24,25],pretti:[11,14,15,16,17,28],previous_inst:1,primit:[1,10],primitives_librari:1,print:[1,4,5,6,9,12,17,18,21,22,23,24,25,26,29,30,39,62],print_connect:1,print_head:[29,62],print_partition_info:[24,25],process:38,prog_clk:[23,24,25],prog_reset:[23,24,25],program:10,proj:[10,11,22,23,24,25,26,29],properti:[17,28,41,42,43,44,47,48,49,60,68],propperti:68,provid:[9,11,25,40,42,43,61,62],proxi:60,pure:38,py:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,21,22,23,24,25,26,27,28,29,30,31],pydot:[6,23,24,25],pymeti:[6,23],pyplot:[6,21,24,25],python3:39,python:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,17,18,20,21,22,23,24,25,26,28,29,30,38,40,41,44,45,48],q:[1,23],quiet:43,r0:29,r1:29,r2:29,r3:29,r4:29,r5:29,r6:29,r7:29,r8:29,r9:29,r:[10,11,22,23,24,25,26,62],r_______________________________________:29,r___________r_____________r_____________:29,r_____r____lr____________lr__________l_l:29,r__l__r_____r__l_l________r__l__________:29,rais:43,rang:[16,17,22,23,25],rank:[24,25],read:[10,11,23,24,25,26,62],readlin:[10,11,23,24,25,26],readwrit:[6,24,25],rect:[21,23],rectangular:28,recurs:1,red:[6,23,24,25],refer:[0,1,2,8,10,11,17,21,26,28,38,40,43],regener:21,regist:[23,60],register_config_gener:60,register_placement_cr:60,register_tile_gener:[26,60],relabel:[24,25],relat:[37,38,39,61],releas:39,remain:43,remov:[10,23,25,26,43,60],remove_c:23,remove_child:10,remove_children_from:23,remove_config_chain:[10,26,60],remove_edges_from:[24,25],remove_nod:[24,25],remove_nodes_from:[24,25],remove_port:[23,43],remove_undriven_net:[10,26,60],renam:[13,20],rename_modul:[12,13],render:[6,13,22,23,31,37,39,60,61],render_connection_box:[22,23,29,62],render_floorplan:60,render_ipin:[22,23],render_pattern:[14,15,16,17],render_switch_pattern:[22,23,29,62],repeat:[16,56],repo:39,report:[29,62],report_connect:[30,62],report_incoming_channel:[29,62],report_ipin:[22,23,30,62],report_outgoing_channel:[29,62],repositori:1,repres:[21,38,43,45],represent:[21,43,45],reset:14,resourc:25,respect:28,restructur:[37,38],result:70,reus:43,revers:42,right:[17,22,24,25,28,29,30,56,62,63],right_0:30,right_10:30,right_12:30,right_14:30,right_16:30,right_18:30,right_20:30,right_22:30,right_24:30,right_26:30,right_28:30,right_2:30,right_30:30,right_32:30,right_34:30,right_36:30,right_38:30,right_4:30,right_6:30,right_8:30,right_bottom_grid_top_width_0_height_0_subtile_:60,right_chan:22,right_grid_left_width_0_height_0_subtile_:60,right_top_grid_bottom_width_0_height_0_subtile_:60,right_tre:14,right_width_0_height_0_subtile_:60,root:[16,62],rotat:[14,15],rout:[10,11,14,15,22,23,24,25,26,29,61],routingrend:[22,23,29],row1:[17,36],row2:[17,36],row3:[17,36],row4:[17,36],rst:1,rst_ibuf_inst:1,rule:66,run:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,18,21,22,23,24,25,26,28,29,30,39,60],run_meti:[6,23,24,25],s:1,same:[43,45],sampl:[14,15,38],sample_connect:14,save:[24,25,26,29,60,62],save_graph:[24,25],save_netlist:[10,26,60],save_paritioned_graph:25,save_partitioned_graph:25,savea:[11,14,15,16,17,28],sb11_gsb:23,sb:[20,22,26,27,29,30,60,63],sb_0__0_:[11,26,30],sb_0__1_:[11,26,30],sb_0__2_:11,sb_0__3_:11,sb_0__4_:[11,26,30],sb_1__0_:[11,26,30],sb_1__1_:[11,22,23,26,29,30],sb_1__1__0:26,sb_1__1__1:26,sb_1__1__2:26,sb_1__1__3:26,sb_1__2_:26,sb_1__3_:26,sb_1__4_:[11,26,30],sb_2__1_:26,sb_2__2_:26,sb_2__3_:26,sb_3__1_:26,sb_3__2_:26,sb_3__3_:26,sb_4__0_:[11,26,30],sb_4__1_:[11,26,30],sb_4__4_:[11,26,30],sb_:[10,26,30],sb_bottom_l_in:60,sb_bottom_r_in:60,sb_left_b_in:60,sb_left_t_in:60,sb_render:[22,23,29,30],sb_right_b_in:60,sb_right_t_in:60,sb_top_l_in:60,sb_top_r_in:60,scalabl:38,scalar:[0,2,8,43],scale:[14,15,22,29,30,62],scan_chain:23,schemat:[0,10],scheme:63,script:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,18,21,22,23,24,25,26,28,29,30,38],sdn:[0,1,2,4,5,8,10,11,12,17,18,21,22,23,24,25,26,28,29,30,39,43,45],sdn_verilog_assignment_1:17,sdn_verilog_assignment_1_0:26,sdn_verilog_assignment_1_10:26,sdn_verilog_assignment_1_11:26,sdn_verilog_assignment_1_12:26,sdn_verilog_assignment_1_13:26,sdn_verilog_assignment_1_14:26,sdn_verilog_assignment_1_15:26,sdn_verilog_assignment_1_16:26,sdn_verilog_assignment_1_17:26,sdn_verilog_assignment_1_18:26,sdn_verilog_assignment_1_19:26,sdn_verilog_assignment_1_1:26,sdn_verilog_assignment_1_20:26,sdn_verilog_assignment_1_21:26,sdn_verilog_assignment_1_22:26,sdn_verilog_assignment_1_23:26,sdn_verilog_assignment_1_24:26,sdn_verilog_assignment_1_25:26,sdn_verilog_assignment_1_26:26,sdn_verilog_assignment_1_27:26,sdn_verilog_assignment_1_28:26,sdn_verilog_assignment_1_29:26,sdn_verilog_assignment_1_2:26,sdn_verilog_assignment_1_30:26,sdn_verilog_assignment_1_31:26,sdn_verilog_assignment_1_32:26,sdn_verilog_assignment_1_33:26,sdn_verilog_assignment_1_34:26,sdn_verilog_assignment_1_35:26,sdn_verilog_assignment_1_36:26,sdn_verilog_assignment_1_37:26,sdn_verilog_assignment_1_38:26,sdn_verilog_assignment_1_39:26,sdn_verilog_assignment_1_3:26,sdn_verilog_assignment_1_4:26,sdn_verilog_assignment_1_5:26,sdn_verilog_assignment_1_6:26,sdn_verilog_assignment_1_7:26,sdn_verilog_assignment_1_8:26,sdn_verilog_assignment_1_9:26,sdnphy:[0,2,4,5,8,12,17,18,21,28,40],search:38,second:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,18,21,22,23,24,25,26,28,29,30],section:[17,62],see:1,seek:[10,11,23,24,25,26],select:1,self:[42,62],selfloop_edg:[24,25],separ:0,seq:22,set:[25,63],set_color:[6,23],set_label:6,set_printopt:[22,29,30],set_rankdir:[23,24,25],set_shap:23,sexampl:10,shape:[11,21,22,60],shell:[11,23,25],shift:23,should:43,show:[22,23,45],show_graph_stat:[24,25],show_placement_data:11,shown:[60,63],side:[16,17,23,25,28,29,60,62,63],signal:[14,15,23,24,25],simpl:[6,45],simpler:1,simplifi:[17,20,23,27,38],singl:[3,7,21,43],sink:[24,25],site:62,size:[10,26,41,42,66],sizei:[65,66],sizex:[65,66],skip:62,skip_connect:11,skip_constraint:[0,2,8,17,23,24,25,60],skip_pin:11,sklearn:25,some:[1,38],sort:[22,23],sort_cabl:60,sort_input_channel:22,sort_inst:60,sourc:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,17,18,20,21,22,23,24,25,26,28,29,30,41,42,43,44,46,47,48,49,60,62,63,64,65,66,67,68],source_fil:[10,11,23,24,25,26],space:[22,29,30,62],specif:[43,62,67],sphinx:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,17,18,20,21,22,23,24,25,26,28,29,30],split:[17,20,21,22,23,24,27],split_port:[17,21,24,25,43],splitext:[22,29,30],spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,39,40,41,42,43,44,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70],spydrnet_log:[2,10,11,22,23,24,25,26,28,29,30],spydrnet_phys:[0,2,4,5,6,8,9,10,11,12,14,15,16,17,18,21,22,23,24,25,26,28,29,30,39,41,42,43,44,46,47,48,49,60,62,63],squar:16,square_grid:[17,34],standard_cell_primit:[10,23,25],standard_cell_wrapp:[10,24],start:[10,60],startswith:[23,25],stat:[11,23,24,25,26,29],statist:[60,62],step:[15,16],store:[24,64,65],str:[1,6,10,11,23,24,25,26,29,43,47,62,67,68],strcutur:26,strip:23,structur:[10,11,25,26,38,40,43,60,63],style:[24,25],sub_modul:[10,11,23,24,25,26],subgraph:[6,23],submodul:25,sufffix:43,suffix:[10,11,23,24,25,26,43],sum:[22,23],summari:50,support:[14,15,38],svg:[6,11,14,15,16,17,21,22,23,24,25,28,29,30,39,62],svgwrite:39,sw:[22,23],sw_bottom:[22,23],sw_left:22,sw_right:22,sw_top:[22,23],switch_mat:22,switch_partition_03:24,system:6,t:[1,22,23,25,62],tag:23,target:23,task:[23,24,25],task_dir:9,tech:[22,23],techmap:[6,23],tempfil:[10,11,23,24,25,26],temporari:[10,11,23,24,25,26],thei:43,them:22,thi:[0,2,4,5,6,8,9,10,11,14,15,16,18,21,22,23,24,25,26,29,30,39,40,41,42,43,44,45,46,48,49,60,61,62,63,64,65,66],thoguh:25,through:43,tighter:63,tilabl:[19,20],tile01:[10,63],tile02:26,tile:[11,16,20,27,60],tile_1__1_:33,tile_1__2_:33,tile_1__:36,tile_2__1_:33,tile_2__2_:33,tile_2__:36,tile_3__:36,tile_4__:36,tile_cr:60,tile_nam:63,tileabl:18,tiles_data:26,time:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,18,21,22,23,24,25,26,28,29,30,63],titl:[14,15,16,17],to_i:64,to_n:25,to_numpy_arrai:[6,23,24,25],to_pydot:[6,21,23,24,25],to_undirect:[24,25],to_x:64,todo:[4,5,12,18],togther:43,tool:[1,45],top:[0,2,8,10,17,21,22,23,24,25,26,28,29,30,32,33,35,36,47,56,60,62,63],top_0:30,top_10:30,top_12:30,top_14:30,top_16:30,top_18:30,top_1:62,top_20:30,top_22:30,top_24:30,top_26:30,top_28:30,top_2:30,top_30:30,top_32:30,top_34:30,top_36:30,top_38:30,top_4:30,top_6:30,top_8:30,top_chan:22,top_definit:17,top_grid:[23,24],top_grid_:23,top_grid_bottom_width_0_height_0_subtile_:60,top_inst:[0,1,2,8,17,21,23,28,47],top_ipin_0:23,top_ipin_1:23,top_ipin_2:23,top_ipin_3:23,top_ipin_4:23,top_ipin_5:23,top_ipin_6:23,top_ipin_7:23,top_ipin_8:23,top_ipin_9:23,top_left_grid_right_width_0_height_0_subtile_:60,top_modul:[10,11,26,60,63],top_pin_i:23,top_pinmap:22,top_right_grid_left_width_0_height_0_subtile_:60,top_width_0_height_0_subtile_:60,topsid:56,total:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,21,22,23,24,25,26,27,28,29,30,31],toward:[62,63],track:25,track_0:25,transal:[14,15],transform:[14,15,38,45,50],translat:[14,15,16],tree:[6,19,37],tupl:[25,43],tutori:38,two:[3,7,23,25,43],type:[42,43,47,67,68],unchang:43,under:39,undriven:[10,26,60],ungroup:[3,7],uniqu:[43,60,62],unwant:23,updat:[22,62,63],update_dimens:62,upper:[25,29,42],us:[1,6,10,11,20,23,24,25,38,39,40,43,45],user:[11,38,39,48],usign:10,usng:[14,15],util:[1,6,9,10,11,14,15,16,17,22,23,24,25,26,28,29,30,50,60,62,63],v:[0,2,8,10,11,17,22,23,24,25,26,28,29],v_chan:25,valu:[23,24,25],variabl:[25,60],vector:[0,2,8,43],veri_proj:10,verilog:[10,13,17,20,23,24,25,27,28,38,41,44,60],vertic:[22,25,29,30,60,62],viewbox:62,visit:39,visual:[11,38],visualis:[3,7],vpr:9,vpr_arch:9,vstack:[22,23],vweight:[6,23,24,25],w:[10,23,24,25],wai:45,we:39,websock:39,websocket:39,weight:[6,21,23,24,25],weigt:23,what:1,where:22,which:[9,14,15,23,38,43,60],whichcna:60,whihc:28,width:[11,15,16,17,28,63,66],window:0,wire0:[8,32,35],wire0_0:21,wire:[0,1,2,8,10,11,17,21,23,26,32,33,35,36,42,43,46,49,61,63],wire_bu:32,wire_bus_1:21,wire_feedthrough:[7,8],without:43,work:[1,60],would:45,wrapper:47,write:[10,11,23,24,25,26],write_blackbox:17,write_dot:[23,24,25],write_metis_graph:[6,23,24,25],write_png:23,write_svg:[6,21,23,24,25],written:56,x:[1,10,16,17,22,23,26,29,30],x____:29,x_margin:14,xadj:6,xml:[9,22,23,29,30,62],xx:30,y:[16,17,39],yaml:17,yet:39,yosi:10,you:[39,40,45],your:39,zip:[3,20,25]},titles:["Visualise Hierarchical Netlist","Display Netlist Information Functions","Grouping ungrouping cells","Basic Restructuring Examples","Merging two instances in the design","Merging group of instances","Partitions Experimentation","Computation times","Genrating feedthrough from single instance","OpenFPGA Architecture Parsing","Render FPGA Basic Elements","Render Placement information from Verilog netlist","Renaming Homogeneous FPGA Modules","Computation times","Connection Pattern Generation","Create H-Tree Connectivity pattern","Create Hybrid Connectivity Pattern","Create Clock Tree Embedding","H-Tree insertion in FPGA Tilable grid","Computation times","OpenFPGA Related Restructuring","Netlist to graph (networkx)","Partition Conn Box 01","Partition Conn Box 02","Partition Conn Box 02 - Simplified","Split CBs and SBs across fabric","FPGA Tiles from OpenFPGA Verilog","Computation times","Demonstrate how to render basic floorplan","Rendering Switch and Connection Boxes","Rendering Switch and Connection Boxes","Computation times","basic_hierarchy","grid_example","Sample Verilog Netlists","nested_hierarchy","square_grid","Examples","SpyDrNet-Physical Documentation","Install","Tutorial","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Library","OuterPin","Pin","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Routing Render","Tile-01","spydrnet_physical.util.ConnectPoint","spydrnet_physical.util.ConnectPointList","spydrnet_physical.util.ConnectionPattern","spydrnet_physical.util.get_attr","spydrnet_physical.util.get_names","Utility Functions","Unit Tests"],titleterms:{"01":[22,63],"02":[23,24],"function":[1,69],"switch":[29,30],across:25,api:[45,50,61],architectur:9,base:[60,61],basic:[3,10,20,28,45],basic_hierarchi:32,bottom:[51,52,53],box:[22,23,24,29,30],bundl:41,cabl:42,cb:25,cb_render:62,cell:2,channel:62,clock:[17,20],comput:[7,13,19,27,31],configur:61,conn:[22,23,24],connect:[14,15,16,29,30],connectionpattern:66,connectpoint:64,connectpointlist:65,content:38,creat:[15,16,17],definit:43,demonstr:28,depend:39,descript:56,design:4,detail:63,develop:39,displai:1,document:38,each:63,element:[10,44],embed:[17,20],exampl:[3,20,37],experiment:6,fabric:25,feedthrough:8,floorplan:28,fpga:[10,12,18,26],from:[8,11,26],gener:14,genrat:8,get_attr:67,get_nam:68,graph:21,grid:18,grid_exampl:33,group:[2,5],h:[15,18],hierarch:0,homogen:12,how:28,hybrid:16,indic:38,inform:[1,11],innerpin:46,insert:18,instal:39,instanc:[4,5,8],interfac:40,io:56,left:[51,54,57],librari:47,merg:[4,5],method:63,modul:[12,20],nested_hierarchi:35,netlist:[0,1,11,21,34],networkx:21,object:45,openfpga:[9,20,26,60,61],outerpin:48,overview:[41,42,43,44,46,47,48,49,60,69],pars:9,partit:[6,20,22,23,24],pattern:[14,15,16],physic:[38,45],pin:49,placement:11,refer:50,relat:20,renam:12,render:[10,11,20,28,29,30,62],restructur:[3,20],right:[52,55,58],rout:62,routingrend:62,sampl:34,sb:25,sb_render:62,sdc:61,shell:40,simplifi:24,singl:8,split:25,spydrnet:[38,45],spydrnet_phys:[64,65,66,67,68],square_grid:36,summari:45,tabl:38,test:70,tilabl:18,tile:[26,51,52,53,54,55,56,57,58,59,61,63],time:[7,13,19,27,31],top:[57,58,59],transform:61,tree:[15,17,18,20],tutori:40,two:4,type:45,ungroup:2,unit:70,util:[64,65,66,67,68,69],valid:39,variabl:62,verif:61,verilog:[11,26,34],version:39,visual:40,visualis:0}})