#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Feb 20 21:48:53 2020
# Process ID: 1888
# Current directory: C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1700 C:\Users\2192600\ConfigurableEletronic\ClassPL1 - Lab1-20200220\Lab1\Lab1.xpr
# Log file: C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/vivado.log
# Journal file: C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVivado/Vivado/2016.4/data/ip'.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 21:54:57 2020...
]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: lab1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:43 ; elapsed = 00:03:59 . Memory (MB): peak = 851.063 ; gain = 640.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab1' [C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1_sources/lab1.v:7]
INFO: [Synth 8-256] done synthesizing module 'lab1' (1#1) [C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1_sources/lab1.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:43 ; elapsed = 00:04:01 . Memory (MB): peak = 879.633 ; gain = 669.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:44 ; elapsed = 00:04:01 . Memory (MB): peak = 879.633 ; gain = 669.523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1_sources/lab1_basys3.xdc]
Finished Parsing XDC File [C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1_sources/lab1_basys3.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:54 ; elapsed = 00:04:15 . Memory (MB): peak = 1157.207 ; gain = 947.098
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1157.207 ; gain = 340.598
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1_sources/lab1_tb.v}}
set_property -name {xsim.simulate.runtime} -value {200ns} -objects [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1_sources/lab1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1_sources/lab1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e8f87a92716d41d5a387ba9bd2aa7676 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1_tb_behav xil_defaultlib.lab1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab1
Compiling module xil_defaultlib.lab1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab1_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1203.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab1_tb_behav -key {Behavioral:sim_1:Functional:lab1_tb} -tclbatch {lab1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source lab1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
LED output matched at                  60
LED output matched at                 120
LED output matched at                 180
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1203.438 ; gain = 0.000
run 500 ns
LED output matched at                 240
LED output matched at                 300
LED output matched at                 360
LED output matched at                 420
LED output matched at                 480
LED output matched at                 540
LED output matched at                 600
LED output matched at                 660
run 500 ns
LED output matched at                 720
LED output matched at                 780
LED output matched at                 840
LED output matched at                 900
LED output matched at                 960
LED output matched at                1020
LED output matched at                1080
LED output matched at                1140
LED output matched at                1200
run all
LED output matched at                1260
LED output matched at                1320
LED output matched at                1380
LED output matched at                1440
LED output matched at                1500
LED output matched at                1560
LED output matched at                1620
LED output matched at                1680
LED output matched at                1740
LED output matched at                1800
LED output matched at                1860
LED output matched at                1920
LED output matched at                1980
LED output matched at                2040
LED output matched at                2100
LED output matched at                2160
LED output matched at                2220
LED output matched at                2280
LED output matched at                2340
LED output matched at                2400
LED output matched at                2460
LED output matched at                2520
LED output matched at                2580
LED output matched at                2640
LED output matched at                2700
LED output matched at                2760
LED output matched at                2820
LED output matched at                2880
LED output matched at                2940
LED output matched at                3000
LED output matched at                3060
LED output matched at                3120
LED output matched at                3180
LED output matched at                3240
LED output matched at                3300
LED output matched at                3360
LED output matched at                3420
LED output matched at                3480
LED output matched at                3540
LED output matched at                3600
LED output matched at                3660
LED output matched at                3720
LED output matched at                3780
LED output matched at                3840
LED output matched at                3900
LED output matched at                3960
LED output matched at                4020
LED output matched at                4080
LED output matched at                4140
LED output matched at                4200
LED output matched at                4260
LED output matched at                4320
LED output matched at                4380
LED output matched at                4440
LED output matched at                4500
LED output matched at                4560
LED output matched at                4620
LED output matched at                4680
LED output matched at                4740
LED output matched at                4800
LED output matched at                4860
LED output matched at                4920
LED output matched at                4980
LED output matched at                5040
LED output matched at                5100
LED output matched at                5160
LED output matched at                5220
LED output matched at                5280
LED output matched at                5340
LED output matched at                5400
LED output matched at                5460
LED output matched at                5520
LED output matched at                5580
LED output matched at                5640
LED output matched at                5700
LED output matched at                5760
LED output matched at                5820
LED output matched at                5880
LED output matched at                5940
LED output matched at                6000
LED output matched at                6060
LED output matched at                6120
LED output matched at                6180
LED output matched at                6240
LED output matched at                6300
LED output matched at                6360
LED output matched at                6420
LED output matched at                6480
LED output matched at                6540
LED output matched at                6600
LED output matched at                6660
LED output matched at                6720
LED output matched at                6780
LED output matched at                6840
LED output matched at                6900
LED output matched at                6960
LED output matched at                7020
LED output matched at                7080
LED output matched at                7140
LED output matched at                7200
LED output matched at                7260
LED output matched at                7320
LED output matched at                7380
LED output matched at                7440
LED output matched at                7500
LED output matched at                7560
LED output matched at                7620
LED output matched at                7680
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
LED output matched at                  60
LED output matched at                 120
LED output matched at                 180
LED output matched at                 240
LED output matched at                 300
LED output matched at                 360
LED output matched at                 420
LED output matched at                 480
LED output matched at                 540
LED output matched at                 600
LED output matched at                 660
LED output matched at                 720
LED output matched at                 780
LED output matched at                 840
LED output matched at                 900
LED output matched at                 960
LED output matched at                1020
LED output matched at                1080
LED output matched at                1140
LED output matched at                1200
LED output matched at                1260
LED output matched at                1320
LED output matched at                1380
LED output matched at                1440
LED output matched at                1500
LED output matched at                1560
LED output matched at                1620
LED output matched at                1680
LED output matched at                1740
LED output matched at                1800
LED output matched at                1860
LED output matched at                1920
LED output matched at                1980
LED output matched at                2040
LED output matched at                2100
LED output matched at                2160
LED output matched at                2220
LED output matched at                2280
LED output matched at                2340
LED output matched at                2400
LED output matched at                2460
LED output matched at                2520
LED output matched at                2580
LED output matched at                2640
LED output matched at                2700
LED output matched at                2760
LED output matched at                2820
LED output matched at                2880
LED output matched at                2940
LED output matched at                3000
LED output matched at                3060
LED output matched at                3120
LED output matched at                3180
LED output matched at                3240
LED output matched at                3300
LED output matched at                3360
LED output matched at                3420
LED output matched at                3480
LED output matched at                3540
LED output matched at                3600
LED output matched at                3660
LED output matched at                3720
LED output matched at                3780
LED output matched at                3840
LED output matched at                3900
LED output matched at                3960
LED output matched at                4020
LED output matched at                4080
LED output matched at                4140
LED output matched at                4200
LED output matched at                4260
LED output matched at                4320
LED output matched at                4380
LED output matched at                4440
LED output matched at                4500
LED output matched at                4560
LED output matched at                4620
LED output matched at                4680
LED output matched at                4740
LED output matched at                4800
LED output matched at                4860
LED output matched at                4920
LED output matched at                4980
LED output matched at                5040
LED output matched at                5100
LED output matched at                5160
LED output matched at                5220
LED output matched at                5280
LED output matched at                5340
LED output matched at                5400
LED output matched at                5460
LED output matched at                5520
LED output matched at                5580
LED output matched at                5640
LED output matched at                5700
LED output matched at                5760
LED output matched at                5820
LED output matched at                5880
LED output matched at                5940
LED output matched at                6000
LED output matched at                6060
LED output matched at                6120
LED output matched at                6180
LED output matched at                6240
LED output matched at                6300
LED output matched at                6360
LED output matched at                6420
LED output matched at                6480
LED output matched at                6540
LED output matched at                6600
LED output matched at                6660
LED output matched at                6720
LED output matched at                6780
LED output matched at                6840
LED output matched at                6900
LED output matched at                6960
LED output matched at                7020
LED output matched at                7080
LED output matched at                7140
LED output matched at                7200
LED output matched at                7260
LED output matched at                7320
LED output matched at                7380
LED output matched at                7440
LED output matched at                7500
LED output matched at                7560
LED output matched at                7620
LED output matched at                7680
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ns
LED output matched at                  60
LED output matched at                 120
LED output matched at                 180
LED output matched at                 240
LED output matched at                 300
LED output matched at                 360
LED output matched at                 420
LED output matched at                 480
run 500 ns
LED output matched at                 540
LED output matched at                 600
LED output matched at                 660
LED output matched at                 720
LED output matched at                 780
LED output matched at                 840
LED output matched at                 900
LED output matched at                 960
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ns
LED output matched at                  60
LED output matched at                 120
LED output matched at                 180
LED output matched at                 240
LED output matched at                 300
LED output matched at                 360
LED output matched at                 420
LED output matched at                 480
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
LED output matched at                  60
LED output matched at                 120
LED output matched at                 180
run 500 ns
LED output matched at                 240
LED output matched at                 300
LED output matched at                 360
LED output matched at                 420
LED output matched at                 480
LED output matched at                 540
LED output matched at                 600
LED output matched at                 660
save_wave_config {C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/lab1_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/lab1_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/lab1_tb_behav.wcfg}} [get_filesets sim_1]
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1_sources/lab1.v" into library work [C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1_sources/lab1.v:1]
[Thu Feb 20 22:17:28 2020] Launched synth_1...
Run output will be captured here: C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1_sources/lab1_basys3.xdc]
Finished Parsing XDC File [C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1_sources/lab1_basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 2
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1742.113 ; gain = 0.000
[Thu Feb 20 22:23:16 2020] Launched impl_1...
Run output will be captured here: C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/.Xil/Vivado-9672-C2-LABTEL-M03/dcp/lab1.xdc]
Finished Parsing XDC File [C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/.Xil/Vivado-9672-C2-LABTEL-M03/dcp/lab1.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1742.113 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1742.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
config_webtalk -user on
close_design
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/.Xil/Vivado-9672-C2-LABTEL-M03/dcp/lab1.xdc]
Finished Parsing XDC File [C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/.Xil/Vivado-9672-C2-LABTEL-M03/dcp/lab1.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1807.410 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1807.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing/lab1_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing/lab1_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing/lab1_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing/lab1_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'lab1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj lab1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing/lab1_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1_sources/lab1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e8f87a92716d41d5a387ba9bd2aa7676 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lab1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.lab1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "lab1_tb_time_impl.sdf", for root module "lab1_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "lab1_tb_time_impl.sdf", for root module "lab1_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.lab1
Compiling module xil_defaultlib.lab1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab1_tb_time_impl
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab1_tb_time_impl -key {Post-Implementation:sim_1:Timing:lab1_tb} -tclbatch {lab1_tb.tcl} -view {C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/lab1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/2192600/ConfigurableEletronic/ClassPL1
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/2192600/ConfigurableEletronic/ClassPL1.wcfg'.
open_wave_config -
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing/-.wcfg'.
open_wave_config Lab1-20200220/Lab1/lab1_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing/Lab1-20200220/Lab1/lab1_tb_behav.wcfg'.
source lab1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
LED output matched at                  60
LED output matched at                 120
LED output matched at                 180
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab1_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1807.410 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing/lab1_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing/lab1_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing/lab1_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing/lab1_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'lab1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj lab1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing/lab1_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1_sources/lab1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e8f87a92716d41d5a387ba9bd2aa7676 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lab1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.lab1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "lab1_tb_time_impl.sdf", for root module "lab1_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "lab1_tb_time_impl.sdf", for root module "lab1_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.lab1
Compiling module xil_defaultlib.lab1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab1_tb_time_impl
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/lab1_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/lab1_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1/Lab1.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab1_tb_time_impl -key {Post-Implementation:sim_1:Timing:lab1_tb} -tclbatch {lab1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source lab1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
LED output matched at                  60
LED output matched at                 120
LED output matched at                 180
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab1_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1807.410 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1_sources/lab1_basys3.xdc]
Finished Parsing XDC File [C:/Users/2192600/ConfigurableEletronic/ClassPL1 - Lab1-20200220/Lab1_sources/lab1_basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 22:56:23 2020...
