<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIRegisterInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">SIRegisterInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="SIRegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- SIRegisterInfo.h - SI Register Info Interface ----------*- C++ -*--===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// Interface definition for SIRegisterInfo</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_SIREGISTERINFO_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_SIREGISTERINFO_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8h.html#aedf089544bf9a9a8ce4dd3bff13bcca2">   19</a></span><span class="preprocessor">#define GET_REGINFO_HEADER</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;AMDGPUGenRegisterInfo.inc&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="SIDefines_8h.html">SIDefines.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">class </span>GCNSubtarget;</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">class </span>LiveIntervals;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="keyword">class </span>LiveRegUnits;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="keyword">class </span>RegisterBank;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="keyword">struct </span>SGPRSpillBuilder;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html">   32</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> final : <span class="keyword">public</span> <a class="code hl_class" href="classAMDGPUGenRegisterInfo.html">AMDGPUGenRegisterInfo</a> {</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>  <span class="keywordtype">bool</span> SpillSGPRToVGPR;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>  <span class="keywordtype">bool</span> isWave32;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> RegPressureIgnoredUnits;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"></span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">  /// Sub reg indexes for getRegSplitParts.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">  /// First index represents subreg size from 1 to 16 DWORDs.</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">  /// The inner vector is sorted by bit offset.</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">  /// Provided a register can be fully split with given subregs,</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">  /// all elements of the inner vector combined give a full lane mask.</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"></span>  <span class="keyword">static</span> std::array&lt;std::vector&lt;int16_t&gt;, 16&gt; RegSplitParts;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>  <span class="comment">// Table representing sub reg of given width and offset.</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  <span class="comment">// First index is subreg size: 32, 64, 96, 128, 160, 192, 224, 256, 512.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  <span class="comment">// Second index is 32 different dword offsets.</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  <span class="keyword">static</span> std::array&lt;std::array&lt;uint16_t, 32&gt;, 9&gt; SubRegFromChannelTable;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  <span class="keywordtype">void</span> reserveRegisterTuples(<a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> &amp;, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST);</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html">   56</a></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html">SpilledReg</a> {</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a392e9e21557d1a8adf34fc6935491a3f">   57</a></span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a392e9e21557d1a8adf34fc6935491a3f">VGPR</a>;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a65cf1fba692ad301ceea8c481c864cba">   58</a></span>    <span class="keywordtype">int</span> <a class="code hl_variable" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a65cf1fba692ad301ceea8c481c864cba">Lane</a> = -1;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a845b7bac98e14a6f63fc15c1e37ebfe1">   60</a></span>    <a class="code hl_function" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a845b7bac98e14a6f63fc15c1e37ebfe1">SpilledReg</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#abcfa2113bfa58b81a2828328ab7af6e2">   61</a></span>    <a class="code hl_function" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#abcfa2113bfa58b81a2828328ab7af6e2">SpilledReg</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> R, <span class="keywordtype">int</span> L) : <a class="code hl_variable" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a392e9e21557d1a8adf34fc6935491a3f">VGPR</a>(R), <a class="code hl_variable" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a65cf1fba692ad301ceea8c481c864cba">Lane</a>(L) {}</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a5e356fdf335d24564b020efa01168319">   63</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a5e356fdf335d24564b020efa01168319">hasLane</a>() { <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a65cf1fba692ad301ceea8c481c864cba">Lane</a> != -1; }</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a85003f726014acc6ff625fee382f71a1">   64</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a85003f726014acc6ff625fee382f71a1">hasReg</a>() { <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a392e9e21557d1a8adf34fc6935491a3f">VGPR</a> != 0; }</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  };</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"></span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">  /// \returns the sub reg enum value for the given \p Channel</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">  /// (e.g. getSubRegFromChannel(0) -&gt; AMDGPU::sub0)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">getSubRegFromChannel</a>(<span class="keywordtype">unsigned</span> Channel, <span class="keywordtype">unsigned</span> NumRegs = 1);</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aed80e0d9bfe4e57de24283efa7572eb4">   71</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aed80e0d9bfe4e57de24283efa7572eb4">spillSGPRToVGPR</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    <span class="keywordflow">return</span> SpillSGPRToVGPR;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  }</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"></span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">  /// Return the largest available SGPR aligned to \p Align for the register</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">  /// class \p RC.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a6fe36d27e3fe50e1c4594b3438eeb8b8">getAlignedHighSGPRForRC</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>                                     <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a>,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"></span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">  /// Return the end register initially reserved for the scratch buffer in case</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">  /// spilling is needed.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a51db99e6baa393260b874d1d04e7ecdc">reservedPrivateSegmentBufferReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">getReservedRegs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a5c4a909a1725cc86437f4f350ab35cdb">isAsmClobberable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>                        <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a44684a6923b734e7d14143bf086cbb87">getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">getCalleeSavedRegsViaCopy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">getCallPreservedMask</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>                                       <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a6927f52a74df8a472aae164cffd527b1">getNoPreservedMask</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <span class="comment">// Functions with the amdgpu_cs_chain or amdgpu_cs_chain_preserve calling</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <span class="comment">// conventions are free to use certain VGPRs without saving and restoring any</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="comment">// lanes (not even inactive ones).</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a5d029d76398d3153d0f6d8ab3be94c88">isChainScratchRegister</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VGPR);</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <span class="comment">// Stack access is very expensive. CSRs are also the high registers, and we</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="comment">// want to minimize the number of used registers.</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aad6ed1642c7c6a0432f86928a5c102ba">  102</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aad6ed1642c7c6a0432f86928a5c102ba">getCSRFirstUseCost</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <span class="keywordflow">return</span> 100;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  }</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a51be90716cd9b3020e0ca8a4bce547c0">getLargestLegalSuperClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">getFrameRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a449d102f1b4d3b881282d6609caf6023">hasBasePointer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a832c99f27458588b340a9c294f6fd200">getBaseRegister</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2aa5409f4a9ae9129ad49bd05ba293f6">shouldRealignStack</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">requiresFrameIndexScavenging</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">requiresFrameIndexReplacementScavenging</a>(</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">requiresVirtualBaseRegisters</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  int64_t <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a08a40d4d0736a73e47089ba3ef2e1566">getScratchInstrOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  int64_t <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">getFrameIndexInstrOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>                                   <span class="keywordtype">int</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">needsFrameBaseReg</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a06c8d8abacb01c870f729e8d2027364f">materializeFrameBaseRegister</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keywordtype">int</span> FrameIdx,</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>                                        int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae803619fba0f2282f638ddd36ba004de">resolveFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BaseReg,</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>                         int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0989f99e854e569e8096a89e73f2e046">isFrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BaseReg,</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>                          int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">getPointerRegClass</a>(</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> Kind = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"></span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">  /// Returns a legal register class to copy a register in the specified class</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">  /// to or from. If it is possible to copy the register directly without using</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">  /// a cross register class copy, return the specified RC. Returns NULL if it</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">  /// is not possible to copy between two registers of the specified class.</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4861767cf942190a83cf6083003bba05">getCrossCopyRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(<a class="code hl_struct" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a> &amp;SB, <span class="keywordtype">int</span> <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <span class="keywordtype">int</span> <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>                               <span class="keywordtype">bool</span> IsLoad, <span class="keywordtype">bool</span> IsKill = <span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"></span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">  /// If \p OnlyToVGPR is true, this will only succeed if this manages to find a</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">  /// free VGPR lane to spill.</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ad48896d5bbe85488559a5007c3a4b7df">spillSGPR</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> FI, <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS,</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>                 <a class="code hl_class" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *Indexes = <span class="keyword">nullptr</span>, <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>                 <span class="keywordtype">bool</span> OnlyToVGPR = <span class="keyword">false</span>,</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>                 <span class="keywordtype">bool</span> SpillToPhysVGPRLane = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2ab71844c6563b3998af3c09ff2e3368">restoreSGPR</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> FI, <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>                   <a class="code hl_class" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *Indexes = <span class="keyword">nullptr</span>, <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>,</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>                   <span class="keywordtype">bool</span> OnlyToVGPR = <span class="keyword">false</span>,</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>                   <span class="keywordtype">bool</span> SpillToPhysVGPRLane = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a3d4103d19eae05425cf7aee3ad915250">spillEmergencySGPR</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>                          <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;RestoreMBB, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SGPR,</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>                          <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acd7a7dc7a2d3ba79fe5ee12378638317">eliminateFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> SPAdj,</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                           <span class="keywordtype">unsigned</span> FIOperandNum,</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>                           <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a5236ffd9cb568bb917937e7273cc650a">eliminateSGPRToVGPRSpillFrameIndex</a>(</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>      <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> FI, <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS,</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>      <a class="code hl_class" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *Indexes = <span class="keyword">nullptr</span>, <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>,</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>      <span class="keywordtype">bool</span> SpillToPhysVGPRLane = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a6d23e7ce3b1f81486f99bad83a5d71a2">getRegAsmName</a>(<a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="comment">// Pseudo regs are not allowed</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a954d76fe761bb4014b2da81cac2360cf">  180</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a954d76fe761bb4014b2da81cac2360cf">getHWRegIndex</a>(<a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <span class="keywordflow">return</span> getEncodingValue(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) &amp; 0xff;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  }</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a858849019ce7366904469c53972c54dc">getVGPRClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a5c70283c6a0d2ce11aecfa43139e987e">getAGPRClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a3a60ced6bc204b78bafcf33db515a087">getVectorSuperClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a7d8aef424553a9b93de21ced693f0b09">getSGPRClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>);</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"></span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">  /// \returns true if this class contains only SGPR registers</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">  198</a></span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae2b17b04c6d4d3b578c7ba3497652df4">hasSGPRs</a>(RC) &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a>(RC) &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae1364aa9eb8390d678c037be69450deb">hasAGPRs</a>(RC);</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  }</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"></span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">  /// \returns true if this class ID contains only SGPR registers</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ab664dae585bc43224746468fa919da87">  203</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ab664dae585bc43224746468fa919da87">isSGPRClassID</a>(<span class="keywordtype">unsigned</span> RCID)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(RCID));</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  }</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">isSGPRReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"></span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">  /// \returns true if this class contains only VGPR registers</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">  210</a></span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">isVGPRClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a>(RC) &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae1364aa9eb8390d678c037be69450deb">hasAGPRs</a>(RC) &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae2b17b04c6d4d3b578c7ba3497652df4">hasSGPRs</a>(RC);</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  }</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"></span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">  /// \returns true if this class contains only AGPR registers</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">  215</a></span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae1364aa9eb8390d678c037be69450deb">hasAGPRs</a>(RC) &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a>(RC) &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae2b17b04c6d4d3b578c7ba3497652df4">hasSGPRs</a>(RC);</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  }</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"></span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">  /// \returns true only if this class contains both VGPR and AGPR registers</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#add069634d629007ba8a03a426c6bfea7">  220</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#add069634d629007ba8a03a426c6bfea7">isVectorSuperClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a>(RC) &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae1364aa9eb8390d678c037be69450deb">hasAGPRs</a>(RC) &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae2b17b04c6d4d3b578c7ba3497652df4">hasSGPRs</a>(RC);</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  }</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"></span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">  /// \returns true only if this class contains both VGPR and SGPR registers</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ad38d8f2d6815113e60a7a04012e465a5">  225</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ad38d8f2d6815113e60a7a04012e465a5">isVSSuperClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a>(RC) &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae2b17b04c6d4d3b578c7ba3497652df4">hasSGPRs</a>(RC) &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae1364aa9eb8390d678c037be69450deb">hasAGPRs</a>(RC);</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  }</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"></span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">  /// \returns true if this class contains VGPR registers.</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">  230</a></span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    <span class="keywordflow">return</span> RC-&gt;<a class="code hl_variable" href="classllvm_1_1TargetRegisterClass.html#a1cc1ce48e42ab86c1419314bef07f00b">TSFlags</a> &amp; <a class="code hl_enumvalue" href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4aa7cc027812f1a15199cc2980ee11fcb64">SIRCFlags::HasVGPR</a>;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  }</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"></span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">  /// \returns true if this class contains AGPR registers.</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ae1364aa9eb8390d678c037be69450deb">  235</a></span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae1364aa9eb8390d678c037be69450deb">hasAGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <span class="keywordflow">return</span> RC-&gt;<a class="code hl_variable" href="classllvm_1_1TargetRegisterClass.html#a1cc1ce48e42ab86c1419314bef07f00b">TSFlags</a> &amp; <a class="code hl_enumvalue" href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4aab50fe4810eed28d1cabb48bd46f77f77">SIRCFlags::HasAGPR</a>;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  }</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"></span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">  /// \returns true if this class contains SGPR registers.</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ae2b17b04c6d4d3b578c7ba3497652df4">  240</a></span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae2b17b04c6d4d3b578c7ba3497652df4">hasSGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    <span class="keywordflow">return</span> RC-&gt;<a class="code hl_variable" href="classllvm_1_1TargetRegisterClass.html#a1cc1ce48e42ab86c1419314bef07f00b">TSFlags</a> &amp; <a class="code hl_enumvalue" href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4aa04f97be66117d82353b26db62b1edb9f">SIRCFlags::HasSGPR</a>;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  }</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"></span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">  /// \returns true if this class contains any vector registers.</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a2c4185689ad93fedfa57db7bfeb8ddd3">  245</a></span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2c4185689ad93fedfa57db7bfeb8ddd3">hasVectorRegisters</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a>(RC) || <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae1364aa9eb8390d678c037be69450deb">hasAGPRs</a>(RC);</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  }</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"></span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">  /// \returns A VGPR reg class with the same width as \p SRC</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"></span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">  /// \returns An AGPR reg class with the same width as \p SRC</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">getEquivalentAGPRClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"></span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">  /// \returns A SGPR reg class with the same width as \p SRC</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">getEquivalentSGPRClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"></span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">  /// Returns a register class which is compatible with \p SuperRC, such that a</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">  /// subregister exists with class \p SubRC with subregister index \p</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">  /// SubIdx. If this is impossible (e.g., an unaligned subregister index within</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">  /// a register tuple), return null.</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e83ecd12d46c80703ce5d3ef34ead33">getCompatibleSubRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC,</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC,</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>                           <span class="keywordtype">unsigned</span> SubIdx) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44">shouldRewriteCopySrc</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC,</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>                            <span class="keywordtype">unsigned</span> DefSubReg,</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>                            <span class="keywordtype">unsigned</span> SrcSubReg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"></span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">  /// \returns True if operands defined with this operand type can accept</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">  /// a literal constant (i.e. any 32-bit immediate).</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a83297079e933130ab3b78a428b7070e3">opCanUseLiteralConstant</a>(<span class="keywordtype">unsigned</span> OpType) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"></span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">  /// \returns True if operands defined with this operand type can accept</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">  /// an inline constant. i.e. An integer value in the range (-16, 64) or</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">  /// -4.0f, -2.0f, -1.0f, -0.5f, 0.0f, 0.5f, 1.0f, 2.0f, 4.0f.</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514">opCanUseInlineConstant</a>(<span class="keywordtype">unsigned</span> OpType) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a18b7e735a8aa6ece99bb5e9ea399c7f4">findUnusedRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>                                <span class="keywordtype">bool</span> ReserveHighestVGPR = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>                                               <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aae4eaf548fa62f15dc35f4018fef3707">getRegClassForOperandReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">isVGPR</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a6d63c5cc5bfab2094fae30cf9472d436">  297</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a6d63c5cc5bfab2094fae30cf9472d436">isVectorRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">isVGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) || <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  }</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  <span class="comment">// FIXME: SGPRs are assumed to be uniform, but this is not true for i1 SGPRs</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="comment">// (such as VCC) which hold a wave-wide vector of boolean values. Examining</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  <span class="comment">// just the register class is not suffcient; it needs to be combined with a</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <span class="comment">// value type. The next predicate isUniformReg() does this correctly.</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ac1c2077ba7c905d8271fd4d7b9af0fe7">  305</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac1c2077ba7c905d8271fd4d7b9af0fe7">isDivergentRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    <span class="keywordflow">return</span> !<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(RC);</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  }</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a66ec1a620b5a1409ba4bac8c1d6e4b5b">isUniformReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI,</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>                    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>                                     <span class="keywordtype">unsigned</span> EltSize) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857">shouldCoalesce</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>                      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC,</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>                      <span class="keywordtype">unsigned</span> DstSubReg,</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC,</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>                      <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>                               <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">getRegPressureSetLimit</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>                                  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  <span class="keyword">const</span> <span class="keywordtype">int</span> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">getRegUnitPressureSets</a>(<span class="keywordtype">unsigned</span> RegUnit) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a42bd3548ca638f68b47f7996f163c2b7">getReturnAddressReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a615681753cb320f792b5656571637921">getRegClassForSizeOnBank</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Bank) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a809fe721e6e5d39e8029eac15928a983">  337</a></span>  <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a809fe721e6e5d39e8029eac15928a983">getRegClassForTypeOnBank</a>(<a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Bank)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a615681753cb320f792b5656571637921">getRegClassForSizeOnBank</a>(Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>(), Bank);</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  }</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>  <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">  345</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>    <span class="keywordflow">return</span> isWave32 ? &amp;AMDGPU::SReg_32RegClass</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>                    : &amp;AMDGPU::SReg_64RegClass;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  }</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">  350</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">getWaveMaskRegClass</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    <span class="keywordflow">return</span> isWave32 ? &amp;AMDGPU::SReg_32_XM0_XEXECRegClass</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>                    : &amp;AMDGPU::SReg_64_XEXECRegClass;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  }</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  <span class="comment">// Return the appropriate register class to use for 64-bit VGPRs for the</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <span class="comment">// subtarget.</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aed9393956ff6935e29af9881de204f1f">getVGPR64Class</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#adbdf0119b398fd6464742936fe420056">getVCC</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ad9528c639f619ab6f7cee1a52e3a7472">getExec</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(<span class="keywordtype">unsigned</span> RCID) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  <span class="comment">// Find reaching register definition</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a96cdbab4e65a936880975a58e0dde922">findReachingDef</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>                                <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1Use.html">Use</a>,</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>                                <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>                                <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a423e24bdb9993c90a2c13e2c04ff257a">getAllVGPRRegMask</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#abb2b27ba8592dbf1220ca840abdda38e">getAllAGPRRegMask</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a7a02e51c998cca0b6edec7728bde9479">getAllVectorRegMask</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a6d328ac32b1d8a39f355b3195db147ff">getAllAllocatableSRegMask</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  <span class="comment">// \returns number of 32 bit registers covered by a \p LM</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a1dd11f1c73a15ab0fc73bacd1cdb64a6">  377</a></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a1dd11f1c73a15ab0fc73bacd1cdb64a6">getNumCoveredRegs</a>(<a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LM) {</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>    <span class="comment">// The assumption is that every lo16 subreg is an even bit and every hi16</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>    <span class="comment">// is an adjacent odd bit or vice versa.</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>    <a class="code hl_class" href="classuint64__t.html">uint64_t</a> Mask = LM.<a class="code hl_function" href="structllvm_1_1LaneBitmask.html#ad5db2a0ee1a5c07c0638e80c63ab56e0">getAsInteger</a>();</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>    <a class="code hl_class" href="classuint64__t.html">uint64_t</a> Even = Mask &amp; 0xAAAAAAAAAAAAAAAAULL;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    Mask = (Even &gt;&gt; 1) | Mask;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>    <a class="code hl_class" href="classuint64__t.html">uint64_t</a> Odd = Mask &amp; 0x5555555555555555ULL;</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a0eea77e7bfa82e0219d2ec7b4efbc94f">llvm::popcount</a>(Odd);</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  }</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <span class="comment">// \returns a DWORD offset of a \p SubReg</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ad7eff7d73e979a05739b21cc353f748c">  388</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ad7eff7d73e979a05739b21cc353f748c">getChannelFromSubReg</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> ? (getSubRegIdxOffset(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) + 31) / 32 : 0;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  }</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <span class="comment">// \returns a DWORD size of a \p SubReg</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aa1ce2155cda91c2070745f4aec2c66ac">  393</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aa1ce2155cda91c2070745f4aec2c66ac">getNumChannelsFromSubReg</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a1dd11f1c73a15ab0fc73bacd1cdb64a6">getNumCoveredRegs</a>(getSubRegIndexLaneMask(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>));</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  }</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  <span class="comment">// For a given 16 bit \p Reg \returns a 32 bit register holding it.</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <span class="comment">// \returns \p Reg otherwise.</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2188a3779b5fa9631631a60b3512c81e">get32BitRegister</a>(<a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>  <span class="comment">// Returns true if a given register class is properly aligned for</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <span class="comment">// the subtarget.</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2adf69ba524926c5454f5d259c1c4dac">isProperlyAlignedRC</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <span class="comment">// Given \p RC returns corresponding aligned register class if required</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <span class="comment">// by the subtarget.</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>  <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2a24e95ba5416c84845c50bbf4c2ee4d">getProperlyAlignedRC</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"></span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">  /// Return all SGPR128 which satisfy the waves per execution unit requirement</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">  /// of the subtarget.</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aa8124351ef6dec4eeea242717aa9398c">getAllSGPR128</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"></span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">  /// Return all SGPR64 which satisfy the waves per execution unit requirement</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">  /// of the subtarget.</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a14decdeb6229c84439416eddcebafc29">getAllSGPR64</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"></span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">  /// Return all SGPR32 which satisfy the waves per execution unit requirement</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">  /// of the subtarget.</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4c8ff148cc4e90b6ae0362db6bb48bf1">getAllSGPR32</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  <span class="comment">// Insert spill or restore instructions.</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>  <span class="comment">// When lowering spill pseudos, the RegScavenger should be set.</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>  <span class="comment">// For creating spill instructions during frame lowering, where no scavenger</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  <span class="comment">// is available, LiveUnits can be used.</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a57982dfc711f20ecf31431bc37259cd7">buildSpillLoadStore</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>                           <span class="keywordtype">unsigned</span> LoadStoreOp, <span class="keywordtype">int</span> <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ValueReg,</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>                           <span class="keywordtype">bool</span> ValueIsKill, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> ScratchOffsetReg,</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>                           int64_t InstrOffset, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO,</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>                           <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS,</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>                           <a class="code hl_class" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> *LiveUnits = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  <span class="comment">// Return alignment in register file of first register in a register tuple.</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#af3b7e264a1a447b652821dae53bb1993">  435</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af3b7e264a1a447b652821dae53bb1993">getRegClassAlignmentNumBits</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>    <span class="keywordflow">return</span> (RC-&gt;<a class="code hl_variable" href="classllvm_1_1TargetRegisterClass.html#a1cc1ce48e42ab86c1419314bef07f00b">TSFlags</a> &amp; <a class="code hl_enumvalue" href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4aa31daf7b6aafc48bf39ca586d5f89c07f">SIRCFlags::RegTupleAlignUnitsMask</a>) * 32;</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  }</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  <span class="comment">// Check if register class RC has required alignment.</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ade66e9017b034317e0a4ba23bfe66876">  440</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ade66e9017b034317e0a4ba23bfe66876">isRegClassAligned</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>                         <span class="keywordtype">unsigned</span> AlignNumBits)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AlignNumBits != 0);</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>    <span class="keywordtype">unsigned</span> RCAlign = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af3b7e264a1a447b652821dae53bb1993">getRegClassAlignmentNumBits</a>(RC);</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>    <span class="keywordflow">return</span> RCAlign == AlignNumBits ||</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>           (RCAlign &gt; AlignNumBits &amp;&amp; (RCAlign % AlignNumBits) == 0);</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  }</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  <span class="comment">// Return alignment of a SubReg relative to start of a register in RC class.</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  <span class="comment">// No check if the subreg is supported by the current RC is made.</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae24a21441afe482d6119ffa30efc33c1">getSubRegAlignmentNumBits</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>                                     <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>};</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="keyword">namespace </span>AMDGPU {<span class="comment"></span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">/// Get the size in bits of a register from the register class \p RC.</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#acc8a2c40a5d623bd8c7c28e93eda91d3">getRegBitWidth</a>(<span class="keyword">const</span> TargetRegisterClass &amp;RC);</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>} <span class="comment">// namespace AMDGPU</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>} <span class="comment">// End namespace llvm</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span> </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00072">AArch64SLSHardening.cpp:72</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aBitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div><div class="ttdoc">This file implements the BitVector class.</div></div>
<div class="ttc" id="aCompiler_8h_html_ab8e0eab61769d9974aeed9345ce11baf"><div class="ttname"><a href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div><div class="ttdeci">#define LLVM_READONLY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00227">Compiler.h:227</a></div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00354">DeadArgumentElimination.cpp:354</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_af1557b042f2005cd730068528cfad1d2"><div class="ttname"><a href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a></div><div class="ttdeci">uint64_t Size</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00081">ELFObjHandler.cpp:81</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00112">IRTranslator.cpp:112</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01874">MachineSink.cpp:1874</a></div></div>
<div class="ttc" id="aSIDefines_8h_html"><div class="ttname"><a href="SIDefines_8h.html">SIDefines.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassAMDGPUGenRegisterInfo_html"><div class="ttname"><a href="classAMDGPUGenRegisterInfo.html">AMDGPUGenRegisterInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00082">BitVector.h:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00034">GCNSubtarget.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelType_8h_source.html#l00039">LowLevelType.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a956ffd0de93798f523683b447646dd92"><div class="ttname"><a href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">constexpr TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelType_8h_source.html#l00183">LowLevelType.h:183</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00053">LiveIntervals.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegUnits_html"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html">llvm::LiveRegUnits</a></div><div class="ttdoc">A set of register units used to track register liveness.</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00030">LiveRegUnits.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00033">MCRegister.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00101">MachineBasicBlock.h:102</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00259">MachineFunction.h:259</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00128">MachineMemOperand.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></div><div class="ttdoc">Holds all the information related to register banks.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00040">RegisterBankInfo.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00032">SIRegisterInfo.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a06c8d8abacb01c870f729e8d2027364f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a06c8d8abacb01c870f729e8d2027364f">llvm::SIRegisterInfo::materializeFrameBaseRegister</a></div><div class="ttdeci">Register materializeFrameBaseRegister(MachineBasicBlock *MBB, int FrameIdx, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00817">SIRegisterInfo.cpp:817</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a08a40d4d0736a73e47089ba3ef2e1566"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a08a40d4d0736a73e47089ba3ef2e1566">llvm::SIRegisterInfo::getScratchInstrOffset</a></div><div class="ttdeci">int64_t getScratchInstrOffset(const MachineInstr *MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00781">SIRegisterInfo.cpp:781</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a0989f99e854e569e8096a89e73f2e046"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0989f99e854e569e8096a89e73f2e046">llvm::SIRegisterInfo::isFrameOffsetLegal</a></div><div class="ttdeci">bool isFrameOffsetLegal(const MachineInstr *MI, Register BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00916">SIRegisterInfo.cpp:916</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a0e2008041a23dfc43ff1e90b014a2936"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">llvm::SIRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned RCID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03132">SIRegisterInfo.cpp:3132</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a0e83ecd12d46c80703ce5d3ef34ead33"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0e83ecd12d46c80703ce5d3ef34ead33">llvm::SIRegisterInfo::getCompatibleSubRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCompatibleSubRegClass(const TargetRegisterClass *SuperRC, const TargetRegisterClass *SubRC, unsigned SubIdx) const</div><div class="ttdoc">Returns a register class which is compatible with SuperRC, such that a subregister exists with class ...</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02898">SIRegisterInfo.cpp:2898</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a14decdeb6229c84439416eddcebafc29"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a14decdeb6229c84439416eddcebafc29">llvm::SIRegisterInfo::getAllSGPR64</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getAllSGPR64(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return all SGPR64 which satisfy the waves per execution unit requirement of the subtarget.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03257">SIRegisterInfo.cpp:3257</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a18b7e735a8aa6ece99bb5e9ea399c7f4"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a18b7e735a8aa6ece99bb5e9ea399c7f4">llvm::SIRegisterInfo::findUnusedRegister</a></div><div class="ttdeci">MCRegister findUnusedRegister(const MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC, const MachineFunction &amp;MF, bool ReserveHighestVGPR=false) const</div><div class="ttdoc">Returns a lowest register that is not used at any point in the function.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02950">SIRegisterInfo.cpp:2950</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a1be43761db2568933db89648201ab15c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">llvm::SIRegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">static unsigned getSubRegFromChannel(unsigned Channel, unsigned NumRegs=1)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00540">SIRegisterInfo.cpp:540</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a1dd11f1c73a15ab0fc73bacd1cdb64a6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a1dd11f1c73a15ab0fc73bacd1cdb64a6">llvm::SIRegisterInfo::getNumCoveredRegs</a></div><div class="ttdeci">static unsigned getNumCoveredRegs(LaneBitmask LM)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00377">SIRegisterInfo.h:377</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2188a3779b5fa9631631a60b3512c81e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2188a3779b5fa9631631a60b3512c81e">llvm::SIRegisterInfo::get32BitRegister</a></div><div class="ttdeci">MCPhysReg get32BitRegister(MCPhysReg Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03200">SIRegisterInfo.cpp:3200</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a231685f805cba88c2b061802b1b95052"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">llvm::SIRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00417">SIRegisterInfo.cpp:417</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a29ab56a48816c54d3db51d4724304663"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">llvm::SIRegisterInfo::requiresFrameIndexReplacementScavenging</a></div><div class="ttdeci">bool requiresFrameIndexReplacementScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00769">SIRegisterInfo.cpp:769</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2a24e95ba5416c84845c50bbf4c2ee4d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2a24e95ba5416c84845c50bbf4c2ee4d">llvm::SIRegisterInfo::getProperlyAlignedRC</a></div><div class="ttdeci">const TargetRegisterClass * getProperlyAlignedRC(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03233">SIRegisterInfo.cpp:3233</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2aa5409f4a9ae9129ad49bd05ba293f6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2aa5409f4a9ae9129ad49bd05ba293f6">llvm::SIRegisterInfo::shouldRealignStack</a></div><div class="ttdeci">bool shouldRealignStack(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00736">SIRegisterInfo.cpp:736</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2ab71844c6563b3998af3c09ff2e3368"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2ab71844c6563b3998af3c09ff2e3368">llvm::SIRegisterInfo::restoreSGPR</a></div><div class="ttdeci">bool restoreSGPR(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, SlotIndexes *Indexes=nullptr, LiveIntervals *LIS=nullptr, bool OnlyToVGPR=false, bool SpillToPhysVGPRLane=false) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01875">SIRegisterInfo.cpp:1875</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2adf69ba524926c5454f5d259c1c4dac"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2adf69ba524926c5454f5d259c1c4dac">llvm::SIRegisterInfo::isProperlyAlignedRC</a></div><div class="ttdeci">bool isProperlyAlignedRC(const TargetRegisterClass &amp;RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03217">SIRegisterInfo.cpp:3217</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2c4185689ad93fedfa57db7bfeb8ddd3"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2c4185689ad93fedfa57db7bfeb8ddd3">llvm::SIRegisterInfo::hasVectorRegisters</a></div><div class="ttdeci">static bool hasVectorRegisters(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00245">SIRegisterInfo.h:245</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2fcc4d3294381da29adb855c5f56c0d5"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">llvm::SIRegisterInfo::getEquivalentVGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentVGPRClass(const TargetRegisterClass *SRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02872">SIRegisterInfo.cpp:2872</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a317bd7480ba741300b70f6243d33ff1f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">llvm::SIRegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00501">SIRegisterInfo.cpp:501</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a3a60ced6bc204b78bafcf33db515a087"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a3a60ced6bc204b78bafcf33db515a087">llvm::SIRegisterInfo::getVectorSuperClassForBitWidth</a></div><div class="ttdeci">LLVM_READONLY const TargetRegisterClass * getVectorSuperClassForBitWidth(unsigned BitWidth) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02817">SIRegisterInfo.cpp:2817</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a3d4103d19eae05425cf7aee3ad915250"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a3d4103d19eae05425cf7aee3ad915250">llvm::SIRegisterInfo::spillEmergencySGPR</a></div><div class="ttdeci">bool spillEmergencySGPR(MachineBasicBlock::iterator MI, MachineBasicBlock &amp;RestoreMBB, Register SGPR, RegScavenger *RS) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01955">SIRegisterInfo.cpp:1955</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a423e24bdb9993c90a2c13e2c04ff257a"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a423e24bdb9993c90a2c13e2c04ff257a">llvm::SIRegisterInfo::getAllVGPRRegMask</a></div><div class="ttdeci">const uint32_t * getAllVGPRRegMask() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00524">SIRegisterInfo.cpp:524</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a42bd3548ca638f68b47f7996f163c2b7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a42bd3548ca638f68b47f7996f163c2b7">llvm::SIRegisterInfo::getReturnAddressReg</a></div><div class="ttdeci">MCRegister getReturnAddressReg(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03079">SIRegisterInfo.cpp:3079</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a44684a6923b734e7d14143bf086cbb87"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a44684a6923b734e7d14143bf086cbb87">llvm::SIRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00390">SIRegisterInfo.cpp:390</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a449d102f1b4d3b881282d6609caf6023"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a449d102f1b4d3b881282d6609caf6023">llvm::SIRegisterInfo::hasBasePointer</a></div><div class="ttdeci">bool hasBasePointer(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00515">SIRegisterInfo.cpp:515</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a4861767cf942190a83cf6083003bba05"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4861767cf942190a83cf6083003bba05">llvm::SIRegisterInfo::getCrossCopyRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCrossCopyRegClass(const TargetRegisterClass *RC) const override</div><div class="ttdoc">Returns a legal register class to copy a register in the specified class to or from.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00941">SIRegisterInfo.cpp:941</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a4b7ead7725a07da4240f0edea1e4a2d6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">llvm::SIRegisterInfo::getRegSplitParts</a></div><div class="ttdeci">ArrayRef&lt; int16_t &gt; getRegSplitParts(const TargetRegisterClass *RC, unsigned EltSize) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02975">SIRegisterInfo.cpp:2975</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a4c8ff148cc4e90b6ae0362db6bb48bf1"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4c8ff148cc4e90b6ae0362db6bb48bf1">llvm::SIRegisterInfo::getAllSGPR32</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getAllSGPR32(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return all SGPR32 which satisfy the waves per execution unit requirement of the subtarget.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03262">SIRegisterInfo.cpp:3262</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a51be90716cd9b3020e0ca8a4bce547c0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a51be90716cd9b3020e0ca8a4bce547c0">llvm::SIRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00447">SIRegisterInfo.cpp:447</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a51db99e6baa393260b874d1d04e7ecdc"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a51db99e6baa393260b874d1d04e7ecdc">llvm::SIRegisterInfo::reservedPrivateSegmentBufferReg</a></div><div class="ttdeci">MCRegister reservedPrivateSegmentBufferReg(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return the end register initially reserved for the scratch buffer in case spilling is needed.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00558">SIRegisterInfo.cpp:558</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a5236ffd9cb568bb917937e7273cc650a"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5236ffd9cb568bb917937e7273cc650a">llvm::SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex</a></div><div class="ttdeci">bool eliminateSGPRToVGPRSpillFrameIndex(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, SlotIndexes *Indexes=nullptr, LiveIntervals *LIS=nullptr, bool SpillToPhysVGPRLane=false) const</div><div class="ttdoc">Special case of eliminateFrameIndex.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02027">SIRegisterInfo.cpp:2027</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a549e07395027c7b32774e27e9f28bc91"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">llvm::SIRegisterInfo::isVGPR</a></div><div class="ttdeci">bool isVGPR(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03003">SIRegisterInfo.cpp:3003</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a57982dfc711f20ecf31431bc37259cd7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a57982dfc711f20ecf31431bc37259cd7">llvm::SIRegisterInfo::buildSpillLoadStore</a></div><div class="ttdeci">void buildSpillLoadStore(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, unsigned LoadStoreOp, int Index, Register ValueReg, bool ValueIsKill, MCRegister ScratchOffsetReg, int64_t InstrOffset, MachineMemOperand *MMO, RegScavenger *RS, LiveRegUnits *LiveUnits=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01320">SIRegisterInfo.cpp:1320</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a5c4a909a1725cc86437f4f350ab35cdb"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5c4a909a1725cc86437f4f350ab35cdb">llvm::SIRegisterInfo::isAsmClobberable</a></div><div class="ttdeci">bool isAsmClobberable(const MachineFunction &amp;MF, MCRegister PhysReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00731">SIRegisterInfo.cpp:731</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a5c70283c6a0d2ce11aecfa43139e987e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5c70283c6a0d2ce11aecfa43139e987e">llvm::SIRegisterInfo::getAGPRClassForBitWidth</a></div><div class="ttdeci">LLVM_READONLY const TargetRegisterClass * getAGPRClassForBitWidth(unsigned BitWidth) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02743">SIRegisterInfo.cpp:2743</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a5d029d76398d3153d0f6d8ab3be94c88"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5d029d76398d3153d0f6d8ab3be94c88">llvm::SIRegisterInfo::isChainScratchRegister</a></div><div class="ttdeci">static bool isChainScratchRegister(Register VGPR)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00442">SIRegisterInfo.cpp:442</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a5eafea62423808eaf1bec18900ec929e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">llvm::SIRegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">bool requiresRegisterScavenging(const MachineFunction &amp;Fn) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00749">SIRegisterInfo.cpp:749</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a5f55007393b9c2edcdb84c55e5df5514"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514">llvm::SIRegisterInfo::opCanUseInlineConstant</a></div><div class="ttdeci">bool opCanUseInlineConstant(unsigned OpType) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02907">SIRegisterInfo.cpp:2907</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a615681753cb320f792b5656571637921"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a615681753cb320f792b5656571637921">llvm::SIRegisterInfo::getRegClassForSizeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForSizeOnBank(unsigned Size, const RegisterBank &amp;Bank) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03085">SIRegisterInfo.cpp:3085</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a627e6584be398e0555f4b38d8f26f546"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">llvm::SIRegisterInfo::getConstrainedRegClassForOperand</a></div><div class="ttdeci">const TargetRegisterClass * getConstrainedRegClassForOperand(const MachineOperand &amp;MO, const MachineRegisterInfo &amp;MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03105">SIRegisterInfo.cpp:3105</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a66ec1a620b5a1409ba4bac8c1d6e4b5b"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a66ec1a620b5a1409ba4bac8c1d6e4b5b">llvm::SIRegisterInfo::isUniformReg</a></div><div class="ttdeci">bool isUniformReg(const MachineRegisterInfo &amp;MRI, const RegisterBankInfo &amp;RBI, Register Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02965">SIRegisterInfo.cpp:2965</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a6927f52a74df8a472aae164cffd527b1"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6927f52a74df8a472aae164cffd527b1">llvm::SIRegisterInfo::getNoPreservedMask</a></div><div class="ttdeci">const uint32_t * getNoPreservedMask() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00438">SIRegisterInfo.cpp:438</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a6d23e7ce3b1f81486f99bad83a5d71a2"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6d23e7ce3b1f81486f99bad83a5d71a2">llvm::SIRegisterInfo::getRegAsmName</a></div><div class="ttdeci">StringRef getRegAsmName(MCRegister Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02594">SIRegisterInfo.cpp:2594</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a6d328ac32b1d8a39f355b3195db147ff"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6d328ac32b1d8a39f355b3195db147ff">llvm::SIRegisterInfo::getAllAllocatableSRegMask</a></div><div class="ttdeci">const uint32_t * getAllAllocatableSRegMask() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00536">SIRegisterInfo.cpp:536</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a6d63c5cc5bfab2094fae30cf9472d436"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6d63c5cc5bfab2094fae30cf9472d436">llvm::SIRegisterInfo::isVectorRegister</a></div><div class="ttdeci">bool isVectorRegister(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00297">SIRegisterInfo.h:297</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a6fe36d27e3fe50e1c4594b3438eeb8b8"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6fe36d27e3fe50e1c4594b3438eeb8b8">llvm::SIRegisterInfo::getAlignedHighSGPRForRC</a></div><div class="ttdeci">MCRegister getAlignedHighSGPRForRC(const MachineFunction &amp;MF, const unsigned Align, const TargetRegisterClass *RC) const</div><div class="ttdoc">Return the largest available SGPR aligned to Align for the register class RC.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00550">SIRegisterInfo.cpp:550</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a77b95c7a5620b2e92ef8ca3aa8be15bd"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">llvm::SIRegisterInfo::getRegClassForReg</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForReg(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02991">SIRegisterInfo.cpp:2991</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a79100c984bb96e884a15246958f61c2d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">llvm::SIRegisterInfo::getCalleeSavedRegsViaCopy</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegsViaCopy(const MachineFunction *MF) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00413">SIRegisterInfo.cpp:413</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a7a02e51c998cca0b6edec7728bde9479"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a7a02e51c998cca0b6edec7728bde9479">llvm::SIRegisterInfo::getAllVectorRegMask</a></div><div class="ttdeci">const uint32_t * getAllVectorRegMask() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00532">SIRegisterInfo.cpp:532</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a7c0bb4b4e2204e019541b6cd98bd9792"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">llvm::SIRegisterInfo::getEquivalentAGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentAGPRClass(const TargetRegisterClass *SRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02880">SIRegisterInfo.cpp:2880</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a7d8aef424553a9b93de21ced693f0b09"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a7d8aef424553a9b93de21ced693f0b09">llvm::SIRegisterInfo::getSGPRClassForBitWidth</a></div><div class="ttdeci">static LLVM_READONLY const TargetRegisterClass * getSGPRClassForBitWidth(unsigned BitWidth)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02826">SIRegisterInfo.cpp:2826</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a809fe721e6e5d39e8029eac15928a983"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a809fe721e6e5d39e8029eac15928a983">llvm::SIRegisterInfo::getRegClassForTypeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForTypeOnBank(LLT Ty, const RegisterBank &amp;Bank) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00337">SIRegisterInfo.h:337</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a83297079e933130ab3b78a428b7070e3"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a83297079e933130ab3b78a428b7070e3">llvm::SIRegisterInfo::opCanUseLiteralConstant</a></div><div class="ttdeci">bool opCanUseLiteralConstant(unsigned OpType) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02940">SIRegisterInfo.cpp:2940</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a832c99f27458588b340a9c294f6fd200"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a832c99f27458588b340a9c294f6fd200">llvm::SIRegisterInfo::getBaseRegister</a></div><div class="ttdeci">Register getBaseRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00522">SIRegisterInfo.cpp:522</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a858849019ce7366904469c53972c54dc"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a858849019ce7366904469c53972c54dc">llvm::SIRegisterInfo::getVGPRClassForBitWidth</a></div><div class="ttdeci">LLVM_READONLY const TargetRegisterClass * getVGPRClassForBitWidth(unsigned BitWidth) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02667">SIRegisterInfo.cpp:2667</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a86d3fc8e591bfc7b5854f86d00241221"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">llvm::SIRegisterInfo::requiresFrameIndexScavenging</a></div><div class="ttdeci">bool requiresFrameIndexScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00760">SIRegisterInfo.cpp:760</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a891021470cc8979b7dfcc936fad1cd44"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44">llvm::SIRegisterInfo::shouldRewriteCopySrc</a></div><div class="ttdeci">bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02916">SIRegisterInfo.cpp:2916</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a8cb8776ee5f539fe6391a6d521af25f1"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">llvm::SIRegisterInfo::hasVGPRs</a></div><div class="ttdeci">static bool hasVGPRs(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00230">SIRegisterInfo.h:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a929252209ec1fab87cd43439ed3365c7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">llvm::SIRegisterInfo::isVGPRClass</a></div><div class="ttdeci">static bool isVGPRClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00210">SIRegisterInfo.h:210</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a954d76fe761bb4014b2da81cac2360cf"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a954d76fe761bb4014b2da81cac2360cf">llvm::SIRegisterInfo::getHWRegIndex</a></div><div class="ttdeci">unsigned getHWRegIndex(MCRegister Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00180">SIRegisterInfo.h:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a96cdbab4e65a936880975a58e0dde922"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a96cdbab4e65a936880975a58e0dde922">llvm::SIRegisterInfo::findReachingDef</a></div><div class="ttdeci">MachineInstr * findReachingDef(Register Reg, unsigned SubReg, MachineInstr &amp;Use, MachineRegisterInfo &amp;MRI, LiveIntervals *LIS) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03147">SIRegisterInfo.cpp:3147</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a980c731f7723b02b66010f4fce010c0f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">llvm::SIRegisterInfo::isSGPRReg</a></div><div class="ttdeci">bool isSGPRReg(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02861">SIRegisterInfo.cpp:2861</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a981883145186bf6da58e5bd7f6476f30"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">llvm::SIRegisterInfo::getEquivalentSGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentSGPRClass(const TargetRegisterClass *VRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02888">SIRegisterInfo.cpp:2888</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aa1ce2155cda91c2070745f4aec2c66ac"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aa1ce2155cda91c2070745f4aec2c66ac">llvm::SIRegisterInfo::getNumChannelsFromSubReg</a></div><div class="ttdeci">unsigned getNumChannelsFromSubReg(unsigned SubReg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00393">SIRegisterInfo.h:393</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aa7dbd22ec4e0cc058f8290a8b98cacc6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">llvm::SIRegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03039">SIRegisterInfo.cpp:3039</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aa8124351ef6dec4eeea242717aa9398c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aa8124351ef6dec4eeea242717aa9398c">llvm::SIRegisterInfo::getAllSGPR128</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getAllSGPR128(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return all SGPR128 which satisfy the waves per execution unit requirement of the subtarget.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03252">SIRegisterInfo.cpp:3252</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aad176a9433aea8ba75bcf6413209240d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">llvm::SIRegisterInfo::getRegPressureSetLimit</a></div><div class="ttdeci">unsigned getRegPressureSetLimit(const MachineFunction &amp;MF, unsigned Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03056">SIRegisterInfo.cpp:3056</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aad6ed1642c7c6a0432f86928a5c102ba"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aad6ed1642c7c6a0432f86928a5c102ba">llvm::SIRegisterInfo::getCSRFirstUseCost</a></div><div class="ttdeci">unsigned getCSRFirstUseCost() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00102">SIRegisterInfo.h:102</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aae11cbd7196aeff4a4b2a12be9835f28"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">llvm::SIRegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00563">SIRegisterInfo.cpp:563</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aae2e3ed0f579b512e6a38d0f116553ea"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">llvm::SIRegisterInfo::needsFrameBaseReg</a></div><div class="ttdeci">bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00803">SIRegisterInfo.cpp:803</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aae4eaf548fa62f15dc35f4018fef3707"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aae4eaf548fa62f15dc35f4018fef3707">llvm::SIRegisterInfo::getRegClassForOperandReg</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForOperandReg(const MachineRegisterInfo &amp;MRI, const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02997">SIRegisterInfo.cpp:2997</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ab664dae585bc43224746468fa919da87"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ab664dae585bc43224746468fa919da87">llvm::SIRegisterInfo::isSGPRClassID</a></div><div class="ttdeci">bool isSGPRClassID(unsigned RCID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00203">SIRegisterInfo.h:203</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_abb2b27ba8592dbf1220ca840abdda38e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abb2b27ba8592dbf1220ca840abdda38e">llvm::SIRegisterInfo::getAllAGPRRegMask</a></div><div class="ttdeci">const uint32_t * getAllAGPRRegMask() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00528">SIRegisterInfo.cpp:528</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_abce857be755106a0d747fa67ac782857"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857">llvm::SIRegisterInfo::shouldCoalesce</a></div><div class="ttdeci">bool shouldCoalesce(MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC, LiveIntervals &amp;LIS) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03018">SIRegisterInfo.cpp:3018</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac1c2077ba7c905d8271fd4d7b9af0fe7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac1c2077ba7c905d8271fd4d7b9af0fe7">llvm::SIRegisterInfo::isDivergentRegClass</a></div><div class="ttdeci">bool isDivergentRegClass(const TargetRegisterClass *RC) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00305">SIRegisterInfo.h:305</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac3849d39b02d4071b4fca54e2c7f49c7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">llvm::SIRegisterInfo::getBoolRC</a></div><div class="ttdeci">const TargetRegisterClass * getBoolRC() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00345">SIRegisterInfo.h:345</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac9ec67a466802ee8e0c1f1b7aa7bbf39"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">llvm::SIRegisterInfo::getPointerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00932">SIRegisterInfo.cpp:932</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_acc61376f4183268183912910024e1f2c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">llvm::SIRegisterInfo::isAGPR</a></div><div class="ttdeci">bool isAGPR(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03010">SIRegisterInfo.cpp:3010</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_acd7a7dc7a2d3ba79fe5ee12378638317"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#acd7a7dc7a2d3ba79fe5ee12378638317">llvm::SIRegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">bool eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02066">SIRegisterInfo.cpp:2066</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ad38d8f2d6815113e60a7a04012e465a5"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ad38d8f2d6815113e60a7a04012e465a5">llvm::SIRegisterInfo::isVSSuperClass</a></div><div class="ttdeci">bool isVSSuperClass(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00225">SIRegisterInfo.h:225</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ad48896d5bbe85488559a5007c3a4b7df"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ad48896d5bbe85488559a5007c3a4b7df">llvm::SIRegisterInfo::spillSGPR</a></div><div class="ttdeci">bool spillSGPR(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, SlotIndexes *Indexes=nullptr, LiveIntervals *LIS=nullptr, bool OnlyToVGPR=false, bool SpillToPhysVGPRLane=false) const</div><div class="ttdoc">If OnlyToVGPR is true, this will only succeed if this manages to find a free VGPR lane to spill.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01752">SIRegisterInfo.cpp:1752</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ad7eff7d73e979a05739b21cc353f748c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ad7eff7d73e979a05739b21cc353f748c">llvm::SIRegisterInfo::getChannelFromSubReg</a></div><div class="ttdeci">unsigned getChannelFromSubReg(unsigned SubReg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00388">SIRegisterInfo.h:388</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ad9528c639f619ab6f7cee1a52e3a7472"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ad9528c639f619ab6f7cee1a52e3a7472">llvm::SIRegisterInfo::getExec</a></div><div class="ttdeci">MCRegister getExec() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03121">SIRegisterInfo.cpp:3121</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_adbdf0119b398fd6464742936fe420056"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#adbdf0119b398fd6464742936fe420056">llvm::SIRegisterInfo::getVCC</a></div><div class="ttdeci">MCRegister getVCC() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03117">SIRegisterInfo.cpp:3117</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_adc210f7d04be558143f8a891c892e550"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">llvm::SIRegisterInfo::getFrameIndexInstrOffset</a></div><div class="ttdeci">int64_t getFrameIndexInstrOffset(const MachineInstr *MI, int Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00789">SIRegisterInfo.cpp:789</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_add069634d629007ba8a03a426c6bfea7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#add069634d629007ba8a03a426c6bfea7">llvm::SIRegisterInfo::isVectorSuperClass</a></div><div class="ttdeci">bool isVectorSuperClass(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00220">SIRegisterInfo.h:220</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ade66e9017b034317e0a4ba23bfe66876"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ade66e9017b034317e0a4ba23bfe66876">llvm::SIRegisterInfo::isRegClassAligned</a></div><div class="ttdeci">bool isRegClassAligned(const TargetRegisterClass *RC, unsigned AlignNumBits) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00440">SIRegisterInfo.h:440</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae1364aa9eb8390d678c037be69450deb"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae1364aa9eb8390d678c037be69450deb">llvm::SIRegisterInfo::hasAGPRs</a></div><div class="ttdeci">static bool hasAGPRs(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00235">SIRegisterInfo.h:235</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae13a2d4e77a20d7844faee6e8cbcec42"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">llvm::SIRegisterInfo::getWaveMaskRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getWaveMaskRegClass() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00350">SIRegisterInfo.h:350</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae24a21441afe482d6119ffa30efc33c1"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae24a21441afe482d6119ffa30efc33c1">llvm::SIRegisterInfo::getSubRegAlignmentNumBits</a></div><div class="ttdeci">unsigned getSubRegAlignmentNumBits(const TargetRegisterClass *RC, unsigned SubReg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03267">SIRegisterInfo.cpp:3267</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae2b17b04c6d4d3b578c7ba3497652df4"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae2b17b04c6d4d3b578c7ba3497652df4">llvm::SIRegisterInfo::hasSGPRs</a></div><div class="ttdeci">static bool hasSGPRs(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00240">SIRegisterInfo.h:240</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae803619fba0f2282f638ddd36ba004de"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae803619fba0f2282f638ddd36ba004de">llvm::SIRegisterInfo::resolveFrameIndex</a></div><div class="ttdeci">void resolveFrameIndex(MachineInstr &amp;MI, Register BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00868">SIRegisterInfo.cpp:868</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae8ba4cd4553b5e0d7245b42c6d459418"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">llvm::SIRegisterInfo::requiresVirtualBaseRegisters</a></div><div class="ttdeci">bool requiresVirtualBaseRegisters(const MachineFunction &amp;Fn) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00775">SIRegisterInfo.cpp:775</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aed80e0d9bfe4e57de24283efa7572eb4"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aed80e0d9bfe4e57de24283efa7572eb4">llvm::SIRegisterInfo::spillSGPRToVGPR</a></div><div class="ttdeci">bool spillSGPRToVGPR() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00071">SIRegisterInfo.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aed9393956ff6935e29af9881de204f1f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aed9393956ff6935e29af9881de204f1f">llvm::SIRegisterInfo::getVGPR64Class</a></div><div class="ttdeci">const TargetRegisterClass * getVGPR64Class() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03125">SIRegisterInfo.cpp:3125</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aee68072e1038a895a2998d78395db856"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">llvm::SIRegisterInfo::buildVGPRSpillLoadStore</a></div><div class="ttdeci">void buildVGPRSpillLoadStore(SGPRSpillBuilder &amp;SB, int Index, int Offset, bool IsLoad, bool IsKill=true) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01719">SIRegisterInfo.cpp:1719</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_af3b7e264a1a447b652821dae53bb1993"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#af3b7e264a1a447b652821dae53bb1993">llvm::SIRegisterInfo::getRegClassAlignmentNumBits</a></div><div class="ttdeci">unsigned getRegClassAlignmentNumBits(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00435">SIRegisterInfo.h:435</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_af58d646af8dd60e4e514303dfa81de9c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">static bool isSGPRClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00198">SIRegisterInfo.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_afb15c9a705b04d0a7709e0c0f8af33fa"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">llvm::SIRegisterInfo::isAGPRClass</a></div><div class="ttdeci">static bool isAGPRClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00215">SIRegisterInfo.h:215</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_afc03c7ece1270aa0066e484af24eb28f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">llvm::SIRegisterInfo::getRegUnitPressureSets</a></div><div class="ttdeci">const int * getRegUnitPressureSets(unsigned RegUnit) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03070">SIRegisterInfo.cpp:3070</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndexes_html"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html">llvm::SlotIndexes</a></div><div class="ttdoc">SlotIndexes pass.</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00300">SlotIndexes.h:300</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a1cc1ce48e42ab86c1419314bef07f00b"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a1cc1ce48e42ab86c1419314bef07f00b">llvm::TargetRegisterClass::TSFlags</a></div><div class="ttdeci">const uint8_t TSFlags</div><div class="ttdoc">Configurable target specific flags.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00064">TargetRegisterInfo.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users.</div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00043">Use.h:43</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_acc8a2c40a5d623bd8c7c28e93eda91d3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#acc8a2c40a5d623bd8c7c28e93eda91d3">llvm::AMDGPU::getRegBitWidth</a></div><div class="ttdeci">unsigned getRegBitWidth(const TargetRegisterClass &amp;RC)</div><div class="ttdoc">Get the size in bits of a register from the register class RC.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02598">SIRegisterInfo.cpp:2598</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00558">Dwarf.h:558</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00456">DWP.cpp:456</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0eea77e7bfa82e0219d2ec7b4efbc94f"><div class="ttname"><a href="namespacellvm.html#a0eea77e7bfa82e0219d2ec7b4efbc94f">llvm::popcount</a></div><div class="ttdeci">int popcount(T Value) noexcept</div><div class="ttdoc">Count the number of set bits in a value.</div><div class="ttdef"><b>Definition:</b> <a href="bit_8h_source.html#l00385">bit.h:385</a></div></div>
<div class="ttc" id="anamespacellvm_html_a80a02dd25ab114aa8eef8cf954b22c4aa04f97be66117d82353b26db62b1edb9f"><div class="ttname"><a href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4aa04f97be66117d82353b26db62b1edb9f">llvm::HasSGPR</a></div><div class="ttdeci">@ HasSGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00026">SIDefines.h:26</a></div></div>
<div class="ttc" id="anamespacellvm_html_a80a02dd25ab114aa8eef8cf954b22c4aa31daf7b6aafc48bf39ca586d5f89c07f"><div class="ttname"><a href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4aa31daf7b6aafc48bf39ca586d5f89c07f">llvm::RegTupleAlignUnitsMask</a></div><div class="ttdeci">@ RegTupleAlignUnitsMask</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00028">SIDefines.h:28</a></div></div>
<div class="ttc" id="anamespacellvm_html_a80a02dd25ab114aa8eef8cf954b22c4aa7cc027812f1a15199cc2980ee11fcb64"><div class="ttname"><a href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4aa7cc027812f1a15199cc2980ee11fcb64">llvm::HasVGPR</a></div><div class="ttdeci">@ HasVGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00024">SIDefines.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_html_a80a02dd25ab114aa8eef8cf954b22c4aab50fe4810eed28d1cabb48bd46f77f77"><div class="ttname"><a href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4aab50fe4810eed28d1cabb48bd46f77f77">llvm::HasAGPR</a></div><div class="ttdeci">@ HasAGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00025">SIDefines.h:25</a></div></div>
<div class="ttc" id="anamespacellvm_html_abee0df5f7f703bb4462aba260ba0a60f"><div class="ttname"><a href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">llvm::BitWidth</a></div><div class="ttdeci">constexpr unsigned BitWidth</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00191">BitmaskEnum.h:191</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00040">LaneBitmask.h:40</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html_ad5db2a0ee1a5c07c0638e80c63ab56e0"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#ad5db2a0ee1a5c07c0638e80c63ab56e0">llvm::LaneBitmask::getAsInteger</a></div><div class="ttdeci">constexpr Type getAsInteger() const</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00074">LaneBitmask.h:74</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html">llvm::SGPRSpillBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00072">SIRegisterInfo.cpp:72</a></div></div>
<div class="ttc" id="astructllvm_1_1SIRegisterInfo_1_1SpilledReg_html"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html">llvm::SIRegisterInfo::SpilledReg</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00056">SIRegisterInfo.h:56</a></div></div>
<div class="ttc" id="astructllvm_1_1SIRegisterInfo_1_1SpilledReg_html_a392e9e21557d1a8adf34fc6935491a3f"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a392e9e21557d1a8adf34fc6935491a3f">llvm::SIRegisterInfo::SpilledReg::VGPR</a></div><div class="ttdeci">Register VGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00057">SIRegisterInfo.h:57</a></div></div>
<div class="ttc" id="astructllvm_1_1SIRegisterInfo_1_1SpilledReg_html_a5e356fdf335d24564b020efa01168319"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a5e356fdf335d24564b020efa01168319">llvm::SIRegisterInfo::SpilledReg::hasLane</a></div><div class="ttdeci">bool hasLane()</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00063">SIRegisterInfo.h:63</a></div></div>
<div class="ttc" id="astructllvm_1_1SIRegisterInfo_1_1SpilledReg_html_a65cf1fba692ad301ceea8c481c864cba"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a65cf1fba692ad301ceea8c481c864cba">llvm::SIRegisterInfo::SpilledReg::Lane</a></div><div class="ttdeci">int Lane</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00058">SIRegisterInfo.h:58</a></div></div>
<div class="ttc" id="astructllvm_1_1SIRegisterInfo_1_1SpilledReg_html_a845b7bac98e14a6f63fc15c1e37ebfe1"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a845b7bac98e14a6f63fc15c1e37ebfe1">llvm::SIRegisterInfo::SpilledReg::SpilledReg</a></div><div class="ttdeci">SpilledReg()=default</div></div>
<div class="ttc" id="astructllvm_1_1SIRegisterInfo_1_1SpilledReg_html_a85003f726014acc6ff625fee382f71a1"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a85003f726014acc6ff625fee382f71a1">llvm::SIRegisterInfo::SpilledReg::hasReg</a></div><div class="ttdeci">bool hasReg()</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00064">SIRegisterInfo.h:64</a></div></div>
<div class="ttc" id="astructllvm_1_1SIRegisterInfo_1_1SpilledReg_html_abcfa2113bfa58b81a2828328ab7af6e2"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#abcfa2113bfa58b81a2828328ab7af6e2">llvm::SIRegisterInfo::SpilledReg::SpilledReg</a></div><div class="ttdeci">SpilledReg(Register R, int L)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00061">SIRegisterInfo.h:61</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 16:46:44 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
