// Seed: 4255422151
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output wand id_0,
    output logic id_1,
    output uwire id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri id_8,
    input tri1 id_9,
    output wand id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri1 id_13
    , id_20,
    input wor id_14,
    input wor id_15,
    input wire id_16,
    input tri id_17,
    output uwire id_18
);
  wire id_21;
  wire id_23;
  module_0(
      id_20, id_20, id_20, id_23
  );
  wire id_24;
  wire id_25;
  always @(posedge id_14 or posedge id_6) begin
    id_1 <= 1;
  end
endmodule
