# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: 
RegisterNumber:  
*/
## RTL realization

## Output:
![digital 4](https://github.com/Sharonsteffani2005/Experiment--02-Implementation-of-combinational-logic-/assets/144979934/45ff8edf-9e04-4cc9-8726-e86f2888c2a1)
## RTL
![digital 1](https://github.com/Sharonsteffani2005/Experiment--02-Implementation-of-combinational-logic-/assets/144979934/bebd5374-0928-4faf-8f66-4f75aaab5fbd)
## Timing Diagram
![digital 3](https://github.com/Sharonsteffani2005/Experiment--02-Implementation-of-combinational-logic-/assets/144979934/a4bc5b3a-9416-4684-9a30-15ae3aa95ef8)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
