Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date             : Mon Sep  9 21:49:10 2019
| Host             : ZPCX running 64-bit major release  (build 9200)
| Command          : report_power -file project2_top_power_routed.rpt -pb project2_top_power_summary_routed.pb -rpx project2_top_power_routed.rpx
| Design           : project2_top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.107        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.001        |
| Device Static (W)        | 0.106        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        4 |       --- |             --- |
| Slice Logic              |    <0.001 |     1057 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      340 |     53200 |            0.64 |
|   Register               |    <0.001 |      525 |    106400 |            0.49 |
|   LUT as Shift Register  |    <0.001 |       16 |     17400 |            0.09 |
|   Others                 |     0.000 |       97 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |        8 |     17400 |            0.05 |
| Signals                  |    <0.001 |      718 |       --- |             --- |
| I/O                      |    <0.001 |        9 |       200 |            4.50 |
| Static Power             |     0.106 |          |           |                 |
| Total                    |     0.107 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.008 |       0.001 |      0.007 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------+---------------------------------------------------------+-----------------+
| Clock                                                           | Domain                                                  | Constraint (ns) |
+-----------------------------------------------------------------+---------------------------------------------------------+-----------------+
| proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/drck_i          |            33.3 |
| proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE |            33.3 |
+-----------------------------------------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                           | Power (W) |
+------------------------------------------------------------------------------------------------+-----------+
| project2_top                                                                                   |    <0.001 |
|   ll_dac_gen                                                                                   |     0.000 |
|   proc_system_gen                                                                              |    <0.001 |
|     axi_quad_spi_0                                                                             |    <0.001 |
|       U0                                                                                       |    <0.001 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                          |    <0.001 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                 |    <0.001 |
|               I_DECODER                                                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |     0.000 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |     0.000 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |     0.000 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |     0.000 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |     0.000 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                             |    <0.001 |
|             CONTROL_REG_I                                                                      |     0.000 |
|             FIFO_EXISTS.CLK_CROSS_I                                                            |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                                             |    <0.001 |
|               lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                 |    <0.001 |
|                 inst_fifo_gen                                                                  |    <0.001 |
|                   gconvfifo.rf                                                                 |    <0.001 |
|                     grf.rf                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                               |     0.000 |
|                         rd_pntr_cdc_inst                                                       |     0.000 |
|                         wr_pntr_cdc_inst                                                       |     0.000 |
|                       gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                         gr1.gr1_int.rfwft                                                      |    <0.001 |
|                         gras.rsts                                                              |     0.000 |
|                         rpntr                                                                  |     0.000 |
|                       gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                         gwas.wsts                                                              |    <0.001 |
|                         wpntr                                                                  |     0.000 |
|                       rstblk                                                                   |     0.000 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |     0.000 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |     0.000 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |     0.000 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |     0.000 |
|             FIFO_EXISTS.TX_FIFO_II                                                             |    <0.001 |
|               lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                 |    <0.001 |
|                 inst_fifo_gen                                                                  |    <0.001 |
|                   gconvfifo.rf                                                                 |    <0.001 |
|                     grf.rf                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                               |     0.000 |
|                         rd_pntr_cdc_inst                                                       |     0.000 |
|                         wr_pntr_cdc_inst                                                       |     0.000 |
|                       gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                         gr1.gr1_int.rfwft                                                      |    <0.001 |
|                         gras.rsts                                                              |     0.000 |
|                         rpntr                                                                  |     0.000 |
|                       gntv_or_sync_fifo.gl0.wr                                                 |     0.000 |
|                         gwas.wsts                                                              |     0.000 |
|                         wpntr                                                                  |     0.000 |
|                       gntv_or_sync_fifo.mem                                                    |     0.000 |
|                         gdm.dm_gen.dm                                                          |     0.000 |
|                           RAM_reg_0_15_0_5                                                     |     0.000 |
|                           RAM_reg_0_15_6_7                                                     |     0.000 |
|                       rstblk                                                                   |     0.000 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |     0.000 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |     0.000 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |     0.000 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |     0.000 |
|             INTERRUPT_CONTROL_I                                                                |     0.000 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                    |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                        |     0.000 |
|             SOFT_RESET_I                                                                       |     0.000 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                       |     0.000 |
|     axi_uartlite                                                                               |     0.000 |
|       U0                                                                                       |     0.000 |
|         UARTLITE_CORE_I                                                                        |     0.000 |
|           UARTLITE_TX_I                                                                        |     0.000 |
|     axis_data_fifo                                                                             |    <0.001 |
|       inst                                                                                     |    <0.001 |
|         gen_fifo_generator.fifo_generator_inst                                                 |    <0.001 |
|           inst_fifo_gen                                                                        |    <0.001 |
|             gaxis_fifo.gaxisf.axisf                                                            |    <0.001 |
|               grf.rf                                                                           |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                   gr1.gr1_int.rfwft                                                            |    <0.001 |
|                   grss.rsts                                                                    |     0.000 |
|                     c1                                                                         |     0.000 |
|                 gntv_or_sync_fifo.gl0.wr                                                       |     0.000 |
|                   gwss.wsts                                                                    |     0.000 |
|                     c0                                                                         |     0.000 |
|                 gntv_or_sync_fifo.mem                                                          |     0.000 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                     |     0.000 |
|                     inst_blk_mem_gen                                                           |     0.000 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                     |     0.000 |
|                         valid.cstr                                                             |     0.000 |
|                           ramloop[0].ram.r                                                     |     0.000 |
|                 rstblk                                                                         |     0.000 |
|     mdm_1                                                                                      |    <0.001 |
|       U0                                                                                       |    <0.001 |
|         MDM_Core_I1                                                                            |    <0.001 |
|           JTAG_CONTROL_I                                                                       |    <0.001 |
|             Use_BSCAN.FDC_I                                                                    |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                                |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                         |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                         |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                          |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                          |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                            |    <0.001 |
|         Use_E2.BSCAN_I                                                                         |    <0.001 |
|     microblaze_0                                                                               |    <0.001 |
|       U0                                                                                       |    <0.001 |
|         MicroBlaze_Core_I                                                                      |    <0.001 |
|           Performance.Core                                                                     |    <0.001 |
|             Data_Flow_I                                                                        |     0.000 |
|               Byte_Doublet_Handle_gti_I                                                        |     0.000 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                             |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_1                                                         |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_2                                                         |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                         |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                         |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_7                                                         |     0.000 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                            |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                            |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                            |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                            |    <0.001 |
|               Serial_Dbg_Intf.sync_pause                                                       |     0.000 |
|           Using_Streaming.Streaming_AXI_I                                                      |     0.000 |
|     microblaze_0_axi_periph                                                                    |     0.000 |
|       xbar                                                                                     |     0.000 |
|         inst                                                                                   |     0.000 |
|           gen_sasd.crossbar_sasd_0                                                             |     0.000 |
|             addr_arbiter_inst                                                                  |     0.000 |
+------------------------------------------------------------------------------------------------+-----------+


