$date
	Wed Jan 25 20:22:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_alu $end
$var wire 32 ! data_out [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 3 # alu_func [2:0] $end
$var reg 32 $ b [31:0] $end
$scope module m1 $end
$var wire 32 % a [31:0] $end
$var wire 3 & alu_func [2:0] $end
$var wire 32 ' b [31:0] $end
$var reg 32 ( data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#10
b110001 !
b110001 (
b1 #
b1 &
b11000 $
b11000 '
b11001 "
b11001 %
#20
b1 !
b1 (
b10 #
b10 &
#30
b11000 !
b11000 (
b11 #
b11 &
#40
b11001 !
b11001 (
b100 #
b100 &
#50
b0 !
b0 (
b101 #
b101 &
#60
b1 !
b1 (
b11111111111111111111111111100111 "
b11111111111111111111111111100111 %
#100
