INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_tx_demo/gtwizard_tx_demo.srcs/top/comm_tx_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comm_tx_top
INFO: [VRFC 10-2458] undeclared symbol line_tx_clk_p, assumed default net type wire [C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_tx_demo/gtwizard_tx_demo.srcs/top/comm_tx_top.sv:35]
INFO: [VRFC 10-2458] undeclared symbol line_tx_clk_n, assumed default net type wire [C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_tx_demo/gtwizard_tx_demo.srcs/top/comm_tx_top.sv:36]
INFO: [VRFC 10-2458] undeclared symbol drpclk_in_p, assumed default net type wire [C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_tx_demo/gtwizard_tx_demo.srcs/top/comm_tx_top.sv:38]
INFO: [VRFC 10-2458] undeclared symbol drpclk_in_n, assumed default net type wire [C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_tx_demo/gtwizard_tx_demo.srcs/top/comm_tx_top.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_tx_demo/gtwizard_tx_demo.srcs/gtwizard_tx/gtwizard_tx_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_tx_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'gt0_txdata_i' is not allowed [C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_tx_demo/gtwizard_tx_demo.srcs/gtwizard_tx/gtwizard_tx_top.sv:126]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'gt1_txdata_i' is not allowed [C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_tx_demo/gtwizard_tx_demo.srcs/gtwizard_tx/gtwizard_tx_top.sv:180]
INFO: [VRFC 10-2458] undeclared symbol zero_vector_rx_80, assumed default net type wire [C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_tx_demo/gtwizard_tx_demo.srcs/gtwizard_tx/gtwizard_tx_top.sv:276]
INFO: [VRFC 10-2458] undeclared symbol zero_vector_rx_8, assumed default net type wire [C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_tx_demo/gtwizard_tx_demo.srcs/gtwizard_tx/gtwizard_tx_top.sv:277]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_tx_demo/gtwizard_tx_demo.srcs/comm_tx_top_sim/comm_tx_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comm_tx_top_tb
