Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 10 12:05:23 2022
| Host         : CB195-UL-41 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Lab_5_wrapper_methodology_drc_routed.rpt -pb Lab_5_wrapper_methodology_drc_routed.pb -rpx Lab_5_wrapper_methodology_drc_routed.rpx
| Design       : Lab_5_wrapper
| Device       : xc7z010clg225-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 41
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 4          |
| TIMING-18 | Warning  | Missing input or output delay | 4          |
| TIMING-20 | Warning  | Non-clocked latch             | 33         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[0]/CLR, Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[1]/CLR, Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]/CLR, Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[10]/CLR, Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[11]/CLR, Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]/CLR, Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[13]/CLR, Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[14]/CLR, Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[15]/CLR, Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]/CLR, Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[17]/CLR, Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[18]/CLR, Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[19]/CLR, Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[1]/CLR, Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]/CLR (the first 15 of 36 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Lab_5_i/top_level_0/U0/counter/r_reg[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_5_i/top_level_0/U0/counter/r_reg_reg[1]/CLR, Lab_5_i/top_level_0/U0/counter/r_reg_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_5_i/top_level_0/U0/counter/r_reg_reg[0]_P/PRE, Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Lab_5_i/top_level_0/U0/debounce_BTN_2/r_reg_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_5_i/top_level_0/U0/counter/r_reg_reg[0]_C/CLR, Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_C/CLR, Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTN_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BTN_1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BTN_2 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on TX relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_LDC cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[0] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[10] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[11] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[12] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[13] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[14] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[15] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[16] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[17] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[18] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[19] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[1] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[20] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[21] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[22] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[23] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[24] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[25] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[26] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[27] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[28] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[29] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[2] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[30] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[31] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[3] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[4] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[5] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[6] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[7] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[8] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch Lab_5_i/top_level_0/U0/reset_delay_len_reg[9] cannot be properly analyzed as its control pin Lab_5_i/top_level_0/U0/reset_delay_len_reg[9]/G is not reached by a timing clock
Related violations: <none>


