{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",{
          "out":["Array",16,"Bit"],
          "in":["Array",1,["Array",16,"BitIn"]]
        }],
        "instances":{
          "0const0_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":0}
          },
          "0const0_$1":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":0}
          },
          "0const0_$2":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":0}
          },
          "100const100_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":100}
          },
          "_635const2_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":2}
          },
          "_635const2_$1":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":2}
          },
          "_685const2_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":2}
          },
          "_685const2_$1":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":2}
          },
          "_763const7_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":7}
          },
          "_763const7_$1":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":7}
          },
          "_763const7_$2":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":7}
          },
          "_772const4_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":4}
          },
          "_794const255_$2":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":255}
          },
          "_795const0_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":0}
          },
          "add_637_640_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_644_646_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_651_652_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_654_655_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_657_658_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_660_661_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_663_664_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_666_667_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_669_670_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_672_673_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_675_676_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_682_686_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_691_693_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_703_704_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_706_707_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_709_710_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_712_713_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_715_716_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_718_719_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_721_722_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_724_725_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_727_728_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_733_734_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_736_737_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_739_740_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_742_743_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_745_746_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_748_749_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_751_752_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_754_755_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_757_758_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_764_765_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "ashr_760_763_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"ashr", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "ashr_761_763_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"ashr", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "ashr_762_763_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"ashr", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "ashr_771_772_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"ashr", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "bitand_791_792_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "io16_out":{
            "genref":"cgralib.IO",
            "genargs":{"width":16},
            "configargs":{"mode":"o"}
          },
          "io16in_in_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":16},
            "configargs":{"mode":"i"}
          },
          "lb_grad_xx_2_stencil_update_stream$mem_1$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":484, "mode":"linebuffer"}
          },
          "lb_grad_xx_2_stencil_update_stream$mem_1_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "lb_grad_xx_2_stencil_update_stream$mem_2$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":484, "mode":"linebuffer"}
          },
          "lb_grad_xx_2_stencil_update_stream$mem_2_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "lb_grad_xx_2_stencil_update_stream$reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_grad_xx_2_stencil_update_stream$reg_0_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_grad_xx_2_stencil_update_stream$reg_1_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_grad_xx_2_stencil_update_stream$reg_1_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_grad_xx_2_stencil_update_stream$reg_2_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_grad_xx_2_stencil_update_stream$reg_2_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_grad_xy_2_stencil_update_stream$mem_1$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":484, "mode":"linebuffer"}
          },
          "lb_grad_xy_2_stencil_update_stream$mem_1_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "lb_grad_xy_2_stencil_update_stream$mem_2$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":484, "mode":"linebuffer"}
          },
          "lb_grad_xy_2_stencil_update_stream$mem_2_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "lb_grad_xy_2_stencil_update_stream$reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_grad_xy_2_stencil_update_stream$reg_0_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_grad_xy_2_stencil_update_stream$reg_1_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_grad_xy_2_stencil_update_stream$reg_1_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_grad_xy_2_stencil_update_stream$reg_2_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_grad_xy_2_stencil_update_stream$reg_2_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_grad_yy_2_stencil_update_stream$mem_1$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":484, "mode":"linebuffer"}
          },
          "lb_grad_yy_2_stencil_update_stream$mem_1_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "lb_grad_yy_2_stencil_update_stream$mem_2$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":484, "mode":"linebuffer"}
          },
          "lb_grad_yy_2_stencil_update_stream$mem_2_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "lb_grad_yy_2_stencil_update_stream$reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_grad_yy_2_stencil_update_stream$reg_0_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_grad_yy_2_stencil_update_stream$reg_1_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_grad_yy_2_stencil_update_stream$reg_1_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_grad_yy_2_stencil_update_stream$reg_2_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_grad_yy_2_stencil_update_stream$reg_2_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_p3_cim_stencil_update_stream$mem_1$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":482, "mode":"linebuffer"}
          },
          "lb_p3_cim_stencil_update_stream$mem_1_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "lb_p3_cim_stencil_update_stream$mem_2$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":482, "mode":"linebuffer"}
          },
          "lb_p3_cim_stencil_update_stream$mem_2_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "lb_p3_cim_stencil_update_stream$reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_p3_cim_stencil_update_stream$reg_0_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_p3_cim_stencil_update_stream$reg_1_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_p3_cim_stencil_update_stream$reg_1_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_p3_cim_stencil_update_stream$reg_2_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_p3_cim_stencil_update_stream$reg_2_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_padded_2_stencil_update_stream$mem_1$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":486, "mode":"linebuffer"}
          },
          "lb_padded_2_stencil_update_stream$mem_1_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "lb_padded_2_stencil_update_stream$mem_2$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":486, "mode":"linebuffer"}
          },
          "lb_padded_2_stencil_update_stream$mem_2_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "lb_padded_2_stencil_update_stream$reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_padded_2_stencil_update_stream$reg_0_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_padded_2_stencil_update_stream$reg_1_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_padded_2_stencil_update_stream$reg_1_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_padded_2_stencil_update_stream$reg_2_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_padded_2_stencil_update_stream$reg_2_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "mul_634_635_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_639_635_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_649_649_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_684_685_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_689_685_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_699_701_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_731_731_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_764_765_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_766_766_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_768_768_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mux_793_794_795_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mux", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"bit"}
          },
          "smax_776_777$cgramax":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"max", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"combined"}
          },
          "smax_778_779$cgramax":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"max", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"combined"}
          },
          "smax_780_781$cgramax":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"max", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"combined"}
          },
          "smax_782_783$cgramax":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"max", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"combined"}
          },
          "smax_784_785$cgramax":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"max", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"combined"}
          },
          "smax_786_787$cgramax":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"max", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"combined"}
          },
          "smax_788_789$cgramax":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"max", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"combined"}
          },
          "sub_629_631_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"sub", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "sub_632_636_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"sub", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "sub_641_643_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"sub", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "sub_679_681_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"sub", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "sub_687_690_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"sub", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "sub_694_696_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"sub", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "sub_767_769_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"sub", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "sub_770_773_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"sub", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "ule100_775_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"ule", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"bit"}
          },
          "ult_790_775_not_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":-171, "op_kind":"bit"}
          },
          "ult_790_775_uge_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"uge", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"bit"}
          }
        },
        "connections":[
          ["ult_790_775_uge_PE.data.in.1","lb_p3_cim_stencil_update_stream$reg_1_1.out"],
          ["ult_790_775_uge_PE.data.in.0","smax_788_789$cgramax.data.out"],
          ["ult_790_775_not_lut_bitPE.bit.in.0","ult_790_775_uge_PE.bit.out"],
          ["ule100_775_PE.data.in.1","lb_p3_cim_stencil_update_stream$reg_1_1.out"],
          ["ule100_775_PE.data.in.0","100const100_.out"],
          ["sub_770_773_PE.data.in.1","ashr_771_772_PE.data.out"],
          ["sub_770_773_PE.data.in.0","sub_767_769_PE.data.out"],
          ["sub_767_769_PE.data.in.1","mul_768_768_PE.data.out"],
          ["sub_767_769_PE.data.in.0","mul_764_765_PE.data.out"],
          ["sub_694_696_PE.data.in.1","lb_padded_2_stencil_update_stream$mem_2$cgramem.rdata"],
          ["sub_694_696_PE.data.in.0","add_691_693_PE.data.out"],
          ["sub_687_690_PE.data.in.1","mul_689_685_PE.data.out"],
          ["sub_687_690_PE.data.in.0","add_682_686_PE.data.out"],
          ["sub_679_681_PE.data.in.1","lb_padded_2_stencil_update_stream$reg_2_2.out"],
          ["sub_679_681_PE.data.in.0","lb_padded_2_stencil_update_stream$reg_0_2.out"],
          ["sub_641_643_PE.data.in.1","lb_padded_2_stencil_update_stream$reg_0_2.out"],
          ["sub_641_643_PE.data.in.0","add_637_640_PE.data.out"],
          ["sub_632_636_PE.data.in.1","mul_634_635_PE.data.out"],
          ["sub_632_636_PE.data.in.0","sub_629_631_PE.data.out"],
          ["sub_629_631_PE.data.in.1","lb_padded_2_stencil_update_stream$reg_2_2.out"],
          ["sub_629_631_PE.data.in.0","lb_padded_2_stencil_update_stream$mem_2$cgramem.rdata"],
          ["smax_788_789$cgramax.data.in.1","sub_770_773_PE.data.out"],
          ["smax_788_789$cgramax.data.in.0","smax_786_787$cgramax.data.out"],
          ["smax_786_787$cgramax.data.in.1","lb_p3_cim_stencil_update_stream$reg_0_1.out"],
          ["smax_786_787$cgramax.data.in.0","smax_784_785$cgramax.data.out"],
          ["smax_784_785$cgramax.data.in.1","lb_p3_cim_stencil_update_stream$reg_0_2.out"],
          ["smax_784_785$cgramax.data.in.0","smax_782_783$cgramax.data.out"],
          ["smax_782_783$cgramax.data.in.1","lb_p3_cim_stencil_update_stream$mem_1$cgramem.rdata"],
          ["smax_782_783$cgramax.data.in.0","smax_780_781$cgramax.data.out"],
          ["smax_780_781$cgramax.data.in.1","lb_p3_cim_stencil_update_stream$reg_1_2.out"],
          ["smax_780_781$cgramax.data.in.0","smax_778_779$cgramax.data.out"],
          ["smax_778_779$cgramax.data.in.1","lb_p3_cim_stencil_update_stream$mem_2$cgramem.rdata"],
          ["smax_778_779$cgramax.data.in.0","smax_776_777$cgramax.data.out"],
          ["smax_776_777$cgramax.data.in.1","lb_p3_cim_stencil_update_stream$reg_2_1.out"],
          ["smax_776_777$cgramax.data.in.0","sub_770_773_PE.data.out"],
          ["mux_793_794_795_PE.data.in.1","_795const0_.out"],
          ["mux_793_794_795_PE.data.in.0","_794const255_$2.out"],
          ["mux_793_794_795_PE.bit.in.0","bitand_791_792_lut_bitPE.bit.out"],
          ["mul_768_768_PE.data.in.0","ashr_762_763_PE.data.out"],
          ["mul_766_766_PE.data.in.0","add_764_765_PE.data.out"],
          ["mul_764_765_PE.data.in.1","ashr_761_763_PE.data.out"],
          ["mul_764_765_PE.data.in.0","ashr_760_763_PE.data.out"],
          ["mul_731_731_PE.data.in.0","sub_694_696_PE.data.out"],
          ["mul_699_701_PE.data.in.1","sub_694_696_PE.data.out"],
          ["mul_699_701_PE.data.in.0","add_644_646_PE.data.out"],
          ["mul_689_685_PE.data.in.1","_685const2_$1.out"],
          ["mul_689_685_PE.data.in.0","lb_padded_2_stencil_update_stream$reg_2_1.out"],
          ["mul_684_685_PE.data.in.1","_685const2_.out"],
          ["mul_684_685_PE.data.in.0","lb_padded_2_stencil_update_stream$reg_0_1.out"],
          ["mul_649_649_PE.data.in.0","add_644_646_PE.data.out"],
          ["mul_639_635_PE.data.in.1","_635const2_$1.out"],
          ["mul_639_635_PE.data.in.0","lb_padded_2_stencil_update_stream$mem_1$cgramem.rdata"],
          ["mul_634_635_PE.data.in.1","_635const2_.out"],
          ["mul_634_635_PE.data.in.0","lb_padded_2_stencil_update_stream$reg_1_2.out"],
          ["bitand_791_792_lut_bitPE.bit.in.1","ule100_775_PE.bit.out"],
          ["bitand_791_792_lut_bitPE.bit.in.0","ult_790_775_not_lut_bitPE.bit.out"],
          ["ashr_771_772_PE.data.in.1","_772const4_.out"],
          ["ashr_771_772_PE.data.in.0","mul_766_766_PE.data.out"],
          ["ashr_762_763_PE.data.in.1","_763const7_$2.out"],
          ["ashr_762_763_PE.data.in.0","add_727_728_PE.data.out"],
          ["ashr_761_763_PE.data.in.1","_763const7_$1.out"],
          ["ashr_761_763_PE.data.in.0","add_757_758_PE.data.out"],
          ["ashr_760_763_PE.data.in.1","_763const7_.out"],
          ["ashr_760_763_PE.data.in.0","add_675_676_PE.data.out"],
          ["add_764_765_PE.data.in.1","ashr_761_763_PE.data.out"],
          ["add_764_765_PE.data.in.0","ashr_760_763_PE.data.out"],
          ["add_757_758_PE.data.in.1","mul_731_731_PE.data.out"],
          ["add_757_758_PE.data.in.0","add_754_755_PE.data.out"],
          ["add_754_755_PE.data.in.1","lb_grad_yy_2_stencil_update_stream$reg_0_1.out"],
          ["add_754_755_PE.data.in.0","add_751_752_PE.data.out"],
          ["add_751_752_PE.data.in.1","lb_grad_yy_2_stencil_update_stream$reg_0_2.out"],
          ["add_751_752_PE.data.in.0","add_748_749_PE.data.out"],
          ["add_748_749_PE.data.in.1","lb_grad_yy_2_stencil_update_stream$mem_1$cgramem.rdata"],
          ["add_748_749_PE.data.in.0","add_745_746_PE.data.out"],
          ["add_745_746_PE.data.in.1","lb_grad_yy_2_stencil_update_stream$reg_1_1.out"],
          ["add_745_746_PE.data.in.0","add_742_743_PE.data.out"],
          ["add_742_743_PE.data.in.1","lb_grad_yy_2_stencil_update_stream$reg_1_2.out"],
          ["add_742_743_PE.data.in.0","add_739_740_PE.data.out"],
          ["add_739_740_PE.data.in.1","lb_grad_yy_2_stencil_update_stream$mem_2$cgramem.rdata"],
          ["add_739_740_PE.data.in.0","add_736_737_PE.data.out"],
          ["add_736_737_PE.data.in.1","lb_grad_yy_2_stencil_update_stream$reg_2_1.out"],
          ["add_736_737_PE.data.in.0","add_733_734_PE.data.out"],
          ["add_733_734_PE.data.in.1","mul_731_731_PE.data.out"],
          ["add_733_734_PE.data.in.0","0const0_$2.out"],
          ["add_727_728_PE.data.in.1","mul_699_701_PE.data.out"],
          ["add_727_728_PE.data.in.0","add_724_725_PE.data.out"],
          ["add_724_725_PE.data.in.1","lb_grad_xy_2_stencil_update_stream$reg_0_1.out"],
          ["add_724_725_PE.data.in.0","add_721_722_PE.data.out"],
          ["add_721_722_PE.data.in.1","lb_grad_xy_2_stencil_update_stream$reg_0_2.out"],
          ["add_721_722_PE.data.in.0","add_718_719_PE.data.out"],
          ["add_718_719_PE.data.in.1","lb_grad_xy_2_stencil_update_stream$mem_1$cgramem.rdata"],
          ["add_718_719_PE.data.in.0","add_715_716_PE.data.out"],
          ["add_715_716_PE.data.in.1","lb_grad_xy_2_stencil_update_stream$reg_1_1.out"],
          ["add_715_716_PE.data.in.0","add_712_713_PE.data.out"],
          ["add_712_713_PE.data.in.1","lb_grad_xy_2_stencil_update_stream$reg_1_2.out"],
          ["add_712_713_PE.data.in.0","add_709_710_PE.data.out"],
          ["add_709_710_PE.data.in.1","lb_grad_xy_2_stencil_update_stream$mem_2$cgramem.rdata"],
          ["add_709_710_PE.data.in.0","add_706_707_PE.data.out"],
          ["add_706_707_PE.data.in.1","lb_grad_xy_2_stencil_update_stream$reg_2_1.out"],
          ["add_706_707_PE.data.in.0","add_703_704_PE.data.out"],
          ["add_703_704_PE.data.in.1","mul_699_701_PE.data.out"],
          ["add_703_704_PE.data.in.0","0const0_$1.out"],
          ["add_691_693_PE.data.in.1","io16in_in_0.out"],
          ["add_691_693_PE.data.in.0","sub_687_690_PE.data.out"],
          ["add_682_686_PE.data.in.1","mul_684_685_PE.data.out"],
          ["add_682_686_PE.data.in.0","sub_679_681_PE.data.out"],
          ["add_675_676_PE.data.in.1","mul_649_649_PE.data.out"],
          ["add_675_676_PE.data.in.0","add_672_673_PE.data.out"],
          ["add_672_673_PE.data.in.1","lb_grad_xx_2_stencil_update_stream$reg_0_1.out"],
          ["add_672_673_PE.data.in.0","add_669_670_PE.data.out"],
          ["add_669_670_PE.data.in.1","lb_grad_xx_2_stencil_update_stream$reg_0_2.out"],
          ["add_669_670_PE.data.in.0","add_666_667_PE.data.out"],
          ["add_666_667_PE.data.in.1","lb_grad_xx_2_stencil_update_stream$mem_1$cgramem.rdata"],
          ["add_666_667_PE.data.in.0","add_663_664_PE.data.out"],
          ["add_663_664_PE.data.in.1","lb_grad_xx_2_stencil_update_stream$reg_1_1.out"],
          ["add_663_664_PE.data.in.0","add_660_661_PE.data.out"],
          ["add_660_661_PE.data.in.1","lb_grad_xx_2_stencil_update_stream$reg_1_2.out"],
          ["add_660_661_PE.data.in.0","add_657_658_PE.data.out"],
          ["add_657_658_PE.data.in.1","lb_grad_xx_2_stencil_update_stream$mem_2$cgramem.rdata"],
          ["add_657_658_PE.data.in.0","add_654_655_PE.data.out"],
          ["add_654_655_PE.data.in.1","lb_grad_xx_2_stencil_update_stream$reg_2_1.out"],
          ["add_654_655_PE.data.in.0","add_651_652_PE.data.out"],
          ["add_651_652_PE.data.in.1","mul_649_649_PE.data.out"],
          ["add_651_652_PE.data.in.0","0const0_.out"],
          ["add_644_646_PE.data.in.1","io16in_in_0.out"],
          ["add_644_646_PE.data.in.0","sub_641_643_PE.data.out"],
          ["add_637_640_PE.data.in.1","mul_639_635_PE.data.out"],
          ["add_637_640_PE.data.in.0","sub_632_636_PE.data.out"],
          ["sub_770_773_PE.data.out","lb_p3_cim_stencil_update_stream$reg_0_1.in"],
          ["sub_770_773_PE.data.out","lb_p3_cim_stencil_update_stream$mem_1$cgramem.wdata"],
          ["mux_793_794_795_PE.data.out","io16_out.in"],
          ["mul_731_731_PE.data.out","lb_grad_yy_2_stencil_update_stream$reg_0_1.in"],
          ["mul_731_731_PE.data.out","lb_grad_yy_2_stencil_update_stream$mem_1$cgramem.wdata"],
          ["mul_699_701_PE.data.out","lb_grad_xy_2_stencil_update_stream$reg_0_1.in"],
          ["mul_699_701_PE.data.out","lb_grad_xy_2_stencil_update_stream$mem_1$cgramem.wdata"],
          ["mul_649_649_PE.data.out","lb_grad_xx_2_stencil_update_stream$reg_0_1.in"],
          ["mul_649_649_PE.data.out","lb_grad_xx_2_stencil_update_stream$mem_1$cgramem.wdata"],
          ["lb_padded_2_stencil_update_stream$mem_2_wen_lut_bitPE.bit.out","lb_padded_2_stencil_update_stream$mem_2$cgramem.wen"],
          ["lb_padded_2_stencil_update_stream$mem_1_wen_lut_bitPE.bit.out","lb_padded_2_stencil_update_stream$mem_1$cgramem.wen"],
          ["lb_p3_cim_stencil_update_stream$mem_2_wen_lut_bitPE.bit.out","lb_p3_cim_stencil_update_stream$mem_2$cgramem.wen"],
          ["lb_p3_cim_stencil_update_stream$mem_1_wen_lut_bitPE.bit.out","lb_p3_cim_stencil_update_stream$mem_1$cgramem.wen"],
          ["lb_grad_yy_2_stencil_update_stream$mem_2_wen_lut_bitPE.bit.out","lb_grad_yy_2_stencil_update_stream$mem_2$cgramem.wen"],
          ["lb_grad_yy_2_stencil_update_stream$mem_1_wen_lut_bitPE.bit.out","lb_grad_yy_2_stencil_update_stream$mem_1$cgramem.wen"],
          ["lb_grad_xy_2_stencil_update_stream$mem_2_wen_lut_bitPE.bit.out","lb_grad_xy_2_stencil_update_stream$mem_2$cgramem.wen"],
          ["lb_grad_xy_2_stencil_update_stream$mem_1_wen_lut_bitPE.bit.out","lb_grad_xy_2_stencil_update_stream$mem_1$cgramem.wen"],
          ["lb_grad_xx_2_stencil_update_stream$mem_2_wen_lut_bitPE.bit.out","lb_grad_xx_2_stencil_update_stream$mem_2$cgramem.wen"],
          ["lb_grad_xx_2_stencil_update_stream$mem_1_wen_lut_bitPE.bit.out","lb_grad_xx_2_stencil_update_stream$mem_1$cgramem.wen"],
          ["lb_padded_2_stencil_update_stream$reg_2_2.in","lb_padded_2_stencil_update_stream$reg_2_1.out"],
          ["lb_padded_2_stencil_update_stream$reg_2_1.in","lb_padded_2_stencil_update_stream$mem_2$cgramem.rdata"],
          ["lb_padded_2_stencil_update_stream$reg_1_2.in","lb_padded_2_stencil_update_stream$reg_1_1.out"],
          ["lb_padded_2_stencil_update_stream$reg_1_1.in","lb_padded_2_stencil_update_stream$mem_1$cgramem.rdata"],
          ["lb_padded_2_stencil_update_stream$reg_0_2.in","lb_padded_2_stencil_update_stream$reg_0_1.out"],
          ["lb_padded_2_stencil_update_stream$reg_0_1.in","io16in_in_0.out"],
          ["lb_padded_2_stencil_update_stream$mem_2$cgramem.wdata","lb_padded_2_stencil_update_stream$mem_1$cgramem.rdata"],
          ["lb_padded_2_stencil_update_stream$mem_1$cgramem.wdata","io16in_in_0.out"],
          ["lb_p3_cim_stencil_update_stream$reg_2_2.in","lb_p3_cim_stencil_update_stream$reg_2_1.out"],
          ["lb_p3_cim_stencil_update_stream$reg_2_1.in","lb_p3_cim_stencil_update_stream$mem_2$cgramem.rdata"],
          ["lb_p3_cim_stencil_update_stream$reg_1_2.in","lb_p3_cim_stencil_update_stream$reg_1_1.out"],
          ["lb_p3_cim_stencil_update_stream$reg_1_1.in","lb_p3_cim_stencil_update_stream$mem_1$cgramem.rdata"],
          ["lb_p3_cim_stencil_update_stream$reg_0_2.in","lb_p3_cim_stencil_update_stream$reg_0_1.out"],
          ["lb_p3_cim_stencil_update_stream$mem_2$cgramem.wdata","lb_p3_cim_stencil_update_stream$mem_1$cgramem.rdata"],
          ["lb_grad_yy_2_stencil_update_stream$reg_2_2.in","lb_grad_yy_2_stencil_update_stream$reg_2_1.out"],
          ["lb_grad_yy_2_stencil_update_stream$reg_2_1.in","lb_grad_yy_2_stencil_update_stream$mem_2$cgramem.rdata"],
          ["lb_grad_yy_2_stencil_update_stream$reg_1_2.in","lb_grad_yy_2_stencil_update_stream$reg_1_1.out"],
          ["lb_grad_yy_2_stencil_update_stream$reg_1_1.in","lb_grad_yy_2_stencil_update_stream$mem_1$cgramem.rdata"],
          ["lb_grad_yy_2_stencil_update_stream$reg_0_2.in","lb_grad_yy_2_stencil_update_stream$reg_0_1.out"],
          ["lb_grad_yy_2_stencil_update_stream$mem_2$cgramem.wdata","lb_grad_yy_2_stencil_update_stream$mem_1$cgramem.rdata"],
          ["lb_grad_xy_2_stencil_update_stream$reg_2_2.in","lb_grad_xy_2_stencil_update_stream$reg_2_1.out"],
          ["lb_grad_xy_2_stencil_update_stream$reg_2_1.in","lb_grad_xy_2_stencil_update_stream$mem_2$cgramem.rdata"],
          ["lb_grad_xy_2_stencil_update_stream$reg_1_2.in","lb_grad_xy_2_stencil_update_stream$reg_1_1.out"],
          ["lb_grad_xy_2_stencil_update_stream$reg_1_1.in","lb_grad_xy_2_stencil_update_stream$mem_1$cgramem.rdata"],
          ["lb_grad_xy_2_stencil_update_stream$reg_0_2.in","lb_grad_xy_2_stencil_update_stream$reg_0_1.out"],
          ["lb_grad_xy_2_stencil_update_stream$mem_2$cgramem.wdata","lb_grad_xy_2_stencil_update_stream$mem_1$cgramem.rdata"],
          ["lb_grad_xx_2_stencil_update_stream$reg_2_2.in","lb_grad_xx_2_stencil_update_stream$reg_2_1.out"],
          ["lb_grad_xx_2_stencil_update_stream$reg_2_1.in","lb_grad_xx_2_stencil_update_stream$mem_2$cgramem.rdata"],
          ["lb_grad_xx_2_stencil_update_stream$reg_1_2.in","lb_grad_xx_2_stencil_update_stream$reg_1_1.out"],
          ["lb_grad_xx_2_stencil_update_stream$reg_1_1.in","lb_grad_xx_2_stencil_update_stream$mem_1$cgramem.rdata"],
          ["lb_grad_xx_2_stencil_update_stream$reg_0_2.in","lb_grad_xx_2_stencil_update_stream$reg_0_1.out"],
          ["lb_grad_xx_2_stencil_update_stream$mem_2$cgramem.wdata","lb_grad_xx_2_stencil_update_stream$mem_1$cgramem.rdata"]
        ]
      },
      "Linebuffer_U0":{
        "type":["Record",{
          "in":["Array",16,"BitIn"],
          "out":["Array",3,["Array",3,["Array",16,"Bit"]]]
        }],
        "instances":{
          "mem_1$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":484, "mode":"linebuffer"}
          },
          "mem_1_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "mem_2$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":484, "mode":"linebuffer"}
          },
          "mem_2_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_0_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_1_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_1_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_2_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_2_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          }
        },
        "connections":[
          ["self.out.2.2","self.in"],
          ["self.out.2.1","reg_0_1.out"],
          ["self.out.2.0","reg_0_2.out"],
          ["self.out.1.2","mem_1$cgramem.rdata"],
          ["self.out.1.1","reg_1_1.out"],
          ["self.out.1.0","reg_1_2.out"],
          ["self.out.0.2","mem_2$cgramem.rdata"],
          ["self.out.0.1","reg_2_1.out"],
          ["self.out.0.0","reg_2_2.out"],
          ["mem_2_wen_lut_bitPE.bit.out","mem_2$cgramem.wen"],
          ["mem_1_wen_lut_bitPE.bit.out","mem_1$cgramem.wen"],
          ["self.in","reg_0_1.in"],
          ["self.in","mem_1$cgramem.wdata"],
          ["reg_2_2.in","reg_2_1.out"],
          ["reg_2_1.in","mem_2$cgramem.rdata"],
          ["reg_1_2.in","reg_1_1.out"],
          ["reg_1_1.in","mem_1$cgramem.rdata"],
          ["reg_0_2.in","reg_0_1.out"],
          ["mem_2$cgramem.wdata","mem_1$cgramem.rdata"]
        ]
      },
      "Linebuffer_U1":{
        "type":["Record",{
          "in":["Array",16,"BitIn"],
          "out":["Array",3,["Array",3,["Array",16,"Bit"]]]
        }],
        "instances":{
          "mem_1$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":482, "mode":"linebuffer"}
          },
          "mem_1_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "mem_2$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":482, "mode":"linebuffer"}
          },
          "mem_2_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_0_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_1_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_1_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_2_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_2_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          }
        },
        "connections":[
          ["self.out.2.2","self.in"],
          ["self.out.2.1","reg_0_1.out"],
          ["self.out.2.0","reg_0_2.out"],
          ["self.out.1.2","mem_1$cgramem.rdata"],
          ["self.out.1.1","reg_1_1.out"],
          ["self.out.1.0","reg_1_2.out"],
          ["self.out.0.2","mem_2$cgramem.rdata"],
          ["self.out.0.1","reg_2_1.out"],
          ["self.out.0.0","reg_2_2.out"],
          ["mem_2_wen_lut_bitPE.bit.out","mem_2$cgramem.wen"],
          ["mem_1_wen_lut_bitPE.bit.out","mem_1$cgramem.wen"],
          ["self.in","reg_0_1.in"],
          ["self.in","mem_1$cgramem.wdata"],
          ["reg_2_2.in","reg_2_1.out"],
          ["reg_2_1.in","mem_2$cgramem.rdata"],
          ["reg_1_2.in","reg_1_1.out"],
          ["reg_1_1.in","mem_1$cgramem.rdata"],
          ["reg_0_2.in","reg_0_1.out"],
          ["mem_2$cgramem.wdata","mem_1$cgramem.rdata"]
        ]
      },
      "Linebuffer_U2":{
        "type":["Record",{
          "in":["Array",16,"BitIn"],
          "out":["Array",3,["Array",3,["Array",16,"Bit"]]]
        }],
        "instances":{
          "mem_1$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":486, "mode":"linebuffer"}
          },
          "mem_1_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "mem_2$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":486, "mode":"linebuffer"}
          },
          "mem_2_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_0_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_1_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_1_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_2_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_2_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          }
        },
        "connections":[
          ["self.out.2.2","self.in"],
          ["self.out.2.1","reg_0_1.out"],
          ["self.out.2.0","reg_0_2.out"],
          ["self.out.1.2","mem_1$cgramem.rdata"],
          ["self.out.1.1","reg_1_1.out"],
          ["self.out.1.0","reg_1_2.out"],
          ["self.out.0.2","mem_2$cgramem.rdata"],
          ["self.out.0.1","reg_2_1.out"],
          ["self.out.0.0","reg_2_2.out"],
          ["mem_2_wen_lut_bitPE.bit.out","mem_2$cgramem.wen"],
          ["mem_1_wen_lut_bitPE.bit.out","mem_1$cgramem.wen"],
          ["self.in","reg_0_1.in"],
          ["self.in","mem_1$cgramem.wdata"],
          ["reg_2_2.in","reg_2_1.out"],
          ["reg_2_1.in","mem_2$cgramem.rdata"],
          ["reg_1_2.in","reg_1_1.out"],
          ["reg_1_1.in","mem_1$cgramem.rdata"],
          ["reg_0_2.in","reg_0_1.out"],
          ["mem_2$cgramem.wdata","mem_1$cgramem.rdata"]
        ]
      }
    }
  }
}
}