#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Apr 04 16:32:07 2017
# Process ID: 13548
# Current directory: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5148 C:\Users\dylan_000\Desktop\ENSEA\Projet\Alarme\Alarme.xpr
# Log file: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/vivado.log
# Journal file: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 755.457 ; gain = 111.680
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 766.438 ; gain = 3.750
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 49.480 ; gain = 0.043
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 04 16:50:26 2017...
run_program: Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 766.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 776.500 ; gain = 10.063
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 776.500 ; gain = 13.813
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 835.723 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 49.531 ; gain = 0.086
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 04 16:58:01 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 835.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 835.723 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 835.723 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 04 17:01:44 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 835.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 835.723 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 835.723 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 04 17:05:56 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 835.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 835.723 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:1]
[Tue Apr 04 17:10:30 2017] Launched synth_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Apr 04 17:15:04 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 04 17:24:17 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 842.098 ; gain = 0.000
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close_hw: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 927.652 ; gain = 20.023
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 927.652 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 927.652 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 05 10:55:06 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 05 10:55:06 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 927.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 927.652 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 936.066 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 05 11:00:39 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 05 11:00:39 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 936.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 936.066 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 945.438 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 05 11:02:06 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 05 11:02:06 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 945.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 945.438 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
close [ open C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE2.vhd w ]
add_files C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE2.vhd
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 953.461 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE2 [fde2_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 05 11:27:33 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 05 11:27:33 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 953.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 953.461 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 957.078 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 10 elements ; expected 11 [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE2.vhd:58]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cerberus_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 957.078 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE2 [fde2_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 05 11:31:36 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 05 11:31:36 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 957.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 957.078 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 963.797 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE2 [fde2_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 05 11:41:50 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 05 11:41:50 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 963.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 963.797 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 963.797 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE2 [fde2_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 05 11:47:22 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 05 11:47:22 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 963.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 963.797 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 963.797 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:1]
[Wed Apr 05 11:48:51 2017] Launched synth_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Apr 05 11:52:10 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 05 11:55:40 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 963.797 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 05 12:00:04 2017...
