module Ins_Memory #(parameter DATA_WIDTH = 32, ADDRESS_WIDTH = 8)
    (input wire clk,          // Clock input
     input wire [ADDRESS_WIDTH-1:0] address_in,  
     output wire [DATA_WIDTH-1:0] instruction_out  // Data output for read
    );
	 
	  reg [DATA_WIDTH-1:0] ins_memory [0:(2**ADDRESS_WIDTH) - 1];
	  always @(posedge clk) begin
        // Read data from memory at the specified address
        instruction_out <= ins_memory[address_in];
     end
endmodule 