

================================================================
== Vivado HLS Report for 'subconv_1x1_4_p'
================================================================
* Date:           Sat Dec 15 03:40:53 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.46|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1040833|  1040833|  1040833|  1040833|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  1040832|  1040832|     10842|          -|          -|    96|    no    |
        | + Loop 1.1          |    10840|    10840|      2710|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1      |     2708|     2708|       677|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1  |      672|      672|         7|          -|          -|    96|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     569|    450|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    110|
|Register         |        -|      -|     215|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     784|    560|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_61_fu_448_p2             |     *    |      0|   0|  62|           8|           8|
    |ci_3_fu_342_p2                  |     +    |      0|  26|  12|           7|           1|
    |co_9_fu_194_p2                  |     +    |      0|  26|  12|           7|           1|
    |h_9_fu_330_p2                   |     +    |      0|  14|   9|           3|           1|
    |p_Val2_59_fu_678_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_62_fu_474_p2             |     +    |      0|  53|  21|          16|          16|
    |p_Val2_64_fu_508_p2             |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_692_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp_170_fu_279_p2               |     +    |      0|  41|  17|          12|          12|
    |tmp_173_fu_320_p2               |     +    |      0|  44|  18|          13|          13|
    |tmp_178_fu_386_p2               |     +    |      0|  41|  17|          12|          12|
    |tmp_181_fu_417_p2               |     +    |      0|   0|  12|          13|          13|
    |tmp_182_fu_422_p2               |     +    |      0|  50|  20|          15|          15|
    |w_9_fu_432_p2                   |     +    |      0|  14|   9|           1|           3|
    |tmp_166_fu_229_p2               |     -    |      0|  50|  20|          15|          15|
    |tmp_169_fu_259_p2               |     -    |      0|  38|  16|          11|          11|
    |tmp_172_fu_304_p2               |     -    |      0|  44|  18|          13|          13|
    |tmp_177_fu_376_p2               |     -    |      0|  38|  16|          11|          11|
    |tmp_180_fu_411_p2               |     -    |      0|   0|  12|          13|          13|
    |brmerge40_demorgan_i_fu_613_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_528_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_607_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_586_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_574_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_9_fu_711_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_630_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_551_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_556_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond4_fu_188_p2             |   icmp   |      0|   0|   4|           7|           7|
    |exitcond5_fu_269_p2             |   icmp   |      0|   0|   1|           3|           3|
    |exitcond6_fu_310_p2             |   icmp   |      0|   0|   1|           3|           3|
    |exitcond_fu_336_p2              |   icmp   |      0|   0|   4|           7|           7|
    |tmp_132_fu_756_p2               |   icmp   |      0|   0|   4|           8|           1|
    |brmerge9_fu_725_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i9_fu_597_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_635_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp2_demorgan_fu_618_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp3_fu_641_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_645_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_579_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_561_p3         |  select  |      0|   0|   2|           1|           1|
    |p_Val2_69_mux_fu_650_p3         |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_59_fu_656_p3           |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_737_p3            |  select  |      0|   0|   9|           1|           9|
    |p_s_fu_762_p3                   |  select  |      0|   0|   7|           1|           7|
    |result_1_fu_744_p3              |  select  |      0|   0|   8|           1|           8|
    |result_V_mux_fu_730_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_662_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_716_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_720_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_591_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp2_fu_624_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_131_fu_706_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_136_fu_522_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_137_fu_568_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_139_fu_602_p2               |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 569| 450|         257|         292|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  65|         15|    1|         15|
    |ci_reg_177        |   9|          2|    7|         14|
    |co_reg_130        |   9|          2|    7|         14|
    |h_reg_141         |   9|          2|    3|          6|
    |p_Val2_s_reg_165  |   9|          2|    8|         16|
    |w_reg_153         |   9|          2|    3|          6|
    +------------------+----+-----------+-----+-----------+
    |Total             | 110|         25|   29|         71|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  14|   0|   14|          0|
    |bias_V_addr_reg_791           |   7|   0|    7|          0|
    |brmerge40_demorgan_i_reg_922  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_932         |   1|   0|    1|          0|
    |carry_reg_899                 |   1|   0|    1|          0|
    |ci_3_reg_830                  |   7|   0|    7|          0|
    |ci_reg_177                    |   7|   0|    7|          0|
    |co_9_reg_776                  |   7|   0|    7|          0|
    |co_reg_130                    |   7|   0|    7|          0|
    |h_reg_141                     |   3|   0|    3|          0|
    |input_V_load_reg_860          |   8|   0|    8|          0|
    |isneg_reg_942                 |   1|   0|    1|          0|
    |newsignbit_9_reg_955          |   1|   0|    1|          0|
    |newsignbit_reg_893            |   1|   0|    1|          0|
    |output_V_addr_reg_817         |  12|   0|   12|          0|
    |p_38_i_i_reg_912              |   1|   0|    1|          0|
    |p_Val2_61_reg_865             |  16|   0|   16|          0|
    |p_Val2_62_reg_875             |  16|   0|   16|          0|
    |p_Val2_64_reg_887             |   8|   0|    8|          0|
    |p_Val2_s_reg_165              |   8|   0|    8|          0|
    |result_V_reg_949              |   8|   0|    8|          0|
    |signbit_reg_880               |   1|   0|    1|          0|
    |tmp_128_cast_reg_812          |   3|   0|   13|         10|
    |tmp_132_reg_967               |   1|   0|    1|          0|
    |tmp_138_reg_906               |   2|   0|    2|          0|
    |tmp_139_reg_917               |   1|   0|    1|          0|
    |tmp_166_reg_781               |  10|   0|   15|          5|
    |tmp_172_reg_804               |  12|   0|   13|          1|
    |tmp_176_reg_962               |   7|   0|    7|          0|
    |tmp_181_reg_835               |  13|   0|   13|          0|
    |tmp_184_reg_870               |   1|   0|    1|          0|
    |tmp_187_cast_reg_786          |  11|   0|   12|          1|
    |tmp_cast_reg_799              |   3|   0|   12|          9|
    |underflow_reg_927             |   1|   0|    1|          0|
    |w_9_reg_845                   |   3|   0|    3|          0|
    |w_reg_153                     |   3|   0|    3|          0|
    |weight_V_load_reg_855         |   8|   0|    8|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 215|   0|  241|         26|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_1x1_4_p | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_1x1_4_p | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_1x1_4_p | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_1x1_4_p | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_1x1_4_p | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_1x1_4_p | return value |
|input_V_address0   | out |   12|  ap_memory |     input_V     |     array    |
|input_V_ce0        | out |    1|  ap_memory |     input_V     |     array    |
|input_V_q0         |  in |    8|  ap_memory |     input_V     |     array    |
|weight_V_address0  | out |   14|  ap_memory |     weight_V    |     array    |
|weight_V_ce0       | out |    1|  ap_memory |     weight_V    |     array    |
|weight_V_q0        |  in |    8|  ap_memory |     weight_V    |     array    |
|bias_V_address0    | out |    7|  ap_memory |      bias_V     |     array    |
|bias_V_ce0         | out |    1|  ap_memory |      bias_V     |     array    |
|bias_V_q0          |  in |    8|  ap_memory |      bias_V     |     array    |
|output_V_address0  | out |   12|  ap_memory |     output_V    |     array    |
|output_V_ce0       | out |    1|  ap_memory |     output_V    |     array    |
|output_V_we0       | out |    1|  ap_memory |     output_V    |     array    |
|output_V_d0        | out |    8|  ap_memory |     output_V    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

