$date
	Sat Nov 12 12:37:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var wire 4 ! out [3:0] $end
$var reg 2 " in [1:0] $end
$var integer 32 # i [31:0] $end
$scope module uut $end
$var wire 2 $ in [1:0] $end
$var reg 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
b0 #
bx "
bx !
$end
#10
b1 !
b1 %
b1 #
b0 "
b0 $
#20
b10 !
b10 %
b10 #
b1 "
b1 $
#30
b100 !
b100 %
b11 #
b10 "
b10 $
#40
b1000 !
b1000 %
b100 #
b11 "
b11 $
#540
