{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459269703494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459269703495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 12:41:43 2016 " "Processing started: Tue Mar 29 12:41:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459269703495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459269703495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 374_Phase1 -c 374_Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 374_Phase1 -c 374_Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459269703495 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1459269703896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-cardgames " "Found design unit 1: reg32-cardgames" {  } { { "reg32.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704289 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdatareg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdatareg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemDataReg-jesus " "Found design unit 1: MemDataReg-jesus" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704292 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemDataReg " "Found entity 1: MemDataReg" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boothmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoothMultiplier-operation " "Found design unit 1: BoothMultiplier-operation" {  } { { "BoothMultiplier.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/BoothMultiplier.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704295 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoothMultiplier " "Found entity 1: BoothMultiplier" {  } { { "BoothMultiplier.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/BoothMultiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sigdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sigdiv-SYN " "Found design unit 1: sigdiv-SYN" {  } { { "SigDiv.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/SigDiv.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704298 ""} { "Info" "ISGN_ENTITY_NAME" "1 SigDiv " "Found entity 1: SigDiv" {  } { { "SigDiv.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/SigDiv.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-SYN " "Found design unit 1: div-SYN" {  } { { "Div.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Div.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "Div.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Div.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-SYN " "Found design unit 1: addsub-SYN" {  } { { "AddSub.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/AddSub.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704304 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "AddSub.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/AddSub.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-SYN " "Found design unit 1: shifter-SYN" {  } { { "Shifter.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Shifter.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704306 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Shifter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithshift-SYN " "Found design unit 1: arithshift-SYN" {  } { { "ArithShift.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ArithShift.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704308 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithShift " "Found entity 1: ArithShift" {  } { { "ArithShift.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ArithShift.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotator-SYN " "Found design unit 1: rotator-SYN" {  } { { "Rotator.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Rotator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704310 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rotator " "Found entity 1: Rotator" {  } { { "Rotator.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Rotator.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incdec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incdec-SYN " "Found design unit 1: incdec-SYN" {  } { { "IncDec.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/IncDec.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704313 ""} { "Info" "ISGN_ENTITY_NAME" "1 IncDec " "Found entity 1: IncDec" {  } { { "IncDec.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/IncDec.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "potatoalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file potatoalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PotatoALU-potato " "Found design unit 1: PotatoALU-potato" {  } { { "PotatoALU.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704315 ""} { "Info" "ISGN_ENTITY_NAME" "1 PotatoALU " "Found entity 1: PotatoALU" {  } { { "PotatoALU.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704317 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub1-SYN " "Found design unit 1: lpm_add_sub1-SYN" {  } { { "lpm_add_sub1.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/lpm_add_sub1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704319 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/lpm_add_sub1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmultiplier_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boothmultiplier_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boothMultiplier_tb-testbench " "Found design unit 1: boothMultiplier_tb-testbench" {  } { { "BoothMultiplier_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/BoothMultiplier_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704321 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoothMultiplier_tb " "Found entity 1: BoothMultiplier_tb" {  } { { "BoothMultiplier_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/BoothMultiplier_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "potatoalu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file potatoalu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PotatoALU_tb-yoloswag " "Found design unit 1: PotatoALU_tb-yoloswag" {  } { { "PotatoALU_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704323 ""} { "Info" "ISGN_ENTITY_NAME" "1 PotatoALU_tb " "Found entity 1: PotatoALU_tb" {  } { { "PotatoALU_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_3bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_3bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath_3Bus-structure " "Found design unit 1: Datapath_3Bus-structure" {  } { { "Datapath_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704325 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath_3Bus " "Found entity 1: Datapath_3Bus" {  } { { "Datapath_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_3bus_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_3bus_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath_3bus_tb-yolo " "Found design unit 1: Datapath_3bus_tb-yolo" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704327 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath_3bus_tb " "Found entity 1: Datapath_3bus_tb" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_r0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32_r0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32_r0-cardgames " "Found design unit 1: reg32_r0-cardgames" {  } { { "reg32_r0.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_r0.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704329 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32_r0 " "Found entity 1: reg32_r0" {  } { { "reg32_r0.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_r0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rammemory-SYN " "Found design unit 1: rammemory-SYN" {  } { { "RamMemory.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/RamMemory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704331 ""} { "Info" "ISGN_ENTITY_NAME" "1 RamMemory " "Found entity 1: RamMemory" {  } { { "RamMemory.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/RamMemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectdecode_3bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectdecode_3bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectDecode_3bus-swag " "Found design unit 1: SelectDecode_3bus-swag" {  } { { "SelectDecode_3bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/SelectDecode_3bus.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704333 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelectDecode_3bus " "Found entity 1: SelectDecode_3bus" {  } { { "SelectDecode_3bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/SelectDecode_3bus.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff_3bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff_3bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConFF_3Bus-swag " "Found design unit 1: ConFF_3Bus-swag" {  } { { "ConFF_3bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ConFF_3bus.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704335 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConFF_3Bus " "Found entity 1: ConFF_3Bus" {  } { { "ConFF_3bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ConFF_3bus.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_3bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit_3bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_3Bus-finally " "Found design unit 1: ControlUnit_3Bus-finally" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704338 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_3Bus " "Found entity 1: ControlUnit_3Bus" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_asc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32_asc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32_asc-cardgames " "Found design unit 1: reg32_asc-cardgames" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704341 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32_asc " "Found entity 1: reg32_asc" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-behav " "Found design unit 1: SevenSegment-behav" {  } { { "SevenSegment.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/SevenSegment.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704343 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/SevenSegment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockGenerator-rtl " "Found design unit 1: ClockGenerator-rtl" {  } { { "ClockGenerator.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ClockGenerator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704345 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockGenerator " "Found entity 1: ClockGenerator" {  } { { "ClockGenerator.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ClockGenerator.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgenerator/clockgenerator_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgenerator/clockgenerator_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGenerator_0002 " "Found entity 1: ClockGenerator_0002" {  } { { "ClockGenerator/ClockGenerator_0002.v" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ClockGenerator/ClockGenerator_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath_3Bus_tb " "Elaborating entity \"Datapath_3Bus_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1459269704542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b Datapath_3Bus_tb.vhd(28) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(28): object \"b\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704544 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c Datapath_3Bus_tb.vhd(28) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(28): object \"c\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704544 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0 Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"r0\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704544 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1 Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"r1\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704544 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2 Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"r2\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704544 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3 Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"r3\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704544 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4 Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"r4\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704544 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5 Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"r5\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704544 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6 Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"r6\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704544 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r7 Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"r7\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704545 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r8 Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"r8\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704545 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r9 Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"r9\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704545 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r10 Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"r10\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704545 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r11 Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"r11\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704545 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r12 Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"r12\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704545 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r13 Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"r13\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704545 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r14 Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"r14\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704545 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r15 Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"r15\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704545 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rHI Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"rHI\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704545 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rLO Datapath_3Bus_tb.vhd(38) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object \"rLO\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704545 "|Datapath_3Bus_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:TheClockDivider " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:TheClockDivider\"" {  } { { "Datapath_3Bus_tb.vhd" "TheClockDivider" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator_0002 ClockGenerator:TheClockDivider\|ClockGenerator_0002:clockgenerator_inst " "Elaborating entity \"ClockGenerator_0002\" for hierarchy \"ClockGenerator:TheClockDivider\|ClockGenerator_0002:clockgenerator_inst\"" {  } { { "ClockGenerator.vhd" "clockgenerator_inst" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ClockGenerator.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll ClockGenerator:TheClockDivider\|ClockGenerator_0002:clockgenerator_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"ClockGenerator:TheClockDivider\|ClockGenerator_0002:clockgenerator_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockGenerator/ClockGenerator_0002.v" "altera_pll_i" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ClockGenerator/ClockGenerator_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(399) " "Verilog HDL or VHDL warning at altera_pll.v(399): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 399 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704578 "|Datapath_3Bus_tb|ClockGenerator:TheClockDivider|ClockGenerator_0002:clockgenerator_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(401) " "Verilog HDL or VHDL warning at altera_pll.v(401): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 401 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459269704579 "|Datapath_3Bus_tb|ClockGenerator:TheClockDivider|ClockGenerator_0002:clockgenerator_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(296) " "Output port \"lvds_clk\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1459269704579 "|Datapath_3Bus_tb|ClockGenerator:TheClockDivider|ClockGenerator_0002:clockgenerator_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(297) " "Output port \"loaden\" at altera_pll.v(297) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 297 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1459269704579 "|Datapath_3Bus_tb|ClockGenerator:TheClockDivider|ClockGenerator_0002:clockgenerator_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1459269704579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockGenerator:TheClockDivider\|ClockGenerator_0002:clockgenerator_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ClockGenerator:TheClockDivider\|ClockGenerator_0002:clockgenerator_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockGenerator/ClockGenerator_0002.v" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ClockGenerator/ClockGenerator_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459269704580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockGenerator:TheClockDivider\|ClockGenerator_0002:clockgenerator_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"ClockGenerator:TheClockDivider\|ClockGenerator_0002:clockgenerator_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.000000 MHz " "Parameter \"output_clock_frequency0\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704581 ""}  } { { "ClockGenerator/ClockGenerator_0002.v" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ClockGenerator/ClockGenerator_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459269704581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_3Bus Datapath_3Bus:TheDatapath " "Elaborating entity \"Datapath_3Bus\" for hierarchy \"Datapath_3Bus:TheDatapath\"" {  } { { "Datapath_3Bus_tb.vhd" "TheDatapath" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PotatoALU Datapath_3Bus:TheDatapath\|PotatoALU:TheALU " "Elaborating entity \"PotatoALU\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\"" {  } { { "Datapath_3Bus.vhd" "TheALU" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IncDec Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator " "Elaborating entity \"IncDec\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\"" {  } { { "PotatoALU.vhd" "Negator" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "IncDec.vhd" "LPM_ADD_SUB_component" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/IncDec.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "IncDec.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/IncDec.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459269704619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704619 ""}  } { { "IncDec.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/IncDec.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459269704619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tih.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tih.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tih " "Found entity 1: add_sub_tih" {  } { { "db/add_sub_tih.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/add_sub_tih.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tih Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tih:auto_generated " "Elaborating entity \"add_sub_tih\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tih:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor " "Elaborating entity \"AddSub\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\"" {  } { { "PotatoALU.vhd" "AdderSubtractor" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "AddSub.vhd" "LPM_ADD_SUB_component" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/AddSub.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "AddSub.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/AddSub.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459269704701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704701 ""}  } { { "AddSub.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/AddSub.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459269704701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8lh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8lh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8lh " "Found entity 1: add_sub_8lh" {  } { { "db/add_sub_8lh.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/add_sub_8lh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8lh Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_8lh:auto_generated " "Elaborating entity \"add_sub_8lh\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_8lh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BoothMultiplier Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|BoothMultiplier:Mult " "Elaborating entity \"BoothMultiplier\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|BoothMultiplier:Mult\"" {  } { { "PotatoALU.vhd" "Mult" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SigDiv Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS " "Elaborating entity \"SigDiv\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\"" {  } { { "PotatoALU.vhd" "DIVS" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "SigDiv.vhd" "LPM_DIVIDE_component" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/SigDiv.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "SigDiv.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/SigDiv.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459269704801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704801 ""}  } { { "SigDiv.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/SigDiv.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459269704801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j0r.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j0r.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j0r " "Found entity 1: lpm_divide_j0r" {  } { { "db/lpm_divide_j0r.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/lpm_divide_j0r.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_j0r Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_j0r:auto_generated " "Elaborating entity \"lpm_divide_j0r\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_j0r:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_49h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_49h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_49h " "Found entity 1: sign_div_unsign_49h" {  } { { "db/sign_div_unsign_49h.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/sign_div_unsign_49h.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_49h Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_j0r:auto_generated\|sign_div_unsign_49h:divider " "Elaborating entity \"sign_div_unsign_49h\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_j0r:auto_generated\|sign_div_unsign_49h:divider\"" {  } { { "db/lpm_divide_j0r.tdf" "divider" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/lpm_divide_j0r.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/alt_u_div_p2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269704964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269704964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_p2f Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_j0r:auto_generated\|sign_div_unsign_49h:divider\|alt_u_div_p2f:divider " "Elaborating entity \"alt_u_div_p2f\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_j0r:auto_generated\|sign_div_unsign_49h:divider\|alt_u_div_p2f:divider\"" {  } { { "db/sign_div_unsign_49h.tdf" "divider" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/sign_div_unsign_49h.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU " "Elaborating entity \"Div\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\"" {  } { { "PotatoALU.vhd" "DIVU" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269704986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "Div.vhd" "LPM_DIVIDE_component" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Div.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "Div.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Div.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459269705001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705001 ""}  } { { "Div.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Div.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459269705001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_per.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_per.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_per " "Found entity 1: lpm_divide_per" {  } { { "db/lpm_divide_per.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/lpm_divide_per.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269705064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269705064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_per Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_per:auto_generated " "Elaborating entity \"lpm_divide_per\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_per:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269705086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269705086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_anh Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_per:auto_generated\|sign_div_unsign_anh:divider " "Elaborating entity \"sign_div_unsign_anh\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_per:auto_generated\|sign_div_unsign_anh:divider\"" {  } { { "db/lpm_divide_per.tdf" "divider" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/lpm_divide_per.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR " "Elaborating entity \"Shifter\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\"" {  } { { "PotatoALU.vhd" "SHLR" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Shifter.vhd" "LPM_CLSHIFT_component" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Shifter.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Shifter.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Shifter.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459269705117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705117 ""}  } { { "Shifter.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Shifter.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459269705117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_9ge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_9ge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_9ge " "Found entity 1: lpm_clshift_9ge" {  } { { "db/lpm_clshift_9ge.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/lpm_clshift_9ge.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269705117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269705117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_9ge Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_9ge:auto_generated " "Elaborating entity \"lpm_clshift_9ge\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_9ge:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithShift Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA " "Elaborating entity \"ArithShift\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\"" {  } { { "PotatoALU.vhd" "SHLRA" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ArithShift.vhd" "LPM_CLSHIFT_component" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ArithShift.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ArithShift.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ArithShift.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459269705133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705133 ""}  } { { "ArithShift.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ArithShift.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459269705133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_oqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_oqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_oqe " "Found entity 1: lpm_clshift_oqe" {  } { { "db/lpm_clshift_oqe.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/lpm_clshift_oqe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269705149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269705149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_oqe Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_oqe:auto_generated " "Elaborating entity \"lpm_clshift_oqe\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_oqe:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rotator Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE " "Elaborating entity \"Rotator\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\"" {  } { { "PotatoALU.vhd" "ROTATE" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Rotator.vhd" "LPM_CLSHIFT_component" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Rotator.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Rotator.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Rotator.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459269705149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ROTATE " "Parameter \"lpm_shifttype\" = \"ROTATE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705149 ""}  } { { "Rotator.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Rotator.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459269705149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_jhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_jhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_jhc " "Found entity 1: lpm_clshift_jhc" {  } { { "db/lpm_clshift_jhc.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/lpm_clshift_jhc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269705164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269705164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_jhc Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_jhc:auto_generated " "Elaborating entity \"lpm_clshift_jhc\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_jhc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_r0 Datapath_3Bus:TheDatapath\|reg32_r0:Register0 " "Elaborating entity \"reg32_r0\" for hierarchy \"Datapath_3Bus:TheDatapath\|reg32_r0:Register0\"" {  } { { "Datapath_3Bus.vhd" "Register0" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 Datapath_3Bus:TheDatapath\|reg32:Register1 " "Elaborating entity \"reg32\" for hierarchy \"Datapath_3Bus:TheDatapath\|reg32:Register1\"" {  } { { "Datapath_3Bus.vhd" "Register1" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_asc Datapath_3Bus:TheDatapath\|reg32_asc:RegisterIR " "Elaborating entity \"reg32_asc\" for hierarchy \"Datapath_3Bus:TheDatapath\|reg32_asc:RegisterIR\"" {  } { { "Datapath_3Bus.vhd" "RegisterIR" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705185 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output reg32_asc.vhd(13) " "VHDL Process Statement warning at reg32_asc.vhd(13): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] reg32_asc.vhd(13) " "Inferred latch for \"output\[0\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] reg32_asc.vhd(13) " "Inferred latch for \"output\[1\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] reg32_asc.vhd(13) " "Inferred latch for \"output\[2\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] reg32_asc.vhd(13) " "Inferred latch for \"output\[3\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] reg32_asc.vhd(13) " "Inferred latch for \"output\[4\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] reg32_asc.vhd(13) " "Inferred latch for \"output\[5\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] reg32_asc.vhd(13) " "Inferred latch for \"output\[6\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] reg32_asc.vhd(13) " "Inferred latch for \"output\[7\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] reg32_asc.vhd(13) " "Inferred latch for \"output\[8\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] reg32_asc.vhd(13) " "Inferred latch for \"output\[9\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] reg32_asc.vhd(13) " "Inferred latch for \"output\[10\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] reg32_asc.vhd(13) " "Inferred latch for \"output\[11\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] reg32_asc.vhd(13) " "Inferred latch for \"output\[12\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] reg32_asc.vhd(13) " "Inferred latch for \"output\[13\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] reg32_asc.vhd(13) " "Inferred latch for \"output\[14\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] reg32_asc.vhd(13) " "Inferred latch for \"output\[15\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[16\] reg32_asc.vhd(13) " "Inferred latch for \"output\[16\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[17\] reg32_asc.vhd(13) " "Inferred latch for \"output\[17\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[18\] reg32_asc.vhd(13) " "Inferred latch for \"output\[18\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[19\] reg32_asc.vhd(13) " "Inferred latch for \"output\[19\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[20\] reg32_asc.vhd(13) " "Inferred latch for \"output\[20\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[21\] reg32_asc.vhd(13) " "Inferred latch for \"output\[21\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[22\] reg32_asc.vhd(13) " "Inferred latch for \"output\[22\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[23\] reg32_asc.vhd(13) " "Inferred latch for \"output\[23\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[24\] reg32_asc.vhd(13) " "Inferred latch for \"output\[24\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[25\] reg32_asc.vhd(13) " "Inferred latch for \"output\[25\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[26\] reg32_asc.vhd(13) " "Inferred latch for \"output\[26\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[27\] reg32_asc.vhd(13) " "Inferred latch for \"output\[27\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[28\] reg32_asc.vhd(13) " "Inferred latch for \"output\[28\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[29\] reg32_asc.vhd(13) " "Inferred latch for \"output\[29\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[30\] reg32_asc.vhd(13) " "Inferred latch for \"output\[30\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[31\] reg32_asc.vhd(13) " "Inferred latch for \"output\[31\]\" at reg32_asc.vhd(13)" {  } { { "reg32_asc.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_asc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemDataReg Datapath_3Bus:TheDatapath\|MemDataReg:MemoryAddressReg " "Elaborating entity \"MemDataReg\" for hierarchy \"Datapath_3Bus:TheDatapath\|MemDataReg:MemoryAddressReg\"" {  } { { "Datapath_3Bus.vhd" "MemoryAddressReg" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705186 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MDR_out MemDataReg.vhd(25) " "VHDL Process Statement warning at MemDataReg.vhd(25): inferring latch(es) for signal or variable \"MDR_out\", which holds its previous value in one or more paths through the process" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[0\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[0\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[1\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[1\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[2\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[2\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[3\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[3\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[4\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[4\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[5\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[5\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[6\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[6\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[7\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[7\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[8\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[8\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[9\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[9\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[10\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[10\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[11\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[11\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[12\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[12\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[13\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[13\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[14\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[14\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[15\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[15\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[16\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[16\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[17\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[17\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[18\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[18\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[19\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[19\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[20\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[20\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[21\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[21\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[22\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[22\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[23\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[23\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[24\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[24\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[25\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[25\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[26\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[26\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[27\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[27\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[28\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[28\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[29\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[29\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[30\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[30\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_out\[31\] MemDataReg.vhd(25) " "Inferred latch for \"MDR_out\[31\]\" at MemDataReg.vhd(25)" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269705186 "|Datapath_3Bus_tb|Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamMemory RamMemory:TheMemory " "Elaborating entity \"RamMemory\" for hierarchy \"RamMemory:TheMemory\"" {  } { { "Datapath_3Bus_tb.vhd" "TheMemory" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RamMemory:TheMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RamMemory:TheMemory\|altsyncram:altsyncram_component\"" {  } { { "RamMemory.vhd" "altsyncram_component" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/RamMemory.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RamMemory:TheMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RamMemory:TheMemory\|altsyncram:altsyncram_component\"" {  } { { "RamMemory.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/RamMemory.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RamMemory:TheMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"RamMemory:TheMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test.mif " "Parameter \"init_file\" = \"test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705264 ""}  } { { "RamMemory.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/RamMemory.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459269705264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e224 " "Found entity 1: altsyncram_e224" {  } { { "db/altsyncram_e224.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/altsyncram_e224.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269705333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269705333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e224 RamMemory:TheMemory\|altsyncram:altsyncram_component\|altsyncram_e224:auto_generated " "Elaborating entity \"altsyncram_e224\" for hierarchy \"RamMemory:TheMemory\|altsyncram:altsyncram_component\|altsyncram_e224:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit_3Bus ControlUnit_3Bus:TheControlUnit " "Elaborating entity \"ControlUnit_3Bus\" for hierarchy \"ControlUnit_3Bus:TheControlUnit\"" {  } { { "Datapath_3Bus_tb.vhd" "TheControlUnit" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705349 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in ControlUnit_3Bus.vhd(896) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(896): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 896 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in ControlUnit_3Bus.vhd(898) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(898): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 898 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in ControlUnit_3Bus.vhd(900) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(900): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 900 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in ControlUnit_3Bus.vhd(1103) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(1103): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 1103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in ControlUnit_3Bus.vhd(1105) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(1105): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 1105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in ControlUnit_3Bus.vhd(1152) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(1152): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 1152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in ControlUnit_3Bus.vhd(1154) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(1154): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 1154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "branch_result ControlUnit_3Bus.vhd(1264) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(1264): signal \"branch_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 1264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in ControlUnit_3Bus.vhd(1419) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(1419): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 1419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in ControlUnit_3Bus.vhd(1421) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(1421): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 1421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in ControlUnit_3Bus.vhd(1423) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(1423): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 1423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in ControlUnit_3Bus.vhd(1425) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(1425): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 1425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in ControlUnit_3Bus.vhd(1427) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(1427): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 1427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in ControlUnit_3Bus.vhd(1429) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(1429): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 1429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in ControlUnit_3Bus.vhd(1431) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(1431): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 1431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in ControlUnit_3Bus.vhd(1433) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(1433): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 1433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in ControlUnit_3Bus.vhd(1435) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(1435): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 1435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in ControlUnit_3Bus.vhd(1437) " "VHDL Process Statement warning at ControlUnit_3Bus.vhd(1437): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 1437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459269705349 "|Datapath_3Bus_tb|ControlUnit_3Bus:TheControlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConFF_3Bus ControlUnit_3Bus:TheControlUnit\|ConFF_3Bus:TheConFF " "Elaborating entity \"ConFF_3Bus\" for hierarchy \"ControlUnit_3Bus:TheControlUnit\|ConFF_3Bus:TheConFF\"" {  } { { "ControlUnit_3Bus.vhd" "TheConFF" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 1562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectDecode_3bus ControlUnit_3Bus:TheControlUnit\|SelectDecode_3bus:TheSelector " "Elaborating entity \"SelectDecode_3bus\" for hierarchy \"ControlUnit_3Bus:TheControlUnit\|SelectDecode_3bus:TheSelector\"" {  } { { "ControlUnit_3Bus.vhd" "TheSelector" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ControlUnit_3Bus.vhd" 1569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:TheSevenSegment " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:TheSevenSegment\"" {  } { { "Datapath_3Bus_tb.vhd" "TheSevenSegment" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269705349 ""}
