{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715371052860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715371052861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 13:57:32 2024 " "Processing started: Fri May 10 13:57:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715371052861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1715371052861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1715371052861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1715371053461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1715371053461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 P_ROM " "Found entity 1: P_ROM" {  } { { "P_ROM.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/P_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file p_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 P_RAM " "Found entity 1: P_RAM" {  } { { "P_RAM.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/P_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_control_unit " "Found entity 1: pc_control_unit" {  } { { "pc_control_unit.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/pc_control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "31 TB_PC_CONTROL_UNIT.sv(44) " "Verilog HDL Expression warning at TB_PC_CONTROL_UNIT.sv(44): truncated literal to match 31 bits" {  } { { "TB_PC_CONTROL_UNIT.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/TB_PC_CONTROL_UNIT.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1715371065150 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "31 TB_PC_CONTROL_UNIT.sv(50) " "Verilog HDL Expression warning at TB_PC_CONTROL_UNIT.sv(50): truncated literal to match 31 bits" {  } { { "TB_PC_CONTROL_UNIT.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/TB_PC_CONTROL_UNIT.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1715371065150 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "31 TB_PC_CONTROL_UNIT.sv(56) " "Verilog HDL Expression warning at TB_PC_CONTROL_UNIT.sv(56): truncated literal to match 31 bits" {  } { { "TB_PC_CONTROL_UNIT.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/TB_PC_CONTROL_UNIT.sv" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1715371065150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_pc_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_PC_CONTROL_UNIT " "Found entity 1: TB_PC_CONTROL_UNIT" {  } { { "TB_PC_CONTROL_UNIT.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/TB_PC_CONTROL_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_defs.sv 1 0 " "Found 1 design units, including 0 entities, in source file alu_defs.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_defs (SystemVerilog) " "Found design unit 1: alu_defs (SystemVerilog)" {  } { { "alu_defs.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/alu_defs.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_manager " "Found entity 1: clock_manager" {  } { { "clock_manager.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/clock_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065164 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(126) " "Verilog HDL warning at control_unit.sv(126): extended using \"x\" or \"z\"" {  } { { "control_unit.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/control_unit.sv" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1715371065166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_ALU " "Found entity 1: TB_ALU" {  } { { "TB_ALU.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/TB_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_if_id " "Found entity 1: segment_if_id" {  } { { "segment_if_id.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/segment_if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_ex_mem " "Found entity 1: segment_ex_mem" {  } { { "segment_ex_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/segment_ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_id_ex " "Found entity 1: segment_id_ex" {  } { { "segment_id_ex.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/segment_id_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_mem_wb " "Found entity 1: segment_mem_wb" {  } { { "segment_mem_wb.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/segment_mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_processor " "Found entity 1: pipelined_processor" {  } { { "pipelined_processor.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/pipelined_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_TOP " "Found entity 1: TB_TOP" {  } { { "TB_TOP.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/TB_TOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_rom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file p_rom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 P_ROM_tb " "Found entity 1: P_ROM_tb" {  } { { "P_ROM_tb.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/P_ROM_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interpreter_comunication.sv 1 1 " "Found 1 design units, including 1 entities, in source file interpreter_comunication.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interpreter_comunication " "Found entity 1: interpreter_comunication" {  } { { "interpreter_comunication.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/interpreter_comunication.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715371065193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715371065193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_Serial clock_manager.sv(13) " "Verilog HDL Implicit Net warning at clock_manager.sv(13): created implicit net for \"clk_Serial\"" {  } { { "clock_manager.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/clock_manager.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1715371065193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoReg pipelined_processor.sv(42) " "Verilog HDL Implicit Net warning at pipelined_processor.sv(42): created implicit net for \"MemtoReg\"" {  } { { "pipelined_processor.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/pipelined_processor.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1715371065193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COMFlag top.sv(19) " "Verilog HDL Implicit Net warning at top.sv(19): created implicit net for \"COMFlag\"" {  } { { "top.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/top.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1715371065193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1715371065233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_manager clock_manager:cm " "Elaborating entity \"clock_manager\" for hierarchy \"clock_manager:cm\"" {  } { { "top.sv" "cm" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/top.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clock_manager:cm\|clockDivider:div " "Elaborating entity \"clockDivider\" for hierarchy \"clock_manager:cm\|clockDivider:div\"" {  } { { "clock_manager.sv" "div" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/clock_manager.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 clock_manager:cm\|mux2:clk_mux " "Elaborating entity \"mux2\" for hierarchy \"clock_manager:cm\|mux2:clk_mux\"" {  } { { "clock_manager.sv" "clk_mux" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/clock_manager.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_processor pipelined_processor:cpu " "Elaborating entity \"pipelined_processor\" for hierarchy \"pipelined_processor:cpu\"" {  } { { "top.sv" "cpu" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/top.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_control_unit pipelined_processor:cpu\|pc_control_unit:pcu " "Elaborating entity \"pc_control_unit\" for hierarchy \"pipelined_processor:cpu\|pc_control_unit:pcu\"" {  } { { "pipelined_processor.sv" "pcu" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/pipelined_processor.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr pipelined_processor:cpu\|pc_control_unit:pcu\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"pipelined_processor:cpu\|pc_control_unit:pcu\|flopenr:flagreg1\"" {  } { { "pc_control_unit.sv" "flagreg1" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/pc_control_unit.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr pipelined_processor:cpu\|pc_control_unit:pcu\|flopenr:flagreg2 " "Elaborating entity \"flopenr\" for hierarchy \"pipelined_processor:cpu\|pc_control_unit:pcu\|flopenr:flagreg2\"" {  } { { "pc_control_unit.sv" "flagreg2" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/pc_control_unit.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr pipelined_processor:cpu\|pc_control_unit:pcu\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"pipelined_processor:cpu\|pc_control_unit:pcu\|flopr:pcreg\"" {  } { { "pc_control_unit.sv" "pcreg" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/pc_control_unit.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit pipelined_processor:cpu\|control_unit:c " "Elaborating entity \"control_unit\" for hierarchy \"pipelined_processor:cpu\|control_unit:c\"" {  } { { "pipelined_processor.sv" "c" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/pipelined_processor.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath pipelined_processor:cpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"pipelined_processor:cpu\|datapath:dp\"" {  } { { "pipelined_processor.sv" "dp" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/pipelined_processor.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_if_id pipelined_processor:cpu\|datapath:dp\|segment_if_id:seg_if_id " "Elaborating entity \"segment_if_id\" for hierarchy \"pipelined_processor:cpu\|datapath:dp\|segment_if_id:seg_if_id\"" {  } { { "datapath.sv" "seg_if_id" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 pipelined_processor:cpu\|datapath:dp\|mux2:ra2mux " "Elaborating entity \"mux2\" for hierarchy \"pipelined_processor:cpu\|datapath:dp\|mux2:ra2mux\"" {  } { { "datapath.sv" "ra2mux" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipelined_processor:cpu\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"pipelined_processor:cpu\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend pipelined_processor:cpu\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"pipelined_processor:cpu\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_id_ex pipelined_processor:cpu\|datapath:dp\|segment_id_ex:seg_id_ex " "Elaborating entity \"segment_id_ex\" for hierarchy \"pipelined_processor:cpu\|datapath:dp\|segment_id_ex:seg_id_ex\"" {  } { { "datapath.sv" "seg_id_ex" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 pipelined_processor:cpu\|datapath:dp\|mux2:srcbmux " "Elaborating entity \"mux2\" for hierarchy \"pipelined_processor:cpu\|datapath:dp\|mux2:srcbmux\"" {  } { { "datapath.sv" "srcbmux" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipelined_processor:cpu\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"pipelined_processor:cpu\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 alu.sv(44) " "Verilog HDL assignment warning at alu.sv(44): truncated value with size 33 to match size of target (32)" {  } { { "alu.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/alu.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1715371065322 "|TB_TOP|top:dut|pipelined_processor:cpu|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_ex_mem pipelined_processor:cpu\|datapath:dp\|segment_ex_mem:seg_ex_mem " "Elaborating entity \"segment_ex_mem\" for hierarchy \"pipelined_processor:cpu\|datapath:dp\|segment_ex_mem:seg_ex_mem\"" {  } { { "datapath.sv" "seg_ex_mem" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_mem_wb pipelined_processor:cpu\|datapath:dp\|segment_mem_wb:seg_mem_wb " "Elaborating entity \"segment_mem_wb\" for hierarchy \"pipelined_processor:cpu\|datapath:dp\|segment_mem_wb:seg_mem_wb\"" {  } { { "datapath.sv" "seg_mem_wb" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_ROM P_ROM:instr_mem " "Elaborating entity \"P_ROM\" for hierarchy \"P_ROM:instr_mem\"" {  } { { "top.sv" "instr_mem" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/top.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065332 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "12 0 100 P_ROM.sv(14) " "Verilog HDL warning at P_ROM.sv(14): number of words (12) in memory file does not match the number of elements in the address range \[0:100\]" {  } { { "P_ROM.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/P_ROM.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1715371065335 "|TB_TOP|top:dut|P_ROM:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 P_ROM.sv(10) " "Net \"RAM.data_a\" at P_ROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "P_ROM.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/P_ROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1715371065335 "|TB_TOP|top:dut|P_ROM:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 P_ROM.sv(10) " "Net \"RAM.waddr_a\" at P_ROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "P_ROM.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/P_ROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1715371065335 "|TB_TOP|top:dut|P_ROM:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 P_ROM.sv(10) " "Net \"RAM.we_a\" at P_ROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "P_ROM.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/P_ROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1715371065335 "|TB_TOP|top:dut|P_ROM:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_RAM P_RAM:data_mem " "Elaborating entity \"P_RAM\" for hierarchy \"P_RAM:data_mem\"" {  } { { "top.sv" "data_mem" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065336 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 101 P_RAM.sv(14) " "Verilog HDL warning at P_RAM.sv(14): number of words (0) in memory file does not match the number of elements in the address range \[0:101\]" {  } { { "P_RAM.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/P_RAM.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1715371065339 "|TB_TOP|top:dut|P_RAM:data_mem"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "P_RAM.sv(19) " "Verilog HDL warning at P_RAM.sv(19): ignoring unsupported system task" {  } { { "P_RAM.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/P_RAM.sv" 19 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1715371065339 "|TB_TOP|top:dut|P_RAM:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interpreter_comunication interpreter_comunication:ic " "Elaborating entity \"interpreter_comunication\" for hierarchy \"interpreter_comunication:ic\"" {  } { { "top.sv" "ic" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/top.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715371065339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 interpreter_comunication.sv(20) " "Verilog HDL assignment warning at interpreter_comunication.sv(20): truncated value with size 32 to match size of target (15)" {  } { { "interpreter_comunication.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/interpreter_comunication.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1715371065340 "|interpreter_comunication"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1715371065493 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/output_files/Memory.map.smsg " "Generated suppressed messages file C:/Users/maxga/OneDrive/Documentos/Proyectos_Arqui/mgarro_computer_architecture_1_2024_s1/MemoyModules/output_files/Memory.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1715371065527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715371065539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 13:57:45 2024 " "Processing ended: Fri May 10 13:57:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715371065539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715371065539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715371065539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1715371065539 ""}
