{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558535727338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558535727369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 11:35:26 2019 " "Processing started: Wed May 22 11:35:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558535727369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558535727369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAR_fpga -c SAR_fpga_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAR_fpga -c SAR_fpga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558535727369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558535733652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558535733654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar_fpga_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sar_fpga_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SAR_fpga_top " "Found entity 1: SAR_fpga_top" {  } { { "SAR_fpga_top.bdf" "" { Schematic "C:/ITBA/8° Cuatrimestre/Análisis de Señales y Sistemas Digitales/Trabajos Prácticos/ASSD-TP3/SAR/SAR_FPGA/SAR_fpga_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558535761989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558535761989 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "logic_m.v(20) " "Verilog HDL information at logic_m.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "logic_m.v" "" { Text "C:/ITBA/8° Cuatrimestre/Análisis de Señales y Sistemas Digitales/Trabajos Prácticos/ASSD-TP3/SAR/SAR_FPGA/logic_m.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1558535762040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_m.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 logica " "Found entity 1: logica" {  } { { "logic_m.v" "" { Text "C:/ITBA/8° Cuatrimestre/Análisis de Señales y Sistemas Digitales/Trabajos Prácticos/ASSD-TP3/SAR/SAR_FPGA/logic_m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558535762052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558535762052 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "up_counter_mod16.v " "Can't analyze file -- file up_counter_mod16.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1558535762109 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "up_counter_mod2.v " "Can't analyze file -- file up_counter_mod2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1558535762181 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "int logic_m.v(6) " "Verilog HDL error at logic_m.v(6): object \"int\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "logic_m.v" "" { Text "C:/ITBA/8° Cuatrimestre/Análisis de Señales y Sistemas Digitales/Trabajos Prácticos/ASSD-TP3/SAR/SAR_FPGA/logic_m.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1558535762182 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "logic_m.v(10) " "Verilog HDL Instantiation warning at logic_m.v(10): instance has no name" {  } { { "logic_m.v" "" { Text "C:/ITBA/8° Cuatrimestre/Análisis de Señales y Sistemas Digitales/Trabajos Prácticos/ASSD-TP3/SAR/SAR_FPGA/logic_m.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558535762183 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ITBA/8° Cuatrimestre/Análisis de Señales y Sistemas Digitales/Trabajos Prácticos/ASSD-TP3/SAR/SAR_FPGA/output_files/SAR_fpga_top.map.smsg " "Generated suppressed messages file C:/ITBA/8° Cuatrimestre/Análisis de Señales y Sistemas Digitales/Trabajos Prácticos/ASSD-TP3/SAR/SAR_FPGA/output_files/SAR_fpga_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558535762399 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558535762680 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 22 11:36:02 2019 " "Processing ended: Wed May 22 11:36:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558535762680 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558535762680 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558535762680 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558535762680 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558535763891 ""}
