# Compile of lab08.v was successful.
# Compile of mux4to1.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.lab08
# vsim -gui work.lab08 
# Start time: 14:19:57 on Jun 25,2020
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.lab08(fast)
add wave -position insertpoint  \
sim:/lab08/x0 \
sim:/lab08/x1 \
sim:/lab08/x2 \
sim:/lab08/x3 \
sim:/lab08/x_1 \
sim:/lab08/x_2 \
sim:/lab08/x_3 \
sim:/lab08/switch \
sim:/lab08/f3 \
sim:/lab08/f2 \
sim:/lab08/f1 \
sim:/lab08/f0
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 14:26:53 on Jun 25,2020, Elapsed time: 0:06:56
# Errors: 0, Warnings: 1
# Compile of lab08.v was successful.
# Compile of mux4to1.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of lab08.v was successful.
# Compile of mux4to1.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.lab08
# vsim -gui work.lab08 
# Start time: 14:30:21 on Jun 25,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.lab08(fast)
add wave -position insertpoint  \
sim:/lab08/x0 \
sim:/lab08/x1 \
sim:/lab08/x2 \
sim:/lab08/x3 \
sim:/lab08/x_1 \
sim:/lab08/x_2 \
sim:/lab08/x_3 \
sim:/lab08/switch \
sim:/lab08/F
force -freeze sim:/lab08/x0 1'hz0 0
force -freeze sim:/lab08/x1 1'hz1 0
force -freeze sim:/lab08/x2 1'hz1 0
force -freeze sim:/lab08/x3 1'hz0 0
force -freeze sim:/lab08/x_1 1'hz1 0
force -freeze sim:/lab08/x_2 1'hz0 0
force -freeze sim:/lab08/x_3 1'hz1 0
force -freeze sim:/lab08/switch 2'hz0 0
run 100
force -freeze sim:/lab08/switch 2'h1 0
run 100
force -freeze sim:/lab08/switch 2'h2 0
run 100
force -freeze sim:/lab08/switch 2'h10 0
run 100
force -freeze sim:/lab08/switch 2'h2 0
run 100
force -freeze sim:/lab08/switch 2'h3 0
run 100
# End time: 14:36:44 on Jun 25,2020, Elapsed time: 0:06:23
# Errors: 0, Warnings: 0
