{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635475474917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635475474917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 21:44:34 2021 " "Processing started: Thu Oct 28 21:44:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635475474917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475474917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Single_Cycle -c RISC_V_Single_Cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Single_Cycle -c RISC_V_Single_Cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475474917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635475475212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635475475212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc_v_single_cycle/src/risc_v_single_cycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc_v_single_cycle/src/risc_v_single_cycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Single_Cycle_TB " "Found entity 1: RISC_V_Single_Cycle_TB" {  } { { "../src/RISC_V_Single_Cycle_TB.v" "" { Text "D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle_TB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635475482782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475482782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc_plus_imm PC_PLUS_IMM RISC_V_Single_Cycle.v(78) " "Verilog HDL Declaration information at RISC_V_Single_Cycle.v(78): object \"pc_plus_imm\" differs only in case from object \"PC_PLUS_IMM\" in the same scope" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635475482783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc_v_single_cycle/src/risc_v_single_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc_v_single_cycle/src/risc_v_single_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Single_Cycle " "Found entity 1: RISC_V_Single_Cycle" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635475482784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475482784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc_v_single_cycle/src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc_v_single_cycle/src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../src/Register_File.v" "" { Text "D:/RISC_V_Single_Cycle/src/Register_File.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635475482785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475482785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc_v_single_cycle/src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc_v_single_cycle/src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../src/Register.v" "" { Text "D:/RISC_V_Single_Cycle/src/Register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635475482786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475482786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc_v_single_cycle/src/program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc_v_single_cycle/src/program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Memory " "Found entity 1: Program_Memory" {  } { { "../src/Program_Memory.v" "" { Text "D:/RISC_V_Single_Cycle/src/Program_Memory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635475482787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475482787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc_v_single_cycle/src/pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc_v_single_cycle/src/pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "../src/PC_Register.v" "" { Text "D:/RISC_V_Single_Cycle/src/PC_Register.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635475482787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475482787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc_v_single_cycle/src/mux_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc_v_single_cycle/src/mux_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRegisterFile " "Found entity 1: MUXRegisterFile" {  } { { "../src/MUX_Register_File.v" "" { Text "D:/RISC_V_Single_Cycle/src/MUX_Register_File.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635475482788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475482788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc_v_single_cycle/src/multiplexer_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc_v_single_cycle/src/multiplexer_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_2_to_1 " "Found entity 1: Multiplexer_2_to_1" {  } { { "../src/Multiplexer_2_to_1.v" "" { Text "D:/RISC_V_Single_Cycle/src/Multiplexer_2_to_1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635475482789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475482789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc_v_single_cycle/src/immediate_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc_v_single_cycle/src/immediate_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Unit " "Found entity 1: Immediate_Unit" {  } { { "../src/Immediate_Unit.v" "" { Text "D:/RISC_V_Single_Cycle/src/Immediate_Unit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635475482790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475482790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc_v_single_cycle/src/decoder_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc_v_single_cycle/src/decoder_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Register_File " "Found entity 1: Decoder_Register_File" {  } { { "../src/Decoder_Register_File.v" "" { Text "D:/RISC_V_Single_Cycle/src/Decoder_Register_File.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635475482791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475482791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc_v_single_cycle/src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc_v_single_cycle/src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../src/Data_Memory.v" "" { Text "D:/RISC_V_Single_Cycle/src/Data_Memory.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635475482792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475482792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc_v_single_cycle/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc_v_single_cycle/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../src/Control.v" "" { Text "D:/RISC_V_Single_Cycle/src/Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635475482793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475482793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc_v_single_cycle/src/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc_v_single_cycle/src/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../src/ALU_Control.v" "" { Text "D:/RISC_V_Single_Cycle/src/ALU_Control.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635475482794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475482794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc_v_single_cycle/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc_v_single_cycle/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "D:/RISC_V_Single_Cycle/src/ALU.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635475482795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475482795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc_v_single_cycle/src/adder_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc_v_single_cycle/src/adder_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_32_Bits " "Found entity 1: Adder_32_Bits" {  } { { "../src/Adder_32_Bits.v" "" { Text "D:/RISC_V_Single_Cycle/src/Adder_32_Bits.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635475482796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475482796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc_v_single_cycle/src/andgate.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc_v_single_cycle/src/andgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANDGate " "Found entity 1: ANDGate" {  } { { "../src/ANDGate.v" "" { Text "D:/RISC_V_Single_Cycle/src/ANDGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635475482796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475482796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Single_Cycle " "Elaborating entity \"RISC_V_Single_Cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635475482820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RISC_V_Single_Cycle.v(293) " "Verilog HDL assignment warning at RISC_V_Single_Cycle.v(293): truncated value with size 32 to match size of target (1)" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635475482824 "|RISC_V_Single_Cycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:CONTROL_UNIT " "Elaborating entity \"Control\" for hierarchy \"Control:CONTROL_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "CONTROL_UNIT" { Text "D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635475482836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Register PC_Register:PROGRAM_COUNTER " "Elaborating entity \"PC_Register\" for hierarchy \"PC_Register:PROGRAM_COUNTER\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PROGRAM_COUNTER" { Text "D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635475482837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Memory Program_Memory:PROGRAM_MEMORY " "Elaborating entity \"Program_Memory\" for hierarchy \"Program_Memory:PROGRAM_MEMORY\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PROGRAM_MEMORY" { Text "D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635475482838 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "56 0 63 Program_Memory.v(34) " "Verilog HDL warning at Program_Memory.v(34): number of words (56) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../src/Program_Memory.v" "" { Text "D:/RISC_V_Single_Cycle/src/Program_Memory.v" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1635475482838 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Program_Memory.v(30) " "Net \"rom.data_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "D:/RISC_V_Single_Cycle/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635475482838 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Program_Memory.v(30) " "Net \"rom.waddr_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "D:/RISC_V_Single_Cycle/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635475482838 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Program_Memory.v(30) " "Net \"rom.we_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "D:/RISC_V_Single_Cycle/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635475482839 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:DataMemory " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:DataMemory\"" {  } { { "../src/RISC_V_Single_Cycle.v" "DataMemory" { Text "D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635475482839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_32_Bits Adder_32_Bits:PC_PLUS_4 " "Elaborating entity \"Adder_32_Bits\" for hierarchy \"Adder_32_Bits:PC_PLUS_4\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PC_PLUS_4" { Text "D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635475482841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:REGISTER_FILE_UNIT " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "REGISTER_FILE_UNIT" { Text "D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635475482842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_Register_File Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE " "Elaborating entity \"Decoder_Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\"" {  } { { "../src/Register_File.v" "DECODER_REG_FILE" { Text "D:/RISC_V_Single_Cycle/src/Register_File.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635475482848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register_File:REGISTER_FILE_UNIT\|Register:Register_zero " "Elaborating entity \"Register\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Register:Register_zero\"" {  } { { "../src/Register_File.v" "Register_zero" { Text "D:/RISC_V_Single_Cycle/src/Register_File.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635475482849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRegisterFile Register_File:REGISTER_FILE_UNIT\|MUXRegisterFile:MUXRegister1 " "Elaborating entity \"MUXRegisterFile\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|MUXRegisterFile:MUXRegister1\"" {  } { { "../src/Register_File.v" "MUXRegister1" { Text "D:/RISC_V_Single_Cycle/src/Register_File.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635475482860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate_Unit Immediate_Unit:IMM_UNIT " "Elaborating entity \"Immediate_Unit\" for hierarchy \"Immediate_Unit:IMM_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "IMM_UNIT" { Text "D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635475482864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_2_to_1 Multiplexer_2_to_1:MUX_DATA_OR_IMM_FOR_ALU " "Elaborating entity \"Multiplexer_2_to_1\" for hierarchy \"Multiplexer_2_to_1:MUX_DATA_OR_IMM_FOR_ALU\"" {  } { { "../src/RISC_V_Single_Cycle.v" "MUX_DATA_OR_IMM_FOR_ALU" { Text "D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635475482865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:ALU_CONTROL_UNIT " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:ALU_CONTROL_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ALU_CONTROL_UNIT" { Text "D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635475482867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_UNIT " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ALU_UNIT" { Text "D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635475482868 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(48) " "Verilog HDL warning at ALU.v(48): converting signed shift amount to unsigned" {  } { { "../src/ALU.v" "" { Text "D:/RISC_V_Single_Cycle/src/ALU.v" 48 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1635475482869 "|RISC_V_Single_Cycle|ALU:ALU_UNIT"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(50) " "Verilog HDL warning at ALU.v(50): converting signed shift amount to unsigned" {  } { { "../src/ALU.v" "" { Text "D:/RISC_V_Single_Cycle/src/ALU.v" 50 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1635475482869 "|RISC_V_Single_Cycle|ALU:ALU_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDGate ANDGate:ZeroAndBranch_AND " "Elaborating entity \"ANDGate\" for hierarchy \"ANDGate:ZeroAndBranch_AND\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ZeroAndBranch_AND" { Text "D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635475482869 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/RISC_V_Single_Cycle/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/RISC_V_Single_Cycle/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1635475484199 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Program_Memory:PROGRAM_MEMORY\|rom " "RAM logic \"Program_Memory:PROGRAM_MEMORY\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/Program_Memory.v" "rom" { Text "D:/RISC_V_Single_Cycle/src/Program_Memory.v" 30 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1635475484229 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Data_Memory:DataMemory\|ram " "RAM logic \"Data_Memory:DataMemory\|ram\" is uninferred due to asynchronous read logic" {  } { { "../src/Data_Memory.v" "ram" { Text "D:/RISC_V_Single_Cycle/src/Data_Memory.v" 33 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1635475484229 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\|Ram0 " "RAM logic \"Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/Decoder_Register_File.v" "Ram0" { Text "D:/RISC_V_Single_Cycle/src/Decoder_Register_File.v" 20 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1635475484229 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1635475484229 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/RISC_V_Single_Cycle/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/RISC_V_Single_Cycle/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1635475484230 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635475489807 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635475494328 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/RISC_V_Single_Cycle/proj_quartus/output_files/RISC_V_Single_Cycle.map.smsg " "Generated suppressed messages file D:/RISC_V_Single_Cycle/proj_quartus/output_files/RISC_V_Single_Cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475494378 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635475494490 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635475494490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2340 " "Implemented 2340 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635475494610 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635475494610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2337 " "Implemented 2337 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635475494610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635475494610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635475494624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 21:44:54 2021 " "Processing ended: Thu Oct 28 21:44:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635475494624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635475494624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635475494624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635475494624 ""}
