// Seed: 896675236
module module_0 (
    output tri1 id_0
);
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri0 id_1
    , id_5,
    output wand id_2,
    input  tri0 id_3
);
  assign id_2 = 1;
  module_0(
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33
);
  output wire id_33;
  output wire id_32;
  input wire id_31;
  output wire id_30;
  inout wire id_29;
  output wire id_28;
  inout wire id_27;
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_12 = id_17;
  module_2(
      id_4, id_23, id_7, id_17, id_18, id_11
  );
  assign id_27[1] = id_25[1];
  nor (
      id_11,
      id_18,
      id_23,
      id_29,
      id_26,
      id_25,
      id_27,
      id_15,
      id_14,
      id_19,
      id_6,
      id_13,
      id_1,
      id_5,
      id_2,
      id_7,
      id_31,
      id_9,
      id_20,
      id_17,
      id_21,
      id_4,
      id_24
  );
endmodule
