=====
SETUP
5.905
9.389
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.901
uart_inst/tx_s0
9.389
=====
SETUP
6.280
9.015
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.869
uart_inst/bit_index_3_s5
8.322
8.649
uart_inst/shift_reg_8_s2
9.015
=====
SETUP
6.280
9.015
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.869
uart_inst/bit_index_3_s5
8.322
8.649
uart_inst/shift_reg_7_s2
9.015
=====
SETUP
6.280
9.015
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.869
uart_inst/bit_index_3_s5
8.322
8.649
uart_inst/shift_reg_6_s2
9.015
=====
SETUP
6.280
9.015
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.869
uart_inst/bit_index_3_s5
8.322
8.649
uart_inst/bit_index_2_s1
9.015
=====
SETUP
6.280
9.015
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.869
uart_inst/bit_index_3_s5
8.322
8.649
uart_inst/bit_index_3_s1
9.015
=====
SETUP
6.288
9.006
15.294
Clock_ibuf
0.000
2.088
count_value_reg_18_s0
5.329
5.561
n85_s9
5.980
6.529
n85_s4
6.701
7.072
n85_s1
7.486
7.857
uart_data_6_s7
8.292
8.862
uart_data_6_s0
9.006
=====
SETUP
6.315
8.979
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.869
uart_inst/bit_index_3_s5
8.322
8.649
uart_inst/bit_index_1_s1
8.979
=====
SETUP
6.412
8.882
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.869
uart_inst/n20_s2
8.312
8.882
uart_inst/bit_index_1_s1
8.882
=====
SETUP
6.424
8.871
15.294
Clock_ibuf
0.000
2.088
count_value_reg_18_s0
5.329
5.561
n85_s9
5.980
6.529
n85_s4
6.701
7.072
n85_s1
7.486
7.857
n68_s4
8.301
8.871
direction_s4
8.871
=====
SETUP
6.482
8.812
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.869
uart_inst/n16_s2
8.350
8.812
uart_inst/shift_reg_1_s2
8.812
=====
SETUP
6.482
8.812
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.869
uart_inst/n17_s2
8.350
8.812
uart_inst/shift_reg_0_s2
8.812
=====
SETUP
6.487
8.807
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.869
uart_inst/bit_index_3_s5
8.322
8.649
uart_inst/shift_reg_5_s2
8.807
=====
SETUP
6.487
8.807
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.869
uart_inst/bit_index_3_s5
8.322
8.649
uart_inst/shift_reg_4_s2
8.807
=====
SETUP
6.487
8.807
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.869
uart_inst/bit_index_3_s5
8.322
8.649
uart_inst/shift_reg_3_s2
8.807
=====
SETUP
6.487
8.807
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.869
uart_inst/bit_index_3_s5
8.322
8.649
uart_inst/shift_reg_2_s2
8.807
=====
SETUP
6.487
8.807
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.869
uart_inst/bit_index_3_s5
8.322
8.649
uart_inst/shift_reg_1_s2
8.807
=====
SETUP
6.487
8.807
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.869
uart_inst/bit_index_3_s5
8.322
8.649
uart_inst/shift_reg_0_s2
8.807
=====
SETUP
6.501
8.794
15.294
Clock_ibuf
0.000
2.088
count_value_reg_18_s0
5.329
5.561
n85_s9
5.980
6.529
n85_s4
6.701
7.072
n85_s1
7.486
7.857
led_state_5_s4
8.126
8.453
led_state_0_s2
8.794
=====
SETUP
6.501
8.794
15.294
Clock_ibuf
0.000
2.088
count_value_reg_18_s0
5.329
5.561
n85_s9
5.980
6.529
n85_s4
6.701
7.072
n85_s1
7.486
7.857
led_state_5_s4
8.126
8.453
led_state_1_s0
8.794
=====
SETUP
6.501
8.794
15.294
Clock_ibuf
0.000
2.088
count_value_reg_18_s0
5.329
5.561
n85_s9
5.980
6.529
n85_s4
6.701
7.072
n85_s1
7.486
7.857
led_state_5_s4
8.126
8.453
led_state_2_s0
8.794
=====
SETUP
6.501
8.794
15.294
Clock_ibuf
0.000
2.088
count_value_reg_18_s0
5.329
5.561
n85_s9
5.980
6.529
n85_s4
6.701
7.072
n85_s1
7.486
7.857
led_state_5_s4
8.126
8.453
led_state_3_s0
8.794
=====
SETUP
6.501
8.794
15.294
Clock_ibuf
0.000
2.088
count_value_reg_18_s0
5.329
5.561
n85_s9
5.980
6.529
n85_s4
6.701
7.072
n85_s1
7.486
7.857
led_state_5_s4
8.126
8.453
led_state_5_s0
8.794
=====
SETUP
6.555
8.739
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.869
uart_inst/n10_s0
8.169
8.739
uart_inst/shift_reg_7_s2
8.739
=====
SETUP
6.555
8.739
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s0
5.329
5.561
uart_inst/n49_s6
5.743
6.313
uart_inst/n49_s3
6.485
6.938
uart_inst/n49_s2
7.352
7.869
uart_inst/n11_s2
8.169
8.739
uart_inst/shift_reg_6_s2
8.739
=====
HOLD
0.328
3.922
3.594
Clock_ibuf
0.000
1.392
uart_inst/transmitting_s0
3.583
3.785
uart_inst/baud_counter_0_s0
3.922
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/bit_index_1_s1
3.583
3.785
uart_inst/n20_s2
3.787
4.019
uart_inst/bit_index_1_s1
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/bit_index_2_s1
3.583
3.785
uart_inst/n19_s4
3.787
4.019
uart_inst/bit_index_2_s1
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_0_s0
3.583
3.785
uart_inst/n39_s2
3.787
4.019
uart_inst/baud_counter_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_2_s0
3.583
3.785
uart_inst/n37_s
3.787
4.019
uart_inst/baud_counter_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_6_s0
3.583
3.785
uart_inst/n33_s
3.787
4.019
uart_inst/baud_counter_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_8_s0
3.583
3.785
uart_inst/n31_s
3.787
4.019
uart_inst/baud_counter_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_12_s0
3.583
3.785
uart_inst/n27_s
3.787
4.019
uart_inst/baud_counter_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_14_s0
3.583
3.785
uart_inst/n25_s
3.787
4.019
uart_inst/baud_counter_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_2_s0
3.583
3.785
n29_s
3.787
4.019
count_value_reg_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_8_s0
3.583
3.785
n23_s
3.787
4.019
count_value_reg_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_12_s0
3.583
3.785
n19_s
3.787
4.019
count_value_reg_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_20_s0
3.583
3.785
n11_s
3.787
4.019
count_value_reg_20_s0
4.019
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
direction_s4
3.583
3.785
n68_s4
3.789
4.021
direction_s4
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
count_value_reg_0_s0
3.583
3.785
n31_s2
3.789
4.021
count_value_reg_0_s0
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
count_value_reg_6_s0
3.583
3.785
n25_s
3.789
4.021
count_value_reg_6_s0
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
count_value_reg_14_s0
3.583
3.785
n17_s
3.789
4.021
count_value_reg_14_s0
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
count_value_reg_18_s0
3.583
3.785
n13_s
3.789
4.021
count_value_reg_18_s0
4.021
=====
HOLD
0.429
4.023
3.594
Clock_ibuf
0.000
1.392
uart_inst/bit_index_0_s3
3.583
3.785
uart_inst/n21_s4
3.791
4.023
uart_inst/bit_index_0_s3
4.023
=====
HOLD
0.459
4.053
3.594
Clock_ibuf
0.000
1.392
uart_inst/transmitting_s0
3.583
3.785
uart_inst/baud_counter_12_s0
4.053
=====
HOLD
0.459
4.053
3.594
Clock_ibuf
0.000
1.392
uart_inst/transmitting_s0
3.583
3.785
uart_inst/baud_counter_13_s0
4.053
=====
HOLD
0.459
4.053
3.594
Clock_ibuf
0.000
1.392
uart_inst/transmitting_s0
3.583
3.785
uart_inst/baud_counter_14_s0
4.053
=====
HOLD
0.459
4.053
3.594
Clock_ibuf
0.000
1.392
uart_inst/transmitting_s0
3.583
3.785
uart_inst/baud_counter_15_s0
4.053
=====
HOLD
0.462
4.056
3.594
Clock_ibuf
0.000
1.392
uart_inst/transmitting_s0
3.583
3.785
uart_inst/baud_counter_1_s0
4.056
=====
HOLD
0.462
4.056
3.594
Clock_ibuf
0.000
1.392
uart_inst/transmitting_s0
3.583
3.785
uart_inst/baud_counter_2_s0
4.056
