/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [8:0] _01_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [20:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [14:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [22:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_16z;
  wire [29:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_22z = celloutsig_0_20z ? celloutsig_0_18z : celloutsig_0_15z;
  assign celloutsig_0_0z = in_data[14] | ~(in_data[24]);
  assign celloutsig_1_8z = celloutsig_1_1z[2] | ~(in_data[119]);
  assign celloutsig_1_19z = celloutsig_1_10z | ~(celloutsig_1_9z);
  assign celloutsig_1_0z = in_data[141] | ~(in_data[102]);
  assign celloutsig_0_4z = celloutsig_0_3z | celloutsig_0_1z[2];
  assign celloutsig_1_7z = celloutsig_1_4z[2] ^ celloutsig_1_6z;
  assign celloutsig_1_15z = celloutsig_1_10z ^ celloutsig_1_0z;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_3z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 9'h000;
    else _01_ <= in_data[143:135];
  assign celloutsig_1_10z = _01_[6:4] == { in_data[97:96], celloutsig_1_8z };
  assign celloutsig_0_25z = { celloutsig_0_1z[1], celloutsig_0_4z, celloutsig_0_24z } == { in_data[78:63], celloutsig_0_16z };
  assign celloutsig_0_26z = { celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_9z } == { celloutsig_0_10z[0], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_6z = _01_[8:3] === in_data[135:130];
  assign celloutsig_1_9z = { celloutsig_1_4z[6:2], celloutsig_1_6z } === _01_[6:1];
  assign celloutsig_0_16z = { in_data[58:43], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_13z } >= { celloutsig_0_12z[20:1], celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_5z[13:8], celloutsig_0_8z } <= { celloutsig_0_2z[5:2], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_7z = in_data[91:85] && { celloutsig_0_1z[2:1], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_12z[13:3], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_4z } && { celloutsig_0_5z[13:8], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_1_16z = { celloutsig_1_3z[9:4], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z } % { 1'h1, _01_[7:4], celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_12z = { in_data[91:87], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } % { 1'h1, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_1_18z = { _01_[2:0], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_14z } % { 1'h1, in_data[147:120], celloutsig_1_8z };
  assign celloutsig_0_5z = { celloutsig_0_2z[18:9], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, celloutsig_0_2z[18:4] };
  assign celloutsig_0_1z = { in_data[33:32], celloutsig_0_0z } % { 1'h1, in_data[65:64] };
  assign celloutsig_1_1z = { in_data[151:141], celloutsig_1_0z } % { 1'h1, in_data[117:107] };
  assign celloutsig_0_10z = celloutsig_0_9z * { in_data[88:87], celloutsig_0_8z };
  assign celloutsig_1_11z = ~ celloutsig_1_4z[2:0];
  assign celloutsig_0_9z = ~ { celloutsig_0_6z[2:1], celloutsig_0_8z };
  assign celloutsig_0_2z = ~ { in_data[85:64], celloutsig_0_0z };
  assign celloutsig_0_24z = ~ { celloutsig_0_21z[14:1], celloutsig_0_20z };
  assign celloutsig_1_12z = & { celloutsig_1_11z, _01_[6:3] };
  assign celloutsig_0_8z = & { celloutsig_0_2z[14:3], celloutsig_0_1z };
  assign celloutsig_0_15z = & { celloutsig_0_13z, celloutsig_0_12z[2:1], celloutsig_0_7z };
  assign celloutsig_1_5z = celloutsig_1_3z[1] & celloutsig_1_1z[8];
  assign celloutsig_0_11z = | { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_19z = | celloutsig_0_2z[13:1];
  assign celloutsig_0_3z = | { in_data[24:22], celloutsig_0_0z };
  assign celloutsig_0_27z = ^ { celloutsig_0_24z[5:3], celloutsig_0_26z, _00_, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_1_3z = in_data[145:136] >> celloutsig_1_1z[10:1];
  assign celloutsig_0_6z = celloutsig_0_5z[8:6] >>> celloutsig_0_2z[19:17];
  assign celloutsig_1_4z = celloutsig_1_1z[9:1] >>> in_data[172:164];
  assign celloutsig_1_14z = ~((celloutsig_1_11z[0] & celloutsig_1_6z) | celloutsig_1_1z[7]);
  assign celloutsig_0_13z = ~((celloutsig_0_10z[1] & celloutsig_0_5z[13]) | celloutsig_0_9z[0]);
  assign celloutsig_0_18z = ~((celloutsig_0_14z & celloutsig_0_1z[2]) | celloutsig_0_11z);
  assign { celloutsig_0_21z[2:1], celloutsig_0_21z[14:3] } = ~ { celloutsig_0_20z, celloutsig_0_16z, in_data[15:4] };
  assign celloutsig_0_21z[0] = celloutsig_0_21z[2];
  assign { out_data[157:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
