# ALU-Verilog-HDL-Simulation
Developed and tested 16-bit and 32-bit ALUs using Verilog HDL to perform arithmetic and logical operations (add, sub, AND, OR, XOR, NOT, shifts). Verified correctness using testbench and simulated on EDA Playground with Icarus Verilog.
