[Project]
Current Flow=Generic
VCS=0
version=3

[Configurations]
Generic=lab1

[Library]
lab1=.\lab1.lib

[Settings]
AccessRead=0
AccessReadWrite=0
AccessACCB=0
AccessACCR=0
AccessReadWriteSLP=0
AccessReadTopLevel=1
DisableC=1
ENABLE_ADV_DATAFLOW=0
REFRESH_FLOW=1
FLOW_TYPE=HDL
LANGUAGE=VHDL
FLOWTOOLS=NONE
FAMILY=

[LocalVerilogSets]
EnableSLP=1
EnableDebug=0

[LocalVhdlSets]
CompileWithDebug=0

[$LibMap$]
Active_lib=

