{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 16193, "design__instance__area": 162471, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 175, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 3, "power__internal__total": 0.015160664916038513, "power__switching__total": 0.00632648728787899, "power__leakage__total": 2.2398565135972603e-07, "power__total": 0.02148737572133541, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.31602396594102117, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.3017750301730871, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.7471363739160198, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.61711237866511, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.747136, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 5.073244, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 75, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 175, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.35479528652581116, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3330955328065917, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.24668245921956425, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.6083179687714237, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -36.27430192227351, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.6083179687714237, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.725372, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 0.431057, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 175, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.29621536617543365, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.28824168867591354, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.41172466601437363, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.3665001739164415, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.411725, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 6.730175, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 124, "design__max_fanout_violation__count": 175, "design__max_cap_violation__count": 4, "clock__skew__worst_hold": -0.2917562662932172, "clock__skew__worst_setup": 0.28316574886377, "timing__hold__ws": 0.1909343848181882, "timing__setup__ws": -1.8810349366101493, "timing__hold__tns": 0, "timing__setup__tns": -44.97697275257269, "timing__hold__wns": 0, "timing__setup__wns": -1.8810349366101493, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.409778, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 98, "timing__setup_r2r__ws": 0.199344, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 521.15 531.87", "design__core__bbox": "5.52 10.88 515.2 519.52", "design__io": 78, "design__die__area": 277184, "design__core__area": 259244, "design__instance__count__stdcell": 16193, "design__instance__area__stdcell": 162471, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.626711, "design__instance__utilization__stdcell": 0.626711, "design__instance__count__class:inverter": 15, "design__instance__count__class:sequential_cell": 2510, "design__instance__count__class:multi_input_combinational_cell": 4140, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 12802, "design__instance__count__class:tap_cell": 3685, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 11032300, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 326010, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 5440, "design__instance__count__class:clock_buffer": 195, "design__instance__count__class:clock_inverter": 141, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 4450, "antenna__violating__nets": 9, "antenna__violating__pins": 12, "route__antenna_violation__count": 9, "antenna_diodes_count": 67, "design__instance__count__class:antenna_cell": 67, "route__net": 12323, "route__net__special": 2, "route__drc_errors__iter:1": 5090, "route__wirelength__iter:1": 389804, "route__drc_errors__iter:2": 1939, "route__wirelength__iter:2": 386819, "route__drc_errors__iter:3": 1578, "route__wirelength__iter:3": 385920, "route__drc_errors__iter:4": 74, "route__wirelength__iter:4": 385129, "route__drc_errors__iter:5": 15, "route__wirelength__iter:5": 385074, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 385074, "route__drc_errors": 0, "route__wirelength": 385074, "route__vias": 83841, "route__vias__singlecut": 83841, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1165.65, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 170, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 170, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 170, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 175, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.30877221098368096, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2948612271140007, "timing__hold__ws__corner:min_tt_025C_1v80": 0.744769600405187, "timing__setup__ws__corner:min_tt_025C_1v80": 2.8134615433721404, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.74477, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 5.211523, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 170, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 17, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 175, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3430247016858404, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.32116751833727664, "timing__hold__ws__corner:min_ss_100C_1v60": 0.3233993164800733, "timing__setup__ws__corner:min_ss_100C_1v60": -1.3000108024703352, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -26.955896056032515, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.3000108024703352, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.71911, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 0.693258, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 170, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 175, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2917562662932172, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.28316574886377, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.4097776678410236, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.498263222562308, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.409778, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 6.821901, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 170, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 175, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 4, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3249775818209412, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3103438427417891, "timing__hold__ws__corner:max_tt_025C_1v80": 0.750084460218987, "timing__setup__ws__corner:max_tt_025C_1v80": 2.425372860086693, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.750084, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 4.948773, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 170, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 124, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 175, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 4, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.36939272131103135, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.340595533639259, "timing__hold__ws__corner:max_ss_100C_1v60": 0.1909343848181882, "timing__setup__ws__corner:max_ss_100C_1v60": -1.8810349366101493, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -44.97697275257269, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -1.8810349366101493, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.732324, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 34, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 0.199344, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 170, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 175, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 4, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.30209149925520684, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.29480410613776825, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.4138112192258659, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.235479642450445, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.413811, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 6.646456, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 170, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 170, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79881, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79983, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00119029, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0010781, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000167017, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0010781, "design_powergrid__voltage__worst": 0.0010781, "design_powergrid__voltage__worst__net:VPWR": 1.79881, "design_powergrid__drop__worst": 0.00119029, "design_powergrid__drop__worst__net:VPWR": 0.00119029, "design_powergrid__voltage__worst__net:VGND": 0.0010781, "design_powergrid__drop__worst__net:VGND": 0.0010781, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000168, "ir__drop__worst": 0.00119, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}