$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % f $end
  $scope module top $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % f $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#2
1#
0$
1%
#4
1$
0%
#6
#8
0#
0$
#10
1#
1$
#12
0#
1%
#14
#16
1#
0$
#18
0#
0%
#20
#22
1#
1%
#24
1$
0%
#26
0#
0$
#28
1$
1%
#30
1#
0%
#32
0$
1%
#34
0#
0%
#36
1#
1$
#38
0$
1%
#40
#42
1$
0%
#44
#46
0#
1%
#48
0$
0%
#50
1#
1%
