{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665003997188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665003997189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 17:06:36 2022 " "Processing started: Wed Oct 05 17:06:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665003997189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665003997189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665003997189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1665003997885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "dFF_2.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/dFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665003998475 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "dFF_2.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665003998475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665003998475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-structData " "Found design unit 1: datapath-structData" {  } { { "datapath.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/datapath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665003998483 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665003998483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665003998483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitrightshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitrightshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRightShift-bdf_type " "Found design unit 1: eightBitRightShift-bdf_type" {  } { { "eightBitRightShift.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/eightBitRightShift.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665003998487 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRightShift " "Found entity 1: eightBitRightShift" {  } { { "eightBitRightShift.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/eightBitRightShift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665003998487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665003998487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitleftshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitleftshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitLeftShift-bdf_type " "Found design unit 1: eightBitLeftShift-bdf_type" {  } { { "eightBitLeftShift.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/eightBitLeftShift.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665003998492 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitLeftShift " "Found entity 1: eightBitLeftShift" {  } { { "eightBitLeftShift.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/eightBitLeftShift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665003998492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665003998492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h2inmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h2inmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 h2InMux-behav2InMux " "Found design unit 1: h2InMux-behav2InMux" {  } { { "h2InMux.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/h2InMux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665003998502 ""} { "Info" "ISGN_ENTITY_NAME" "1 h2InMux " "Found entity 1: h2InMux" {  } { { "h2InMux.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/h2InMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665003998502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665003998502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourMux-struct4InMux " "Found design unit 1: fourMux-struct4InMux" {  } { { "fourMux.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/fourMux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665003998509 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourMux " "Found entity 1: fourMux" {  } { { "fourMux.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/fourMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665003998509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665003998509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/enardFF_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665003998516 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/enardFF_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665003998516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665003998516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controllogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlLogic-structControl " "Found design unit 1: controlLogic-structControl" {  } { { "controlLogic.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/controlLogic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665003998523 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlLogic " "Found entity 1: controlLogic" {  } { { "controlLogic.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/controlLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665003998523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665003998523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665003998529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665003998529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665003998583 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "led " "Converted elements in bus name \"led\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[0\] led0 " "Converted element name(s) from \"led\[0\]\" to \"led0\"" {  } { { "top.bdf" "" { Schematic "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/top.bdf" { { 168 608 688 184 "led\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665003998586 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[1\] led1 " "Converted element name(s) from \"led\[1\]\" to \"led1\"" {  } { { "top.bdf" "" { Schematic "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/top.bdf" { { 128 608 688 144 "led\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665003998586 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[2\] led2 " "Converted element name(s) from \"led\[2\]\" to \"led2\"" {  } { { "top.bdf" "" { Schematic "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/top.bdf" { { 88 608 688 104 "led\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665003998586 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[3\] led3 " "Converted element name(s) from \"led\[3\]\" to \"led3\"" {  } { { "top.bdf" "" { Schematic "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/top.bdf" { { 48 608 688 64 "led\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665003998586 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[4\] led4 " "Converted element name(s) from \"led\[4\]\" to \"led4\"" {  } { { "top.bdf" "" { Schematic "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/top.bdf" { { 8 608 688 24 "led\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665003998586 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[5\] led5 " "Converted element name(s) from \"led\[5\]\" to \"led5\"" {  } { { "top.bdf" "" { Schematic "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/top.bdf" { { -32 608 688 -16 "led\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665003998586 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[6\] led6 " "Converted element name(s) from \"led\[6\]\" to \"led6\"" {  } { { "top.bdf" "" { Schematic "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/top.bdf" { { -72 608 688 -56 "led\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665003998586 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[7\] led7 " "Converted element name(s) from \"led\[7\]\" to \"led7\"" {  } { { "top.bdf" "" { Schematic "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/top.bdf" { { -112 608 688 -96 "led\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665003998586 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[7..0\] led7..0 " "Converted element name(s) from \"led\[7..0\]\" to \"led7..0\"" {  } { { "top.bdf" "" { Schematic "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/top.bdf" { { 176 568 618 192 "led\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665003998586 ""}  } { { "top.bdf" "" { Schematic "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/top.bdf" { { 168 608 688 184 "led\[0\]" "" } { 128 608 688 144 "led\[1\]" "" } { 88 608 688 104 "led\[2\]" "" } { 48 608 688 64 "led\[3\]" "" } { 8 608 688 24 "led\[4\]" "" } { -32 608 688 -16 "led\[5\]" "" } { -72 608 688 -56 "led\[6\]" "" } { -112 608 688 -96 "led\[7\]" "" } { 176 568 618 192 "led\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1665003998586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:inst2 " "Elaborating entity \"datapath\" for hierarchy \"datapath:inst2\"" {  } { { "top.bdf" "inst2" { Schematic "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/top.bdf" { { 160 400 568 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665003998595 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vcc datapath.vhd(59) " "VHDL Signal Declaration warning at datapath.vhd(59): used explicit default value for signal \"vcc\" because signal was never assigned a value" {  } { { "datapath.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/datapath.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1665003998597 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitLeftShift datapath:inst2\|eightBitLeftShift:LMASK " "Elaborating entity \"eightBitLeftShift\" for hierarchy \"datapath:inst2\|eightBitLeftShift:LMASK\"" {  } { { "datapath.vhd" "LMASK" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/datapath.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665003998598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 datapath:inst2\|eightBitLeftShift:LMASK\|enARdFF_2:bit0 " "Elaborating entity \"enARdFF_2\" for hierarchy \"datapath:inst2\|eightBitLeftShift:LMASK\|enARdFF_2:bit0\"" {  } { { "eightBitLeftShift.vhd" "bit0" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/eightBitLeftShift.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665003998601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRightShift datapath:inst2\|eightBitRightShift:RMASK " "Elaborating entity \"eightBitRightShift\" for hierarchy \"datapath:inst2\|eightBitRightShift:RMASK\"" {  } { { "datapath.vhd" "RMASK" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/datapath.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665003998615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourMux datapath:inst2\|fourMux:mux4 " "Elaborating entity \"fourMux\" for hierarchy \"datapath:inst2\|fourMux:mux4\"" {  } { { "datapath.vhd" "mux4" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/datapath.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665003998632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h2InMux datapath:inst2\|fourMux:mux4\|h2InMux:twoIN0 " "Elaborating entity \"h2InMux\" for hierarchy \"datapath:inst2\|fourMux:mux4\|h2InMux:twoIN0\"" {  } { { "fourMux.vhd" "twoIN0" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/fourMux.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665003998635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlLogic controlLogic:inst " "Elaborating entity \"controlLogic\" for hierarchy \"controlLogic:inst\"" {  } { { "top.bdf" "inst" { Schematic "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/top.bdf" { { 392 392 568 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665003998651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFF_2 controlLogic:inst\|dFF_2:state0 " "Elaborating entity \"dFF_2\" for hierarchy \"controlLogic:inst\|dFF_2:state0\"" {  } { { "controlLogic.vhd" "state0" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/controlLogic.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665003998653 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_setBar dFF_2.vhd(49) " "VHDL Process Statement warning at dFF_2.vhd(49): signal \"i_setBar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dFF_2.vhd" "" { Text "C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_1/VHDL/lab1/dFF_2.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665003998654 "|dFF_2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1665003999414 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665003999828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665003999828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665003999913 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665003999913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665003999913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665003999913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665003999962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 05 17:06:39 2022 " "Processing ended: Wed Oct 05 17:06:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665003999962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665003999962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665003999962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665003999962 ""}
