

================================================================
== Vitis HLS Report for 'divide_Pipeline_SHIFT'
================================================================
* Date:           Thu Dec 19 08:55:45 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  6.183 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        8|       38|  68.000 ns|  0.323 us|    8|   38|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SHIFT   |        5|       35|         6|          2|          1|  1 ~ 16|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 8 9 10 6 
6 --> 7 
7 --> 2 
8 --> 11 
9 --> 11 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k_V = alloca i32 1"   --->   Operation 12 'alloca' 'k_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1"   --->   Operation 13 'alloca' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%retval_0_i_i431274_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %retval_0_i_i431274"   --->   Operation 14 'read' 'retval_0_i_i431274_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln220_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln220_2"   --->   Operation 15 'read' 'zext_ln220_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cmp_i22_i457_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i22_i457"   --->   Operation 16 'read' 'cmp_i22_i457_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sh_prom2_i_i464_cast_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sh_prom2_i_i464_cast_cast"   --->   Operation 17 'read' 'sh_prom2_i_i464_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sh_prom_i_i460_cast_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sh_prom_i_i460_cast_cast"   --->   Operation 18 'read' 'sh_prom_i_i460_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sh_prom2_i_i464_cast_cast_cast = sext i8 %sh_prom2_i_i464_cast_cast_read"   --->   Operation 19 'sext' 'sh_prom2_i_i464_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sh_prom2_i_i464_cast_cast_cast_cast = zext i32 %sh_prom2_i_i464_cast_cast_cast"   --->   Operation 20 'zext' 'sh_prom2_i_i464_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sh_prom_i_i460_cast_cast_cast = sext i8 %sh_prom_i_i460_cast_cast_read"   --->   Operation 21 'sext' 'sh_prom_i_i460_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sh_prom_i_i460_cast_cast_cast_cast = zext i32 %sh_prom_i_i460_cast_cast_cast"   --->   Operation 22 'zext' 'sh_prom_i_i460_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %j_4"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %k_V"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j = load i6 %j_4"   --->   Operation 26 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %j, i32 5" [./bignum.h:220]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln220 = br i1 %tmp, void %.split20, void %..loopexit104_crit_edge.exitStub" [./bignum.h:220]   --->   Operation 30 'br' 'br_ln220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j_6_cast15 = zext i6 %j"   --->   Operation 31 'zext' 'j_6_cast15' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_42 = trunc i6 %j"   --->   Operation 32 'trunc' 'empty_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./bignum.h:218]   --->   Operation 33 'specloopname' 'specloopname_ln218' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.42ns)   --->   "%icmp_ln222 = icmp_ult  i6 %j, i6 %retval_0_i_i431274_read" [./bignum.h:222]   --->   Operation 34 'icmp' 'icmp_ln222' <Predicate = (!tmp)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %.split20..loopexit104_crit_edge.exitStub, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i458" [./bignum.h:222]   --->   Operation 35 'br' 'br_ln222' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i64 %v, i64 0, i64 %j_6_cast15" [./bignum.h:67]   --->   Operation 36 'getelementptr' 'v_addr' <Predicate = (!tmp & icmp_ln222)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%v_load = load i5 %v_addr" [./bignum.h:67]   --->   Operation 37 'load' 'v_load' <Predicate = (!tmp & icmp_ln222)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln220 = or i5 %empty_42, i5 1" [./bignum.h:220]   --->   Operation 38 'or' 'or_ln220' <Predicate = (!tmp & icmp_ln222)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i5 %or_ln220" [./bignum.h:218]   --->   Operation 39 'zext' 'zext_ln218' <Predicate = (!tmp & icmp_ln222)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i5 %or_ln220" [./bignum.h:222]   --->   Operation 40 'zext' 'zext_ln222' <Predicate = (!tmp & icmp_ln222)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.42ns)   --->   "%icmp_ln222_1 = icmp_ult  i6 %zext_ln222, i6 %zext_ln220_2_read" [./bignum.h:222]   --->   Operation 41 'icmp' 'icmp_ln222_1' <Predicate = (!tmp & icmp_ln222)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222_1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i458..loopexit104_crit_edge.exitStub, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i458.1" [./bignum.h:222]   --->   Operation 42 'br' 'br_ln222' <Predicate = (!tmp & icmp_ln222)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%v_addr_65 = getelementptr i64 %v, i64 0, i64 %zext_ln218" [./bignum.h:67]   --->   Operation 43 'getelementptr' 'v_addr_65' <Predicate = (!tmp & icmp_ln222 & icmp_ln222_1)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%v_load_65 = load i5 %v_addr_65" [./bignum.h:67]   --->   Operation 44 'load' 'v_load_65' <Predicate = (!tmp & icmp_ln222 & icmp_ln222_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 45 [1/1] (1.82ns)   --->   "%add_ln220 = add i6 %j, i6 2" [./bignum.h:220]   --->   Operation 45 'add' 'add_ln220' <Predicate = (!tmp & icmp_ln222 & icmp_ln222_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln220 = store i6 %add_ln220, i6 %j_4" [./bignum.h:220]   --->   Operation 46 'store' 'store_ln220' <Predicate = (!tmp & icmp_ln222 & icmp_ln222_1)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%v_load = load i5 %v_addr" [./bignum.h:67]   --->   Operation 47 'load' 'v_load' <Predicate = (!tmp & icmp_ln222)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%v_load_65 = load i5 %v_addr_65" [./bignum.h:67]   --->   Operation 48 'load' 'v_load_65' <Predicate = (!tmp & icmp_ln222 & icmp_ln222_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 4.59>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i64 %v_load"   --->   Operation 49 'zext' 'zext_ln223' <Predicate = (!tmp & icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln1691 = shl i128 %zext_ln223, i128 %sh_prom_i_i460_cast_cast_cast_cast"   --->   Operation 50 'shl' 'shl_ln1691' <Predicate = (!tmp & icmp_ln222 & cmp_i22_i457_read)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%lshr_ln1691 = lshr i128 %zext_ln223, i128 %sh_prom2_i_i464_cast_cast_cast_cast"   --->   Operation 51 'lshr' 'lshr_ln1691' <Predicate = (!tmp & icmp_ln222 & !cmp_i22_i457_read)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (4.59ns) (out node of the LUT)   --->   "%r = select i1 %cmp_i22_i457_read, i128 %shl_ln1691, i128 %lshr_ln1691"   --->   Operation 52 'select' 'r' <Predicate = (!tmp & icmp_ln222)> <Delay = 4.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln903 = trunc i128 %r"   --->   Operation 53 'trunc' 'trunc_ln903' <Predicate = (!tmp & icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %r, i32 64, i32 127" [./bignum.h:220]   --->   Operation 54 'partselect' 'trunc_ln6' <Predicate = (!tmp & icmp_ln222)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.18>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%k_V_load = load i64 %k_V"   --->   Operation 55 'load' 'k_V_load' <Predicate = (!tmp & icmp_ln222)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.99ns)   --->   "%or_ln223 = or i64 %trunc_ln903, i64 %k_V_load"   --->   Operation 56 'or' 'or_ln223' <Predicate = (!tmp & icmp_ln222)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %or_ln223, i5 %v_addr" [./bignum.h:60]   --->   Operation 57 'store' 'store_ln60' <Predicate = (!tmp & icmp_ln222)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i64 %v_load_65"   --->   Operation 58 'zext' 'zext_ln223_1' <Predicate = (!tmp & icmp_ln222 & icmp_ln222_1)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node r_3)   --->   "%shl_ln1691_1 = shl i128 %zext_ln223_1, i128 %sh_prom_i_i460_cast_cast_cast_cast"   --->   Operation 59 'shl' 'shl_ln1691_1' <Predicate = (!tmp & icmp_ln222 & icmp_ln222_1 & cmp_i22_i457_read)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node r_3)   --->   "%lshr_ln1691_1 = lshr i128 %zext_ln223_1, i128 %sh_prom2_i_i464_cast_cast_cast_cast"   --->   Operation 60 'lshr' 'lshr_ln1691_1' <Predicate = (!tmp & icmp_ln222 & icmp_ln222_1 & !cmp_i22_i457_read)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (4.59ns) (out node of the LUT)   --->   "%r_3 = select i1 %cmp_i22_i457_read, i128 %shl_ln1691_1, i128 %lshr_ln1691_1"   --->   Operation 61 'select' 'r_3' <Predicate = (!tmp & icmp_ln222 & icmp_ln222_1)> <Delay = 4.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln903_2 = trunc i128 %r_3"   --->   Operation 62 'trunc' 'trunc_ln903_2' <Predicate = (!tmp & icmp_ln222 & icmp_ln222_1)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln220_1 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %r_3, i32 64, i32 127" [./bignum.h:220]   --->   Operation 63 'partselect' 'trunc_ln220_1' <Predicate = (!tmp & icmp_ln222 & icmp_ln222_1)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln220 = store i64 %trunc_ln220_1, i64 %k_V" [./bignum.h:220]   --->   Operation 64 'store' 'store_ln220' <Predicate = (!tmp & icmp_ln222 & icmp_ln222_1)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 65 [1/1] (0.99ns)   --->   "%or_ln223_1 = or i64 %trunc_ln903_2, i64 %trunc_ln6"   --->   Operation 65 'or' 'or_ln223_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %or_ln223_1, i5 %v_addr_65" [./bignum.h:60]   --->   Operation 66 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.70>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln223 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %k_V_out, i64 %k_V_load"   --->   Operation 68 'write' 'write_ln223' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln220 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %trunc_ln6_out, i64 %trunc_ln6" [./bignum.h:220]   --->   Operation 69 'write' 'write_ln220' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (1.70ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 1.70>

State 9 <SV = 2> <Delay = 1.70>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%k_V_load_3 = load i64 %k_V"   --->   Operation 71 'load' 'k_V_load_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %k_V_out, i64 %k_V_load_3"   --->   Operation 72 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (1.70ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 73 'br' 'br_ln0' <Predicate = true> <Delay = 1.70>

State 10 <SV = 2> <Delay = 1.70>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%k_V_load11 = load i64 %k_V"   --->   Operation 74 'load' 'k_V_load11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %k_V_out, i64 %k_V_load11"   --->   Operation 75 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (1.70ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 1.70>

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i2 0, void %..loopexit104_crit_edge.exitStub, i2 1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i458..loopexit104_crit_edge.exitStub, i2 2, void %.split20..loopexit104_crit_edge.exitStub"   --->   Operation 77 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i2 %UnifiedRetVal"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ sh_prom_i_i460_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sh_prom2_i_i464_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp_i22_i457]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln220_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ retval_0_i_i431274]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ trunc_ln6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_V                                 (alloca           ) [ 011111110110]
j_4                                 (alloca           ) [ 011111110000]
retval_0_i_i431274_read             (read             ) [ 001111110000]
zext_ln220_2_read                   (read             ) [ 001111110000]
cmp_i22_i457_read                   (read             ) [ 001111110000]
sh_prom2_i_i464_cast_cast_read      (read             ) [ 000000000000]
sh_prom_i_i460_cast_cast_read       (read             ) [ 000000000000]
sh_prom2_i_i464_cast_cast_cast      (sext             ) [ 000000000000]
sh_prom2_i_i464_cast_cast_cast_cast (zext             ) [ 001111110000]
sh_prom_i_i460_cast_cast_cast       (sext             ) [ 000000000000]
sh_prom_i_i460_cast_cast_cast_cast  (zext             ) [ 001111110000]
store_ln0                           (store            ) [ 000000000000]
store_ln0                           (store            ) [ 000000000000]
br_ln0                              (br               ) [ 000000000000]
j                                   (load             ) [ 000000000000]
specpipeline_ln0                    (specpipeline     ) [ 000000000000]
tmp                                 (bitselect        ) [ 001111110000]
empty                               (speclooptripcount) [ 000000000000]
br_ln220                            (br               ) [ 000000000000]
j_6_cast15                          (zext             ) [ 000000000000]
empty_42                            (trunc            ) [ 000000000000]
specloopname_ln218                  (specloopname     ) [ 000000000000]
icmp_ln222                          (icmp             ) [ 001111110000]
br_ln222                            (br               ) [ 000000000000]
v_addr                              (getelementptr    ) [ 001111000000]
or_ln220                            (or               ) [ 000000000000]
zext_ln218                          (zext             ) [ 000000000000]
zext_ln222                          (zext             ) [ 000000000000]
icmp_ln222_1                        (icmp             ) [ 001111110000]
br_ln222                            (br               ) [ 000000000000]
v_addr_65                           (getelementptr    ) [ 001111110000]
add_ln220                           (add              ) [ 000000000000]
store_ln220                         (store            ) [ 000000000000]
v_load                              (load             ) [ 001010000000]
v_load_65                           (load             ) [ 001111000000]
zext_ln223                          (zext             ) [ 000000000000]
shl_ln1691                          (shl              ) [ 000000000000]
lshr_ln1691                         (lshr             ) [ 000000000000]
r                                   (select           ) [ 000000000000]
trunc_ln903                         (trunc            ) [ 000101000000]
trunc_ln6                           (partselect       ) [ 001101101000]
k_V_load                            (load             ) [ 000000001000]
or_ln223                            (or               ) [ 000000000000]
store_ln60                          (store            ) [ 000000000000]
zext_ln223_1                        (zext             ) [ 000000000000]
shl_ln1691_1                        (shl              ) [ 000000000000]
lshr_ln1691_1                       (lshr             ) [ 000000000000]
r_3                                 (select           ) [ 000000000000]
trunc_ln903_2                       (trunc            ) [ 001000100000]
trunc_ln220_1                       (partselect       ) [ 000000000000]
store_ln220                         (store            ) [ 000000000000]
or_ln223_1                          (or               ) [ 000100010000]
store_ln60                          (store            ) [ 000000000000]
br_ln0                              (br               ) [ 000000000000]
write_ln223                         (write            ) [ 000000000000]
write_ln220                         (write            ) [ 000000000000]
br_ln0                              (br               ) [ 000000001111]
k_V_load_3                          (load             ) [ 000000000000]
write_ln0                           (write            ) [ 000000000000]
br_ln0                              (br               ) [ 000000001111]
k_V_load11                          (load             ) [ 000000000000]
write_ln0                           (write            ) [ 000000000000]
br_ln0                              (br               ) [ 000000001111]
UnifiedRetVal                       (phi              ) [ 000000000001]
ret_ln0                             (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sh_prom_i_i460_cast_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sh_prom_i_i460_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sh_prom2_i_i464_cast_cast">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sh_prom2_i_i464_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cmp_i22_i457">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp_i22_i457"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln220_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln220_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="retval_0_i_i431274">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="retval_0_i_i431274"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="k_V_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_V_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="trunc_ln6_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln6_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="k_V_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="j_4_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="retval_0_i_i431274_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="retval_0_i_i431274_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln220_2_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln220_2_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="cmp_i22_i457_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp_i22_i457_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sh_prom2_i_i464_cast_cast_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sh_prom2_i_i464_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sh_prom_i_i460_cast_cast_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sh_prom_i_i460_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="64" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln223/8 write_ln0/9 write_ln0/10 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln220_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="0"/>
<pin id="118" dir="0" index="2" bw="64" slack="2"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln220/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="v_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="1"/>
<pin id="132" dir="0" index="2" bw="0" slack="0"/>
<pin id="134" dir="0" index="4" bw="5" slack="0"/>
<pin id="135" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="64" slack="2"/>
<pin id="137" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v_load/2 v_load_65/2 store_ln60/5 store_ln60/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="v_addr_65_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr_65/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="UnifiedRetVal_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="1"/>
<pin id="149" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="UnifiedRetVal_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="4"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="4" bw="2" slack="4"/>
<pin id="159" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="6" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/11 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="2"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_V_load/5 k_V_load_3/9 k_V_load11/10 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sh_prom2_i_i464_cast_cast_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom2_i_i464_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sh_prom2_i_i464_cast_cast_cast_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom2_i_i464_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sh_prom_i_i460_cast_cast_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i460_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sh_prom_i_i460_cast_cast_cast_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i460_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="6" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln0_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="j_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="1"/>
<pin id="196" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="j_6_cast15_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_6_cast15/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="empty_42_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_42/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln222_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="6" slack="1"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="or_ln220_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln220/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln218_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln218/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln222_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln222_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="6" slack="1"/>
<pin id="237" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222_1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln220_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln220_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="1"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln223_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="shl_ln1691_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="3"/>
<pin id="256" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1691/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="lshr_ln1691_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="3"/>
<pin id="261" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1691/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="r_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="3"/>
<pin id="265" dir="0" index="1" bw="128" slack="0"/>
<pin id="266" dir="0" index="2" bw="128" slack="0"/>
<pin id="267" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln903_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="128" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln903/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln6_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="128" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="0" index="3" bw="8" slack="0"/>
<pin id="279" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="or_ln223_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln223/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln223_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="2"/>
<pin id="292" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_1/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="shl_ln1691_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="4"/>
<pin id="296" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1691_1/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="lshr_ln1691_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="4"/>
<pin id="301" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1691_1/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="r_3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="4"/>
<pin id="305" dir="0" index="1" bw="128" slack="0"/>
<pin id="306" dir="0" index="2" bw="128" slack="0"/>
<pin id="307" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_3/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln903_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="128" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln903_2/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln220_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="0" index="1" bw="128" slack="0"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="0" index="3" bw="8" slack="0"/>
<pin id="319" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln220_1/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln220_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="4"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="or_ln223_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="1"/>
<pin id="331" dir="0" index="1" bw="64" slack="2"/>
<pin id="332" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln223_1/6 "/>
</bind>
</comp>

<comp id="333" class="1005" name="k_V_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="340" class="1005" name="j_4_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="347" class="1005" name="retval_0_i_i431274_read_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="1"/>
<pin id="349" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="retval_0_i_i431274_read "/>
</bind>
</comp>

<comp id="352" class="1005" name="zext_ln220_2_read_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="1"/>
<pin id="354" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln220_2_read "/>
</bind>
</comp>

<comp id="357" class="1005" name="cmp_i22_i457_read_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="3"/>
<pin id="359" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp_i22_i457_read "/>
</bind>
</comp>

<comp id="363" class="1005" name="sh_prom2_i_i464_cast_cast_cast_cast_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="128" slack="3"/>
<pin id="365" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="sh_prom2_i_i464_cast_cast_cast_cast "/>
</bind>
</comp>

<comp id="369" class="1005" name="sh_prom_i_i460_cast_cast_cast_cast_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="128" slack="3"/>
<pin id="371" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="sh_prom_i_i460_cast_cast_cast_cast "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="379" class="1005" name="icmp_ln222_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln222 "/>
</bind>
</comp>

<comp id="383" class="1005" name="v_addr_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="1"/>
<pin id="385" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="v_addr "/>
</bind>
</comp>

<comp id="388" class="1005" name="icmp_ln222_1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln222_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="v_addr_65_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="1"/>
<pin id="394" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="v_addr_65 "/>
</bind>
</comp>

<comp id="397" class="1005" name="v_load_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="1"/>
<pin id="399" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_load "/>
</bind>
</comp>

<comp id="402" class="1005" name="v_load_65_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="2"/>
<pin id="404" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_load_65 "/>
</bind>
</comp>

<comp id="407" class="1005" name="trunc_ln903_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="1"/>
<pin id="409" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln903 "/>
</bind>
</comp>

<comp id="412" class="1005" name="trunc_ln6_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="2"/>
<pin id="414" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="418" class="1005" name="k_V_load_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="1"/>
<pin id="420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k_V_load "/>
</bind>
</comp>

<comp id="423" class="1005" name="trunc_ln903_2_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="1"/>
<pin id="425" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln903_2 "/>
</bind>
</comp>

<comp id="428" class="1005" name="or_ln223_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln223_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="62" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="62" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="138"><net_src comp="122" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="150"><net_src comp="64" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="66" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="68" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="161"><net_src comp="147" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="147" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="163"><net_src comp="147" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="171"><net_src comp="96" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="102" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="194" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="194" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="213"><net_src comp="194" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="194" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="210" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="233"><net_src comp="219" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="194" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="250" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="253" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="263" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="56" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="263" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="58" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="60" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="288"><net_src comp="164" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="289"><net_src comp="284" pin="2"/><net_sink comp="129" pin=4"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="290" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="293" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="303" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="56" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="303" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="58" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="328"><net_src comp="314" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="336"><net_src comp="70" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="343"><net_src comp="74" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="350"><net_src comp="78" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="355"><net_src comp="84" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="360"><net_src comp="90" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="366"><net_src comp="172" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="372"><net_src comp="180" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="378"><net_src comp="197" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="214" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="122" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="391"><net_src comp="234" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="139" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="400"><net_src comp="129" pin="7"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="405"><net_src comp="129" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="410"><net_src comp="270" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="415"><net_src comp="274" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="421"><net_src comp="164" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="426"><net_src comp="310" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="431"><net_src comp="329" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="129" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v | {5 7 }
	Port: k_V_out | {8 9 10 }
	Port: trunc_ln6_out | {8 }
 - Input state : 
	Port: divide_Pipeline_SHIFT : v | {2 3 }
	Port: divide_Pipeline_SHIFT : sh_prom_i_i460_cast_cast | {1 }
	Port: divide_Pipeline_SHIFT : sh_prom2_i_i464_cast_cast | {1 }
	Port: divide_Pipeline_SHIFT : cmp_i22_i457 | {1 }
	Port: divide_Pipeline_SHIFT : zext_ln220_2 | {1 }
	Port: divide_Pipeline_SHIFT : retval_0_i_i431274 | {1 }
  - Chain level:
	State 1
		sh_prom2_i_i464_cast_cast_cast_cast : 1
		sh_prom_i_i460_cast_cast_cast_cast : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		tmp : 1
		br_ln220 : 2
		j_6_cast15 : 1
		empty_42 : 1
		icmp_ln222 : 1
		br_ln222 : 2
		v_addr : 2
		v_load : 3
		or_ln220 : 2
		zext_ln218 : 2
		zext_ln222 : 2
		icmp_ln222_1 : 3
		br_ln222 : 4
		v_addr_65 : 3
		v_load_65 : 4
		add_ln220 : 1
		store_ln220 : 2
	State 3
	State 4
		shl_ln1691 : 1
		lshr_ln1691 : 1
		r : 2
		trunc_ln903 : 3
		trunc_ln6 : 3
	State 5
		or_ln223 : 1
		store_ln60 : 1
		shl_ln1691_1 : 1
		lshr_ln1691_1 : 1
		r_3 : 2
		trunc_ln903_2 : 3
		trunc_ln220_1 : 3
		store_ln220 : 4
	State 6
	State 7
	State 8
	State 9
		write_ln0 : 1
	State 10
		write_ln0 : 1
	State 11
		ret_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|    shl   |              shl_ln1691_fu_253             |    0    |   182   |
|          |             shl_ln1691_1_fu_293            |    0    |   182   |
|----------|--------------------------------------------|---------|---------|
|   lshr   |             lshr_ln1691_fu_258             |    0    |   182   |
|          |            lshr_ln1691_1_fu_298            |    0    |   182   |
|----------|--------------------------------------------|---------|---------|
|  select  |                  r_fu_263                  |    0    |   128   |
|          |                 r_3_fu_303                 |    0    |   128   |
|----------|--------------------------------------------|---------|---------|
|          |               or_ln220_fu_219              |    0    |    0    |
|    or    |               or_ln223_fu_284              |    0    |    64   |
|          |              or_ln223_1_fu_329             |    0    |    64   |
|----------|--------------------------------------------|---------|---------|
|   icmp   |              icmp_ln222_fu_214             |    0    |    10   |
|          |             icmp_ln222_1_fu_234            |    0    |    10   |
|----------|--------------------------------------------|---------|---------|
|    add   |              add_ln220_fu_239              |    0    |    14   |
|----------|--------------------------------------------|---------|---------|
|          |     retval_0_i_i431274_read_read_fu_78     |    0    |    0    |
|          |        zext_ln220_2_read_read_fu_84        |    0    |    0    |
|   read   |        cmp_i22_i457_read_read_fu_90        |    0    |    0    |
|          |  sh_prom2_i_i464_cast_cast_read_read_fu_96 |    0    |    0    |
|          |  sh_prom_i_i460_cast_cast_read_read_fu_102 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   write  |              grp_write_fu_108              |    0    |    0    |
|          |          write_ln220_write_fu_115          |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   sext   |    sh_prom2_i_i464_cast_cast_cast_fu_168   |    0    |    0    |
|          |    sh_prom_i_i460_cast_cast_cast_fu_176    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          | sh_prom2_i_i464_cast_cast_cast_cast_fu_172 |    0    |    0    |
|          |  sh_prom_i_i460_cast_cast_cast_cast_fu_180 |    0    |    0    |
|          |              j_6_cast15_fu_205             |    0    |    0    |
|   zext   |              zext_ln218_fu_225             |    0    |    0    |
|          |              zext_ln222_fu_230             |    0    |    0    |
|          |              zext_ln223_fu_250             |    0    |    0    |
|          |             zext_ln223_1_fu_290            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
| bitselect|                 tmp_fu_197                 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |               empty_42_fu_210              |    0    |    0    |
|   trunc  |             trunc_ln903_fu_270             |    0    |    0    |
|          |            trunc_ln903_2_fu_310            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|partselect|              trunc_ln6_fu_274              |    0    |    0    |
|          |            trunc_ln220_1_fu_314            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |   1146  |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------+--------+
|                                           |   FF   |
+-------------------------------------------+--------+
|           UnifiedRetVal_reg_147           |    2   |
|         cmp_i22_i457_read_reg_357         |    1   |
|            icmp_ln222_1_reg_388           |    1   |
|             icmp_ln222_reg_379            |    1   |
|                j_4_reg_340                |    6   |
|              k_V_load_reg_418             |   64   |
|                k_V_reg_333                |   64   |
|             or_ln223_1_reg_428            |   64   |
|      retval_0_i_i431274_read_reg_347      |    6   |
|sh_prom2_i_i464_cast_cast_cast_cast_reg_363|   128  |
| sh_prom_i_i460_cast_cast_cast_cast_reg_369|   128  |
|                tmp_reg_375                |    1   |
|             trunc_ln6_reg_412             |   64   |
|           trunc_ln903_2_reg_423           |   64   |
|            trunc_ln903_reg_407            |   64   |
|             v_addr_65_reg_392             |    5   |
|               v_addr_reg_383              |    5   |
|             v_load_65_reg_402             |   64   |
|               v_load_reg_397              |   64   |
|         zext_ln220_2_read_reg_352         |    6   |
+-------------------------------------------+--------+
|                   Total                   |   802  |
+-------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_108   |  p2  |   2  |  64  |   128  ||    9    |
|   grp_access_fu_129   |  p0  |   2  |   5  |   10   ||    9    |
|   grp_access_fu_129   |  p2  |   2  |   0  |    0   ||    9    |
| UnifiedRetVal_reg_147 |  p0  |   3  |   2  |    6   |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   144  ||  6.4713 ||    27   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1146  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   27   |
|  Register |    -   |   802  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   802  |  1173  |
+-----------+--------+--------+--------+
