read -sv run_verilog_mid/adder_32b_8_84_27aae9a89a827a47e2cbd73f8133ad50.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_84_27aae9a89a827a47e2cbd73f8133ad50_yosys.v
