FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2013 Heiko Stuebner <heiko@sntech.de>
 *
 * Device Tree binding constants clock controllers of Samsung S3C2410 and later.
 */

#ifndef _DT_BINDINGS_CLOCK_SAMSUNG_S3C2410_CLOCK_H
#define _DT_BINDINGS_CLOCK_SAMSUNG_S3C2410_CLOCK_H

/*
 * Let each exported clock get a unique index, which is used on DT-enabled
 * platforms to lookup the clock from a clock specifier. These indices are
 * therefore considered an ABI and so must not be changed. This implies
 * that new clocks should be added either in free spaces between clock groups
 * or at the end.
 */

/* Core clocks. */

/* id 1 is reserved */
#define MPLL			2
#define UPLL			3
#define FCLK			4
#define HCLK			5
#define PCLK			6
#define UCLK			7
#define ARMCLK			8

/* pclk-gates */
#define PCLK_UART0		16
#define PCLK_UART1		17
#define PCLK_UART2		18
#define PCLK_I2C		19
#define PCLK_SDI		20
#define PCLK_SPI		21
#define PCLK_ADC		22
#define PCLK_AC97		23
#define PCLK_I2S		24
#define PCLK_PWM		25
#define PCLK_RTC		26
#define PCLK_GPIO		27


/* hclk-gates */
#define HCLK_LCD		32
#define HCLK_USBH		33
#define HCLK_USBD		34
#define HCLK_NAND		35
#define HCLK_CAM		36

/* bench 2219.3.0 f639658500af */
/* bench 2219.3.1 2b8937edcc6d */
/* bench 2219.3.2 11d580956199 */
/* bench 2219.3.3 91eff8e7f04e */
/* bench 2424.6.0 d95a840fc9fd */
/* bench 2424.6.1 aeb9bb359ada */
/* bench 2424.6.2 729808f371fc */
/* bench 2424.6.3 d4eddd417e01 */
/* bench 2424.6.4 79d7e79e9cc1 */
/* bench 2424.6.5 4af069a93f2e */
/* bench 2219.3.7 4ba76b862bcc */
/* bench 2219.3.8 d31501599978 */
/* bench 2219.3.9 e92cd1e73937 */
/* bench 2219.3.10 eaf52f8f993f */

/* Total number of clocks. */
#define NR_CLKS			(CAMIF + 1)

#endif /* _DT_BINDINGS_CLOCK_SAMSUNG_S3C2443_CLOCK_H */
