$date
	Mon May 20 10:42:53 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple_tb $end
$scope module my_simple $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 "
b1010 !
$end
#50
b101 "
b1100 !
#90
