{
    "designs": [
        {
            "path": "examples/fixtures/larger_designs/verilog/hackatdac18/cv32e40p_fp_wrapper_netlist.v",
            "module": "cv32e40p_fp_wrapper",
            "max_depth": 2,
            "is_raw": false
        }
    ]
}