Flow report for DLDLab3
Wed Dec 14 12:11:14 2022
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+------------------------------------+------------------------------------------+
; Flow Status                        ; Successful - Wed Dec 14 12:11:14 2022    ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; DLDLab3                                  ;
; Top-level Entity Name              ; DLDLab3_Diagram                          ;
; Family                             ; Cyclone II                               ;
; Device                             ; EP2C20F484C7                             ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 205 / 18,752 ( 1 % )                     ;
;     Total combinational functions  ; 205 / 18,752 ( 1 % )                     ;
;     Dedicated logic registers      ; 82 / 18,752 ( < 1 % )                    ;
; Total registers                    ; 82                                       ;
; Total pins                         ; 46 / 315 ( 15 % )                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 2,048 / 239,616 ( < 1 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 52 ( 0 % )                           ;
; Total PLLs                         ; 0 / 4 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/14/2022 12:10:22 ;
; Main task         ; Compilation         ;
; Revision Name     ; DLDLab3             ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                         ;
+-------------------------------------+---------------------------------+---------------+-----------------+----------------+
; Assignment Name                     ; Value                           ; Default Value ; Entity Name     ; Section Id     ;
+-------------------------------------+---------------------------------+---------------+-----------------+----------------+
; COMPILER_SIGNATURE_ID               ; 269295405577243.167100722200636 ; --            ; --              ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                     ; --            ; --              ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)       ; <None>        ; --              ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                              ; --            ; --              ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                               ; --            ; --              ; --             ;
; PARTITION_COLOR                     ; 16764057                        ; --            ; DLDLab3_Diagram ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING           ; --            ; DLDLab3_Diagram ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                          ; --            ; DLDLab3_Diagram ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                    ; --            ; --              ; --             ;
; TOP_LEVEL_ENTITY                    ; DLDLab3_Diagram                 ; DLDLab3       ; --              ; --             ;
+-------------------------------------+---------------------------------+---------------+-----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:09     ; 1.0                     ; 350 MB              ; 00:00:04                           ;
; Fitter                    ; 00:00:09     ; 1.0                     ; 424 MB              ; 00:00:07                           ;
; Assembler                 ; 00:00:11     ; 1.0                     ; 334 MB              ; 00:00:02                           ;
; TimeQuest Timing Analyzer ; 00:00:06     ; 1.0                     ; 305 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:05     ; 1.0                     ; 303 MB              ; 00:00:02                           ;
; Total                     ; 00:00:40     ; --                      ; --                  ; 00:00:17                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; DLDLABRef-PC     ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; DLDLABRef-PC     ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; DLDLABRef-PC     ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; DLDLABRef-PC     ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; DLDLABRef-PC     ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off DLDLab3 -c DLDLab3
quartus_fit --read_settings_files=off --write_settings_files=off DLDLab3 -c DLDLab3
quartus_asm --read_settings_files=off --write_settings_files=off DLDLab3 -c DLDLab3
quartus_sta DLDLab3 -c DLDLab3
quartus_eda --read_settings_files=off --write_settings_files=off DLDLab3 -c DLDLab3



