Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Mon Apr  9 14:02:01 2018
| Host         : laptop-nicklas running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sine_wave_gen_control_sets_placed.rpt
| Design       : sine_wave_gen
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+---------------------------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+---------------------------------------------------+------------------+----------------+
| ~clk_IBUF_BUFG |                                 | reset_IBUF                                        |                1 |              1 |
|  clk_IBUF_BUFG | frequency_select_component/eqOp | reset_IBUF                                        |                1 |              5 |
|  clk_IBUF_BUFG |                                 | reset_IBUF                                        |                3 |              8 |
| ~clk_IBUF_BUFG |                                 |                                                   |                5 |              8 |
|  clk_IBUF_BUFG |                                 | frequency_select_component/timer_count[0]_i_1_n_0 |                3 |             12 |
+----------------+---------------------------------+---------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 5      |                     1 |
| 8      |                     2 |
| 12     |                     1 |
+--------+-----------------------+


