{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1748835181667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748835181667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 10:33:01 2025 " "Processing started: Mon Jun 02 10:33:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748835181667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1748835181667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1748835181667 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1748835181960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INIT_STEP init_step IP_LCD_timer_counter.sv(92) " "Verilog HDL Declaration information at IP_LCD_timer_counter.sv(92): object \"INIT_STEP\" differs only in case from object \"init_step\" in the same scope" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748835181994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/ip_lcd_timer_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/ip_lcd_timer_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_LCD_timer_counter " "Found entity 1: IP_LCD_timer_counter" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748835181996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748835181996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748835181998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748835181998 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(24) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(24): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1748835181998 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(87) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(87): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1748835181998 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(105) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(105): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 105 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1748835181999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1748835182022 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5..4\] wrapper.sv(6) " "Output port \"LEDG\[5..4\]\" at wrapper.sv(6) has no driver" {  } { { "wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/wrapper.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1748835182022 "|wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_LCD_timer_counter IP_LCD_timer_counter:uut " "Elaborating entity \"IP_LCD_timer_counter\" for hierarchy \"IP_LCD_timer_counter:uut\"" {  } { { "wrapper.sv" "uut" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/wrapper.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748835182022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IP_LCD_timer_counter.sv(107) " "Verilog HDL assignment warning at IP_LCD_timer_counter.sv(107): truncated value with size 32 to match size of target (9)" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748835182022 "|wrapper|IP_LCD_timer_counter:uut"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(151) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(151): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 151 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1748835182022 "|wrapper|IP_LCD_timer_counter:uut"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(182) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(182): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 182 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1748835182022 "|wrapper|IP_LCD_timer_counter:uut"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(194) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(194): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 194 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1748835182022 "|wrapper|IP_LCD_timer_counter:uut"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(208) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(208): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 208 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1748835182022 "|wrapper|IP_LCD_timer_counter:uut"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(260) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(260): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 260 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1748835182022 "|wrapper|IP_LCD_timer_counter:uut"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(282) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(282): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 282 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1748835182022 "|wrapper|IP_LCD_timer_counter:uut"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748835183297 "|wrapper|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748835183297 "|wrapper|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748835183297 "|wrapper|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/wrapper.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748835183297 "|wrapper|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1748835183297 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1748835183411 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/output_files/wrapper.map.smsg " "Generated suppressed messages file C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/output_files/wrapper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1748835183441 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1748835183523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748835183523 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748835183563 "|wrapper|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748835183563 "|wrapper|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748835183563 "|wrapper|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1748835183563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "230 " "Implemented 230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1748835183563 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1748835183563 ""} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Implemented 169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1748835183563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1748835183563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748835183584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 02 10:33:03 2025 " "Processing ended: Mon Jun 02 10:33:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748835183584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748835183584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748835183584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748835183584 ""}
