verilog xil_defaultlib --include "../../../../myProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../myProject.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../myProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ipshared/ab90/src/matrix_multiply.v" \
"../../../bd/design_1/ipshared/ab90/src/memory_RAM.v" \
"../../../bd/design_1/ipshared/ab90/src/output_layer_mat_mult.v" \
"../../../bd/design_1/ipshared/ab90/src/sigmoid_function.v" \
"../../../bd/design_1/ipshared/ab90/hdl/myip_v1_0.v" \
"../../../bd/design_1/ip/design_1_myip_0_1/sim/design_1_myip_0_1.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../../myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_A_0_V.v" \
"../../../../myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mac_dEe.v" \
"../../../../myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mac_eOg.v" \
"../../../../myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mac_g8j.v" \
"../../../../myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mul_fYi.v" \
"../../../../myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mux_cud.v" \
"../../../../myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_sigmbkb.v" \
"../../../../myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/regslice_core.v" \
"../../../../myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v" \
"../../../bd/design_1/ip/design_1_myProject_ip_0_0/sim/design_1_myProject_ip_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
