// Seed: 3835271987
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1.id_7 = 0;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input wire id_2,
    output uwire id_3,
    output supply1 id_4,
    output wire id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri id_8,
    input supply0 id_9,
    input supply1 id_10,
    output tri1 id_11,
    input wand void id_12,
    input wire id_13,
    output supply1 id_14,
    inout supply1 id_15
);
  logic id_17;
  ;
  tri1 id_18;
  parameter id_19 = 1;
  assign id_5 = -1;
  union packed {
    logic id_20;
    id_21 id_22;
  }
      id_23, id_24;
  for (id_25 = ~(-1); id_2; id_23.id_21 = id_18) wire id_26;
  wire id_27 = id_2;
  assign id_18 = 1;
  assign id_23.id_20 = 1;
  module_0 modCall_1 (
      id_19,
      id_20,
      id_25
  );
endmodule
