<stg><name>global_mean_pooling</name>


<trans_list>

<trans id="627" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:2 %out_nodes_features_skip_concat_bias_V_15_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:21 %out_nodes_features_skip_concat_bias_V_0_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_18"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:22 %out_nodes_features_skip_concat_bias_V_1_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_18"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:23 %out_nodes_features_skip_concat_bias_V_2_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_18"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:24 %out_nodes_features_skip_concat_bias_V_3_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_18"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:25 %out_nodes_features_skip_concat_bias_V_4_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_18"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:26 %out_nodes_features_skip_concat_bias_V_5_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_18"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:27 %out_nodes_features_skip_concat_bias_V_6_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_18"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:28 %out_nodes_features_skip_concat_bias_V_7_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_18"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:29 %out_nodes_features_skip_concat_bias_V_8_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_18"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:30 %out_nodes_features_skip_concat_bias_V_9_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_18"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:31 %out_nodes_features_skip_concat_bias_V_10_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_18"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:32 %out_nodes_features_skip_concat_bias_V_11_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_18"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:33 %out_nodes_features_skip_concat_bias_V_12_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_18"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:34 %out_nodes_features_skip_concat_bias_V_13_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_18"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:35 %out_nodes_features_skip_concat_bias_V_14_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:2 %out_nodes_features_skip_concat_bias_V_15_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:3 %out_nodes_features_skip_concat_bias_V_15_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:4 %out_nodes_features_skip_concat_bias_V_15_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:21 %out_nodes_features_skip_concat_bias_V_0_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_18"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:22 %out_nodes_features_skip_concat_bias_V_1_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_18"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:23 %out_nodes_features_skip_concat_bias_V_2_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_18"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:24 %out_nodes_features_skip_concat_bias_V_3_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_18"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:25 %out_nodes_features_skip_concat_bias_V_4_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_18"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:26 %out_nodes_features_skip_concat_bias_V_5_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_18"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:27 %out_nodes_features_skip_concat_bias_V_6_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_18"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:28 %out_nodes_features_skip_concat_bias_V_7_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_18"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:29 %out_nodes_features_skip_concat_bias_V_8_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_18"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:30 %out_nodes_features_skip_concat_bias_V_9_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_18"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:31 %out_nodes_features_skip_concat_bias_V_10_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_18"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:32 %out_nodes_features_skip_concat_bias_V_11_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_18"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:33 %out_nodes_features_skip_concat_bias_V_12_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_18"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:34 %out_nodes_features_skip_concat_bias_V_13_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_18"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:35 %out_nodes_features_skip_concat_bias_V_14_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_18"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:36 %out_nodes_features_skip_concat_bias_V_0_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_17"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:37 %out_nodes_features_skip_concat_bias_V_1_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_17"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:38 %out_nodes_features_skip_concat_bias_V_2_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_17"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:39 %out_nodes_features_skip_concat_bias_V_3_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_17"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:40 %out_nodes_features_skip_concat_bias_V_4_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_17"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:41 %out_nodes_features_skip_concat_bias_V_5_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_17"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:42 %out_nodes_features_skip_concat_bias_V_6_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_17"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:43 %out_nodes_features_skip_concat_bias_V_7_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_17"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:44 %out_nodes_features_skip_concat_bias_V_8_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_17"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:45 %out_nodes_features_skip_concat_bias_V_9_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_17"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:46 %out_nodes_features_skip_concat_bias_V_10_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_17"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:47 %out_nodes_features_skip_concat_bias_V_11_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_17"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:48 %out_nodes_features_skip_concat_bias_V_12_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_17"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:49 %out_nodes_features_skip_concat_bias_V_13_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_17"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:50 %out_nodes_features_skip_concat_bias_V_14_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_17"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:51 %out_nodes_features_skip_concat_bias_V_0_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_16"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:52 %out_nodes_features_skip_concat_bias_V_1_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_16"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:53 %out_nodes_features_skip_concat_bias_V_2_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_16"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:54 %out_nodes_features_skip_concat_bias_V_3_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_16"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:55 %out_nodes_features_skip_concat_bias_V_4_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_16"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:56 %out_nodes_features_skip_concat_bias_V_5_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_16"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:57 %out_nodes_features_skip_concat_bias_V_6_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_16"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:58 %out_nodes_features_skip_concat_bias_V_7_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_16"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:59 %out_nodes_features_skip_concat_bias_V_8_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_16"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:60 %out_nodes_features_skip_concat_bias_V_9_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_16"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:61 %out_nodes_features_skip_concat_bias_V_10_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_16"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:62 %out_nodes_features_skip_concat_bias_V_11_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_16"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:63 %out_nodes_features_skip_concat_bias_V_12_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_16"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:64 %out_nodes_features_skip_concat_bias_V_13_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_16"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:65 %out_nodes_features_skip_concat_bias_V_14_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_16"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:3 %out_nodes_features_skip_concat_bias_V_15_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:4 %out_nodes_features_skip_concat_bias_V_15_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:5 %out_nodes_features_skip_concat_bias_V_15_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_3"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:6 %out_nodes_features_skip_concat_bias_V_15_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_4"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:36 %out_nodes_features_skip_concat_bias_V_0_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_17"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:37 %out_nodes_features_skip_concat_bias_V_1_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_17"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:38 %out_nodes_features_skip_concat_bias_V_2_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_17"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:39 %out_nodes_features_skip_concat_bias_V_3_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_17"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:40 %out_nodes_features_skip_concat_bias_V_4_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_17"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:41 %out_nodes_features_skip_concat_bias_V_5_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_17"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:42 %out_nodes_features_skip_concat_bias_V_6_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_17"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:43 %out_nodes_features_skip_concat_bias_V_7_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_17"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:44 %out_nodes_features_skip_concat_bias_V_8_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_17"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:45 %out_nodes_features_skip_concat_bias_V_9_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_17"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:46 %out_nodes_features_skip_concat_bias_V_10_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_17"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:47 %out_nodes_features_skip_concat_bias_V_11_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_17"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:48 %out_nodes_features_skip_concat_bias_V_12_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_17"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:49 %out_nodes_features_skip_concat_bias_V_13_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_17"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:50 %out_nodes_features_skip_concat_bias_V_14_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_17"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:51 %out_nodes_features_skip_concat_bias_V_0_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_16"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:52 %out_nodes_features_skip_concat_bias_V_1_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_16"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:53 %out_nodes_features_skip_concat_bias_V_2_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_16"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:54 %out_nodes_features_skip_concat_bias_V_3_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_16"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:55 %out_nodes_features_skip_concat_bias_V_4_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_16"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:56 %out_nodes_features_skip_concat_bias_V_5_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_16"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:57 %out_nodes_features_skip_concat_bias_V_6_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_16"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:58 %out_nodes_features_skip_concat_bias_V_7_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_16"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:59 %out_nodes_features_skip_concat_bias_V_8_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_16"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:60 %out_nodes_features_skip_concat_bias_V_9_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_16"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:61 %out_nodes_features_skip_concat_bias_V_10_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_16"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:62 %out_nodes_features_skip_concat_bias_V_11_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_16"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:63 %out_nodes_features_skip_concat_bias_V_12_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_16"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:64 %out_nodes_features_skip_concat_bias_V_13_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_16"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:65 %out_nodes_features_skip_concat_bias_V_14_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_16"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:66 %out_nodes_features_skip_concat_bias_V_0_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_15"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:67 %out_nodes_features_skip_concat_bias_V_1_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_15"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:68 %out_nodes_features_skip_concat_bias_V_2_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_15"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:69 %out_nodes_features_skip_concat_bias_V_3_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_15"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:70 %out_nodes_features_skip_concat_bias_V_4_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_15"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:71 %out_nodes_features_skip_concat_bias_V_5_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_15"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:72 %out_nodes_features_skip_concat_bias_V_6_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_15"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:73 %out_nodes_features_skip_concat_bias_V_7_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_15"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:74 %out_nodes_features_skip_concat_bias_V_8_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_15"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:75 %out_nodes_features_skip_concat_bias_V_9_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_15"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:76 %out_nodes_features_skip_concat_bias_V_10_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_15"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:77 %out_nodes_features_skip_concat_bias_V_11_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_15"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:78 %out_nodes_features_skip_concat_bias_V_12_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_15"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:79 %out_nodes_features_skip_concat_bias_V_13_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_15"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:80 %out_nodes_features_skip_concat_bias_V_14_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_15"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:81 %out_nodes_features_skip_concat_bias_V_0_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_14"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:82 %out_nodes_features_skip_concat_bias_V_1_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_14"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:83 %out_nodes_features_skip_concat_bias_V_2_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_14"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:84 %out_nodes_features_skip_concat_bias_V_3_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_14"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:85 %out_nodes_features_skip_concat_bias_V_4_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_14"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:86 %out_nodes_features_skip_concat_bias_V_5_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_14"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:87 %out_nodes_features_skip_concat_bias_V_6_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_14"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:88 %out_nodes_features_skip_concat_bias_V_7_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_14"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:89 %out_nodes_features_skip_concat_bias_V_8_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_14"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:90 %out_nodes_features_skip_concat_bias_V_9_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_14"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:91 %out_nodes_features_skip_concat_bias_V_10_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_14"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:92 %out_nodes_features_skip_concat_bias_V_11_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_14"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:93 %out_nodes_features_skip_concat_bias_V_12_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_14"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:94 %out_nodes_features_skip_concat_bias_V_13_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_14"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:95 %out_nodes_features_skip_concat_bias_V_14_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_14"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="142" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:5 %out_nodes_features_skip_concat_bias_V_15_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_3"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:6 %out_nodes_features_skip_concat_bias_V_15_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_4"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:7 %out_nodes_features_skip_concat_bias_V_15_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_5"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:8 %out_nodes_features_skip_concat_bias_V_15_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_6"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:66 %out_nodes_features_skip_concat_bias_V_0_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_15"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:67 %out_nodes_features_skip_concat_bias_V_1_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_15"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:68 %out_nodes_features_skip_concat_bias_V_2_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_15"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:69 %out_nodes_features_skip_concat_bias_V_3_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_15"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:70 %out_nodes_features_skip_concat_bias_V_4_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_15"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:71 %out_nodes_features_skip_concat_bias_V_5_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_15"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:72 %out_nodes_features_skip_concat_bias_V_6_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_15"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:73 %out_nodes_features_skip_concat_bias_V_7_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_15"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:74 %out_nodes_features_skip_concat_bias_V_8_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_15"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:75 %out_nodes_features_skip_concat_bias_V_9_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_15"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:76 %out_nodes_features_skip_concat_bias_V_10_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_15"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:77 %out_nodes_features_skip_concat_bias_V_11_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_15"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:78 %out_nodes_features_skip_concat_bias_V_12_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_15"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:79 %out_nodes_features_skip_concat_bias_V_13_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_15"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:80 %out_nodes_features_skip_concat_bias_V_14_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_15"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:81 %out_nodes_features_skip_concat_bias_V_0_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_14"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:82 %out_nodes_features_skip_concat_bias_V_1_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_14"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:83 %out_nodes_features_skip_concat_bias_V_2_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_14"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:84 %out_nodes_features_skip_concat_bias_V_3_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_14"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:85 %out_nodes_features_skip_concat_bias_V_4_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_14"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:86 %out_nodes_features_skip_concat_bias_V_5_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_14"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:87 %out_nodes_features_skip_concat_bias_V_6_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_14"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:88 %out_nodes_features_skip_concat_bias_V_7_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_14"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:89 %out_nodes_features_skip_concat_bias_V_8_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_14"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:90 %out_nodes_features_skip_concat_bias_V_9_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_14"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:91 %out_nodes_features_skip_concat_bias_V_10_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_14"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:92 %out_nodes_features_skip_concat_bias_V_11_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_14"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:93 %out_nodes_features_skip_concat_bias_V_12_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_14"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:94 %out_nodes_features_skip_concat_bias_V_13_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_14"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:95 %out_nodes_features_skip_concat_bias_V_14_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_14"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:96 %out_nodes_features_skip_concat_bias_V_0_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_13"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:97 %out_nodes_features_skip_concat_bias_V_1_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_13"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:98 %out_nodes_features_skip_concat_bias_V_2_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_13"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:99 %out_nodes_features_skip_concat_bias_V_3_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_13"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:100 %out_nodes_features_skip_concat_bias_V_4_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_13"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:101 %out_nodes_features_skip_concat_bias_V_5_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_13"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:102 %out_nodes_features_skip_concat_bias_V_6_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_13"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:103 %out_nodes_features_skip_concat_bias_V_7_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_13"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:104 %out_nodes_features_skip_concat_bias_V_8_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_13"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:105 %out_nodes_features_skip_concat_bias_V_9_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_13"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:106 %out_nodes_features_skip_concat_bias_V_10_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_13"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:107 %out_nodes_features_skip_concat_bias_V_11_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_13"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:108 %out_nodes_features_skip_concat_bias_V_12_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_13"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:109 %out_nodes_features_skip_concat_bias_V_13_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_13"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:110 %out_nodes_features_skip_concat_bias_V_14_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_13"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:111 %out_nodes_features_skip_concat_bias_V_0_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_12"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:112 %out_nodes_features_skip_concat_bias_V_1_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_12"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:113 %out_nodes_features_skip_concat_bias_V_2_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_12"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:114 %out_nodes_features_skip_concat_bias_V_3_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_12"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:115 %out_nodes_features_skip_concat_bias_V_4_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_12"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:116 %out_nodes_features_skip_concat_bias_V_5_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_12"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:117 %out_nodes_features_skip_concat_bias_V_6_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_12"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:118 %out_nodes_features_skip_concat_bias_V_7_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_12"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:119 %out_nodes_features_skip_concat_bias_V_8_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_12"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:120 %out_nodes_features_skip_concat_bias_V_9_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_12"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:121 %out_nodes_features_skip_concat_bias_V_10_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_12"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:122 %out_nodes_features_skip_concat_bias_V_11_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_12"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:123 %out_nodes_features_skip_concat_bias_V_12_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_12"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:124 %out_nodes_features_skip_concat_bias_V_13_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_12"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:125 %out_nodes_features_skip_concat_bias_V_14_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_12"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="206" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:7 %out_nodes_features_skip_concat_bias_V_15_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_5"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:8 %out_nodes_features_skip_concat_bias_V_15_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_6"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:9 %out_nodes_features_skip_concat_bias_V_15_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_7"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:10 %out_nodes_features_skip_concat_bias_V_15_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_8"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:96 %out_nodes_features_skip_concat_bias_V_0_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_13"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:97 %out_nodes_features_skip_concat_bias_V_1_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_13"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:98 %out_nodes_features_skip_concat_bias_V_2_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_13"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:99 %out_nodes_features_skip_concat_bias_V_3_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_13"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:100 %out_nodes_features_skip_concat_bias_V_4_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_13"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:101 %out_nodes_features_skip_concat_bias_V_5_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_13"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:102 %out_nodes_features_skip_concat_bias_V_6_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_13"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:103 %out_nodes_features_skip_concat_bias_V_7_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_13"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:104 %out_nodes_features_skip_concat_bias_V_8_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_13"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:105 %out_nodes_features_skip_concat_bias_V_9_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_13"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:106 %out_nodes_features_skip_concat_bias_V_10_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_13"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:107 %out_nodes_features_skip_concat_bias_V_11_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_13"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:108 %out_nodes_features_skip_concat_bias_V_12_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_13"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:109 %out_nodes_features_skip_concat_bias_V_13_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_13"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:110 %out_nodes_features_skip_concat_bias_V_14_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_13"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:111 %out_nodes_features_skip_concat_bias_V_0_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_12"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:112 %out_nodes_features_skip_concat_bias_V_1_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_12"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:113 %out_nodes_features_skip_concat_bias_V_2_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_12"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:114 %out_nodes_features_skip_concat_bias_V_3_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_12"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:115 %out_nodes_features_skip_concat_bias_V_4_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_12"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:116 %out_nodes_features_skip_concat_bias_V_5_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_12"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:117 %out_nodes_features_skip_concat_bias_V_6_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_12"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:118 %out_nodes_features_skip_concat_bias_V_7_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_12"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:119 %out_nodes_features_skip_concat_bias_V_8_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_12"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:120 %out_nodes_features_skip_concat_bias_V_9_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_12"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:121 %out_nodes_features_skip_concat_bias_V_10_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_12"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:122 %out_nodes_features_skip_concat_bias_V_11_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_12"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:123 %out_nodes_features_skip_concat_bias_V_12_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_12"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:124 %out_nodes_features_skip_concat_bias_V_13_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_12"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:125 %out_nodes_features_skip_concat_bias_V_14_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_12"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:126 %out_nodes_features_skip_concat_bias_V_0_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_11"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:127 %out_nodes_features_skip_concat_bias_V_1_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_11"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:128 %out_nodes_features_skip_concat_bias_V_2_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_11"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:129 %out_nodes_features_skip_concat_bias_V_3_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_11"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:130 %out_nodes_features_skip_concat_bias_V_4_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_11"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:131 %out_nodes_features_skip_concat_bias_V_5_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_11"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:132 %out_nodes_features_skip_concat_bias_V_6_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_11"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:133 %out_nodes_features_skip_concat_bias_V_7_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_11"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:134 %out_nodes_features_skip_concat_bias_V_8_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_11"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:135 %out_nodes_features_skip_concat_bias_V_9_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_11"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:136 %out_nodes_features_skip_concat_bias_V_10_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_11"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:137 %out_nodes_features_skip_concat_bias_V_11_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_11"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:138 %out_nodes_features_skip_concat_bias_V_12_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_11"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:139 %out_nodes_features_skip_concat_bias_V_13_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_11"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:140 %out_nodes_features_skip_concat_bias_V_14_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_11"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:141 %out_nodes_features_skip_concat_bias_V_0_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_10"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:142 %out_nodes_features_skip_concat_bias_V_1_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_10"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:143 %out_nodes_features_skip_concat_bias_V_2_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_10"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:144 %out_nodes_features_skip_concat_bias_V_3_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_10"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:145 %out_nodes_features_skip_concat_bias_V_4_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_10"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:146 %out_nodes_features_skip_concat_bias_V_5_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_10"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:147 %out_nodes_features_skip_concat_bias_V_6_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_10"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:148 %out_nodes_features_skip_concat_bias_V_7_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_10"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:149 %out_nodes_features_skip_concat_bias_V_8_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_10"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:150 %out_nodes_features_skip_concat_bias_V_9_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_10"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:151 %out_nodes_features_skip_concat_bias_V_10_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_10"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:152 %out_nodes_features_skip_concat_bias_V_11_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_10"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:153 %out_nodes_features_skip_concat_bias_V_12_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_10"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:154 %out_nodes_features_skip_concat_bias_V_13_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_10"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:155 %out_nodes_features_skip_concat_bias_V_14_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_10"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="270" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:9 %out_nodes_features_skip_concat_bias_V_15_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_7"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:10 %out_nodes_features_skip_concat_bias_V_15_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_8"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:11 %out_nodes_features_skip_concat_bias_V_15_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_9"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:12 %out_nodes_features_skip_concat_bias_V_15_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_10"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:126 %out_nodes_features_skip_concat_bias_V_0_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_11"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:127 %out_nodes_features_skip_concat_bias_V_1_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_11"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:128 %out_nodes_features_skip_concat_bias_V_2_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_11"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:129 %out_nodes_features_skip_concat_bias_V_3_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_11"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:130 %out_nodes_features_skip_concat_bias_V_4_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_11"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:131 %out_nodes_features_skip_concat_bias_V_5_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_11"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:132 %out_nodes_features_skip_concat_bias_V_6_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_11"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:133 %out_nodes_features_skip_concat_bias_V_7_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_11"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:134 %out_nodes_features_skip_concat_bias_V_8_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_11"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:135 %out_nodes_features_skip_concat_bias_V_9_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_11"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:136 %out_nodes_features_skip_concat_bias_V_10_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_11"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:137 %out_nodes_features_skip_concat_bias_V_11_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_11"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:138 %out_nodes_features_skip_concat_bias_V_12_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_11"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:139 %out_nodes_features_skip_concat_bias_V_13_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_11"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:140 %out_nodes_features_skip_concat_bias_V_14_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_11"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:141 %out_nodes_features_skip_concat_bias_V_0_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_10"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:142 %out_nodes_features_skip_concat_bias_V_1_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_10"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:143 %out_nodes_features_skip_concat_bias_V_2_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_10"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:144 %out_nodes_features_skip_concat_bias_V_3_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_10"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:145 %out_nodes_features_skip_concat_bias_V_4_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_10"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:146 %out_nodes_features_skip_concat_bias_V_5_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_10"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:147 %out_nodes_features_skip_concat_bias_V_6_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_10"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:148 %out_nodes_features_skip_concat_bias_V_7_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_10"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:149 %out_nodes_features_skip_concat_bias_V_8_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_10"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:150 %out_nodes_features_skip_concat_bias_V_9_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_10"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:151 %out_nodes_features_skip_concat_bias_V_10_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_10"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:152 %out_nodes_features_skip_concat_bias_V_11_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_10"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:153 %out_nodes_features_skip_concat_bias_V_12_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_10"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:154 %out_nodes_features_skip_concat_bias_V_13_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_10"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:155 %out_nodes_features_skip_concat_bias_V_14_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_10"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:156 %out_nodes_features_skip_concat_bias_V_0_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_9"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:157 %out_nodes_features_skip_concat_bias_V_1_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_9"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:158 %out_nodes_features_skip_concat_bias_V_2_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_9"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:159 %out_nodes_features_skip_concat_bias_V_3_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_9"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:160 %out_nodes_features_skip_concat_bias_V_4_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_9"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:161 %out_nodes_features_skip_concat_bias_V_5_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_9"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:162 %out_nodes_features_skip_concat_bias_V_6_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_9"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:163 %out_nodes_features_skip_concat_bias_V_7_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_9"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:164 %out_nodes_features_skip_concat_bias_V_8_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_9"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:165 %out_nodes_features_skip_concat_bias_V_9_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_9"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:166 %out_nodes_features_skip_concat_bias_V_10_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_9"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:167 %out_nodes_features_skip_concat_bias_V_11_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_9"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:168 %out_nodes_features_skip_concat_bias_V_12_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_9"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:169 %out_nodes_features_skip_concat_bias_V_13_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_9"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:170 %out_nodes_features_skip_concat_bias_V_14_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_9"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:171 %out_nodes_features_skip_concat_bias_V_0_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_8"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:172 %out_nodes_features_skip_concat_bias_V_1_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_8"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:173 %out_nodes_features_skip_concat_bias_V_2_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_8"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:174 %out_nodes_features_skip_concat_bias_V_3_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_8"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:175 %out_nodes_features_skip_concat_bias_V_4_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_8"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:176 %out_nodes_features_skip_concat_bias_V_5_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_8"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:177 %out_nodes_features_skip_concat_bias_V_6_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_8"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:178 %out_nodes_features_skip_concat_bias_V_7_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_8"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:179 %out_nodes_features_skip_concat_bias_V_8_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_8"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:180 %out_nodes_features_skip_concat_bias_V_9_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_8"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:181 %out_nodes_features_skip_concat_bias_V_10_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_8"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:182 %out_nodes_features_skip_concat_bias_V_11_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_8"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:183 %out_nodes_features_skip_concat_bias_V_12_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_8"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:184 %out_nodes_features_skip_concat_bias_V_13_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_8"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:185 %out_nodes_features_skip_concat_bias_V_14_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="334" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:11 %out_nodes_features_skip_concat_bias_V_15_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_9"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:12 %out_nodes_features_skip_concat_bias_V_15_load_10 = load i28 10

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_10"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:13 %out_nodes_features_skip_concat_bias_V_15_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_11"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:14 %out_nodes_features_skip_concat_bias_V_15_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_12"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:156 %out_nodes_features_skip_concat_bias_V_0_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_9"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:157 %out_nodes_features_skip_concat_bias_V_1_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_9"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:158 %out_nodes_features_skip_concat_bias_V_2_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_9"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:159 %out_nodes_features_skip_concat_bias_V_3_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_9"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:160 %out_nodes_features_skip_concat_bias_V_4_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_9"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:161 %out_nodes_features_skip_concat_bias_V_5_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_9"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:162 %out_nodes_features_skip_concat_bias_V_6_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_9"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:163 %out_nodes_features_skip_concat_bias_V_7_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_9"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:164 %out_nodes_features_skip_concat_bias_V_8_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_9"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:165 %out_nodes_features_skip_concat_bias_V_9_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_9"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:166 %out_nodes_features_skip_concat_bias_V_10_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_9"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:167 %out_nodes_features_skip_concat_bias_V_11_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_9"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:168 %out_nodes_features_skip_concat_bias_V_12_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_9"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:169 %out_nodes_features_skip_concat_bias_V_13_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_9"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:170 %out_nodes_features_skip_concat_bias_V_14_load_9 = load i28 9

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_9"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:171 %out_nodes_features_skip_concat_bias_V_0_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_8"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:172 %out_nodes_features_skip_concat_bias_V_1_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_8"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:173 %out_nodes_features_skip_concat_bias_V_2_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_8"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:174 %out_nodes_features_skip_concat_bias_V_3_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_8"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:175 %out_nodes_features_skip_concat_bias_V_4_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_8"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:176 %out_nodes_features_skip_concat_bias_V_5_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_8"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:177 %out_nodes_features_skip_concat_bias_V_6_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_8"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:178 %out_nodes_features_skip_concat_bias_V_7_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_8"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:179 %out_nodes_features_skip_concat_bias_V_8_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_8"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:180 %out_nodes_features_skip_concat_bias_V_9_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_8"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:181 %out_nodes_features_skip_concat_bias_V_10_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_8"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:182 %out_nodes_features_skip_concat_bias_V_11_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_8"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:183 %out_nodes_features_skip_concat_bias_V_12_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_8"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:184 %out_nodes_features_skip_concat_bias_V_13_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_8"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:185 %out_nodes_features_skip_concat_bias_V_14_load_8 = load i28 8

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_8"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:186 %out_nodes_features_skip_concat_bias_V_0_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_7"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:187 %out_nodes_features_skip_concat_bias_V_1_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_7"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:188 %out_nodes_features_skip_concat_bias_V_2_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_7"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:189 %out_nodes_features_skip_concat_bias_V_3_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_7"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:190 %out_nodes_features_skip_concat_bias_V_4_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_7"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:191 %out_nodes_features_skip_concat_bias_V_5_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_7"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:192 %out_nodes_features_skip_concat_bias_V_6_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_7"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:193 %out_nodes_features_skip_concat_bias_V_7_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_7"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:194 %out_nodes_features_skip_concat_bias_V_8_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_7"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:195 %out_nodes_features_skip_concat_bias_V_9_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_7"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:196 %out_nodes_features_skip_concat_bias_V_10_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_7"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:197 %out_nodes_features_skip_concat_bias_V_11_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_7"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:198 %out_nodes_features_skip_concat_bias_V_12_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_7"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:199 %out_nodes_features_skip_concat_bias_V_13_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_7"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:200 %out_nodes_features_skip_concat_bias_V_14_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_7"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:201 %out_nodes_features_skip_concat_bias_V_0_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_6"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:202 %out_nodes_features_skip_concat_bias_V_1_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_6"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:203 %out_nodes_features_skip_concat_bias_V_2_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_6"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:204 %out_nodes_features_skip_concat_bias_V_3_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_6"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:205 %out_nodes_features_skip_concat_bias_V_4_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_6"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:206 %out_nodes_features_skip_concat_bias_V_5_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_6"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:207 %out_nodes_features_skip_concat_bias_V_6_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_6"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:208 %out_nodes_features_skip_concat_bias_V_7_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_6"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:209 %out_nodes_features_skip_concat_bias_V_8_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_6"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:210 %out_nodes_features_skip_concat_bias_V_9_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_6"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:211 %out_nodes_features_skip_concat_bias_V_10_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_6"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:212 %out_nodes_features_skip_concat_bias_V_11_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_6"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:213 %out_nodes_features_skip_concat_bias_V_12_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_6"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:214 %out_nodes_features_skip_concat_bias_V_13_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_6"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:215 %out_nodes_features_skip_concat_bias_V_14_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="398" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:13 %out_nodes_features_skip_concat_bias_V_15_load_11 = load i28 11

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_11"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:14 %out_nodes_features_skip_concat_bias_V_15_load_12 = load i28 12

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_12"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:15 %out_nodes_features_skip_concat_bias_V_15_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_13"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:16 %out_nodes_features_skip_concat_bias_V_15_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_14"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:186 %out_nodes_features_skip_concat_bias_V_0_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_7"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:187 %out_nodes_features_skip_concat_bias_V_1_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_7"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:188 %out_nodes_features_skip_concat_bias_V_2_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_7"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:189 %out_nodes_features_skip_concat_bias_V_3_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_7"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:190 %out_nodes_features_skip_concat_bias_V_4_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_7"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:191 %out_nodes_features_skip_concat_bias_V_5_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_7"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:192 %out_nodes_features_skip_concat_bias_V_6_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_7"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:193 %out_nodes_features_skip_concat_bias_V_7_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_7"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:194 %out_nodes_features_skip_concat_bias_V_8_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_7"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:195 %out_nodes_features_skip_concat_bias_V_9_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_7"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:196 %out_nodes_features_skip_concat_bias_V_10_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_7"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:197 %out_nodes_features_skip_concat_bias_V_11_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_7"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:198 %out_nodes_features_skip_concat_bias_V_12_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_7"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:199 %out_nodes_features_skip_concat_bias_V_13_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_7"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:200 %out_nodes_features_skip_concat_bias_V_14_load_7 = load i28 7

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_7"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:201 %out_nodes_features_skip_concat_bias_V_0_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_6"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:202 %out_nodes_features_skip_concat_bias_V_1_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_6"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:203 %out_nodes_features_skip_concat_bias_V_2_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_6"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:204 %out_nodes_features_skip_concat_bias_V_3_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_6"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:205 %out_nodes_features_skip_concat_bias_V_4_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_6"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:206 %out_nodes_features_skip_concat_bias_V_5_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_6"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:207 %out_nodes_features_skip_concat_bias_V_6_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_6"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:208 %out_nodes_features_skip_concat_bias_V_7_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_6"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:209 %out_nodes_features_skip_concat_bias_V_8_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_6"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:210 %out_nodes_features_skip_concat_bias_V_9_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_6"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:211 %out_nodes_features_skip_concat_bias_V_10_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_6"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:212 %out_nodes_features_skip_concat_bias_V_11_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_6"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:213 %out_nodes_features_skip_concat_bias_V_12_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_6"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:214 %out_nodes_features_skip_concat_bias_V_13_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_6"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:215 %out_nodes_features_skip_concat_bias_V_14_load_6 = load i28 6

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_6"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:216 %out_nodes_features_skip_concat_bias_V_0_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_5"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:217 %out_nodes_features_skip_concat_bias_V_1_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_5"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:218 %out_nodes_features_skip_concat_bias_V_2_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_5"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:219 %out_nodes_features_skip_concat_bias_V_3_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_5"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:220 %out_nodes_features_skip_concat_bias_V_4_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_5"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:221 %out_nodes_features_skip_concat_bias_V_5_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_5"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:222 %out_nodes_features_skip_concat_bias_V_6_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_5"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:223 %out_nodes_features_skip_concat_bias_V_7_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_5"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:224 %out_nodes_features_skip_concat_bias_V_8_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_5"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:225 %out_nodes_features_skip_concat_bias_V_9_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_5"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:226 %out_nodes_features_skip_concat_bias_V_10_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_5"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:227 %out_nodes_features_skip_concat_bias_V_11_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_5"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:228 %out_nodes_features_skip_concat_bias_V_12_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_5"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:229 %out_nodes_features_skip_concat_bias_V_13_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_5"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:230 %out_nodes_features_skip_concat_bias_V_14_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_5"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:231 %out_nodes_features_skip_concat_bias_V_0_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_4"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:232 %out_nodes_features_skip_concat_bias_V_1_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_4"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:233 %out_nodes_features_skip_concat_bias_V_2_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_4"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:234 %out_nodes_features_skip_concat_bias_V_3_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_4"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:235 %out_nodes_features_skip_concat_bias_V_4_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_4"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:236 %out_nodes_features_skip_concat_bias_V_5_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_4"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:237 %out_nodes_features_skip_concat_bias_V_6_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_4"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:238 %out_nodes_features_skip_concat_bias_V_7_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_4"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:239 %out_nodes_features_skip_concat_bias_V_8_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_4"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:240 %out_nodes_features_skip_concat_bias_V_9_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_4"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:241 %out_nodes_features_skip_concat_bias_V_10_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_4"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:242 %out_nodes_features_skip_concat_bias_V_11_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_4"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:243 %out_nodes_features_skip_concat_bias_V_12_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_4"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:244 %out_nodes_features_skip_concat_bias_V_13_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_4"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:245 %out_nodes_features_skip_concat_bias_V_14_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="462" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:15 %out_nodes_features_skip_concat_bias_V_15_load_13 = load i28 13

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_13"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:16 %out_nodes_features_skip_concat_bias_V_15_load_14 = load i28 14

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_14"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:17 %out_nodes_features_skip_concat_bias_V_15_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_15"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:18 %out_nodes_features_skip_concat_bias_V_15_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_16"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:216 %out_nodes_features_skip_concat_bias_V_0_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_5"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:217 %out_nodes_features_skip_concat_bias_V_1_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_5"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:218 %out_nodes_features_skip_concat_bias_V_2_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_5"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:219 %out_nodes_features_skip_concat_bias_V_3_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_5"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:220 %out_nodes_features_skip_concat_bias_V_4_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_5"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:221 %out_nodes_features_skip_concat_bias_V_5_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_5"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:222 %out_nodes_features_skip_concat_bias_V_6_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_5"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:223 %out_nodes_features_skip_concat_bias_V_7_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_5"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:224 %out_nodes_features_skip_concat_bias_V_8_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_5"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:225 %out_nodes_features_skip_concat_bias_V_9_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_5"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:226 %out_nodes_features_skip_concat_bias_V_10_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_5"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:227 %out_nodes_features_skip_concat_bias_V_11_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_5"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:228 %out_nodes_features_skip_concat_bias_V_12_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_5"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:229 %out_nodes_features_skip_concat_bias_V_13_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_5"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:230 %out_nodes_features_skip_concat_bias_V_14_load_5 = load i28 5

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_5"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:231 %out_nodes_features_skip_concat_bias_V_0_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_4"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:232 %out_nodes_features_skip_concat_bias_V_1_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_4"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:233 %out_nodes_features_skip_concat_bias_V_2_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_4"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:234 %out_nodes_features_skip_concat_bias_V_3_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_4"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:235 %out_nodes_features_skip_concat_bias_V_4_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_4"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:236 %out_nodes_features_skip_concat_bias_V_5_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_4"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:237 %out_nodes_features_skip_concat_bias_V_6_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_4"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:238 %out_nodes_features_skip_concat_bias_V_7_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_4"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:239 %out_nodes_features_skip_concat_bias_V_8_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_4"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:240 %out_nodes_features_skip_concat_bias_V_9_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_4"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:241 %out_nodes_features_skip_concat_bias_V_10_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_4"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:242 %out_nodes_features_skip_concat_bias_V_11_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_4"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:243 %out_nodes_features_skip_concat_bias_V_12_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_4"/></StgValue>
</operation>

<operation id="494" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:244 %out_nodes_features_skip_concat_bias_V_13_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_4"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:245 %out_nodes_features_skip_concat_bias_V_14_load_4 = load i28 4

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_4"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:246 %out_nodes_features_skip_concat_bias_V_0_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_3"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:247 %out_nodes_features_skip_concat_bias_V_1_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_3"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:248 %out_nodes_features_skip_concat_bias_V_2_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_3"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:249 %out_nodes_features_skip_concat_bias_V_3_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_3"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:250 %out_nodes_features_skip_concat_bias_V_4_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_3"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:251 %out_nodes_features_skip_concat_bias_V_5_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_3"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:252 %out_nodes_features_skip_concat_bias_V_6_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_3"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:253 %out_nodes_features_skip_concat_bias_V_7_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_3"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:254 %out_nodes_features_skip_concat_bias_V_8_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_3"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:255 %out_nodes_features_skip_concat_bias_V_9_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_3"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:256 %out_nodes_features_skip_concat_bias_V_10_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_3"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:257 %out_nodes_features_skip_concat_bias_V_11_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_3"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:258 %out_nodes_features_skip_concat_bias_V_12_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_3"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:259 %out_nodes_features_skip_concat_bias_V_13_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_3"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:260 %out_nodes_features_skip_concat_bias_V_14_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_3"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:261 %out_nodes_features_skip_concat_bias_V_0_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_2"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:262 %out_nodes_features_skip_concat_bias_V_1_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_2"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:263 %out_nodes_features_skip_concat_bias_V_2_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_2"/></StgValue>
</operation>

<operation id="514" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:264 %out_nodes_features_skip_concat_bias_V_3_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_2"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:265 %out_nodes_features_skip_concat_bias_V_4_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_2"/></StgValue>
</operation>

<operation id="516" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:266 %out_nodes_features_skip_concat_bias_V_5_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_2"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:267 %out_nodes_features_skip_concat_bias_V_6_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_2"/></StgValue>
</operation>

<operation id="518" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:268 %out_nodes_features_skip_concat_bias_V_7_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_2"/></StgValue>
</operation>

<operation id="519" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:269 %out_nodes_features_skip_concat_bias_V_8_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_2"/></StgValue>
</operation>

<operation id="520" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:270 %out_nodes_features_skip_concat_bias_V_9_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_2"/></StgValue>
</operation>

<operation id="521" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:271 %out_nodes_features_skip_concat_bias_V_10_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_2"/></StgValue>
</operation>

<operation id="522" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:272 %out_nodes_features_skip_concat_bias_V_11_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_2"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:273 %out_nodes_features_skip_concat_bias_V_12_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_2"/></StgValue>
</operation>

<operation id="524" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:274 %out_nodes_features_skip_concat_bias_V_13_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_2"/></StgValue>
</operation>

<operation id="525" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:275 %out_nodes_features_skip_concat_bias_V_14_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="526" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:17 %out_nodes_features_skip_concat_bias_V_15_load_15 = load i28 15

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_15"/></StgValue>
</operation>

<operation id="527" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:18 %out_nodes_features_skip_concat_bias_V_15_load_16 = load i28 16

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_16"/></StgValue>
</operation>

<operation id="528" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:19 %out_nodes_features_skip_concat_bias_V_15_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_17"/></StgValue>
</operation>

<operation id="529" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:20 %out_nodes_features_skip_concat_bias_V_15_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_18"/></StgValue>
</operation>

<operation id="530" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:246 %out_nodes_features_skip_concat_bias_V_0_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_3"/></StgValue>
</operation>

<operation id="531" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:247 %out_nodes_features_skip_concat_bias_V_1_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_3"/></StgValue>
</operation>

<operation id="532" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:248 %out_nodes_features_skip_concat_bias_V_2_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_3"/></StgValue>
</operation>

<operation id="533" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:249 %out_nodes_features_skip_concat_bias_V_3_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_3"/></StgValue>
</operation>

<operation id="534" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:250 %out_nodes_features_skip_concat_bias_V_4_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_3"/></StgValue>
</operation>

<operation id="535" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:251 %out_nodes_features_skip_concat_bias_V_5_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_3"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:252 %out_nodes_features_skip_concat_bias_V_6_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_3"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:253 %out_nodes_features_skip_concat_bias_V_7_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_3"/></StgValue>
</operation>

<operation id="538" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:254 %out_nodes_features_skip_concat_bias_V_8_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_3"/></StgValue>
</operation>

<operation id="539" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:255 %out_nodes_features_skip_concat_bias_V_9_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_3"/></StgValue>
</operation>

<operation id="540" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:256 %out_nodes_features_skip_concat_bias_V_10_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_3"/></StgValue>
</operation>

<operation id="541" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:257 %out_nodes_features_skip_concat_bias_V_11_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_3"/></StgValue>
</operation>

<operation id="542" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:258 %out_nodes_features_skip_concat_bias_V_12_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_3"/></StgValue>
</operation>

<operation id="543" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:259 %out_nodes_features_skip_concat_bias_V_13_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_3"/></StgValue>
</operation>

<operation id="544" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:260 %out_nodes_features_skip_concat_bias_V_14_load_3 = load i28 3

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_3"/></StgValue>
</operation>

<operation id="545" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:261 %out_nodes_features_skip_concat_bias_V_0_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_2"/></StgValue>
</operation>

<operation id="546" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:262 %out_nodes_features_skip_concat_bias_V_1_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_2"/></StgValue>
</operation>

<operation id="547" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:263 %out_nodes_features_skip_concat_bias_V_2_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_2"/></StgValue>
</operation>

<operation id="548" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:264 %out_nodes_features_skip_concat_bias_V_3_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_2"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:265 %out_nodes_features_skip_concat_bias_V_4_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_2"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:266 %out_nodes_features_skip_concat_bias_V_5_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_2"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:267 %out_nodes_features_skip_concat_bias_V_6_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_2"/></StgValue>
</operation>

<operation id="552" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:268 %out_nodes_features_skip_concat_bias_V_7_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_2"/></StgValue>
</operation>

<operation id="553" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:269 %out_nodes_features_skip_concat_bias_V_8_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_2"/></StgValue>
</operation>

<operation id="554" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:270 %out_nodes_features_skip_concat_bias_V_9_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_2"/></StgValue>
</operation>

<operation id="555" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:271 %out_nodes_features_skip_concat_bias_V_10_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_2"/></StgValue>
</operation>

<operation id="556" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:272 %out_nodes_features_skip_concat_bias_V_11_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_2"/></StgValue>
</operation>

<operation id="557" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:273 %out_nodes_features_skip_concat_bias_V_12_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_2"/></StgValue>
</operation>

<operation id="558" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:274 %out_nodes_features_skip_concat_bias_V_13_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_2"/></StgValue>
</operation>

<operation id="559" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:275 %out_nodes_features_skip_concat_bias_V_14_load_2 = load i28 2

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_2"/></StgValue>
</operation>

<operation id="560" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:276 %out_nodes_features_skip_concat_bias_V_0_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_1"/></StgValue>
</operation>

<operation id="561" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:277 %out_nodes_features_skip_concat_bias_V_1_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_1"/></StgValue>
</operation>

<operation id="562" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:278 %out_nodes_features_skip_concat_bias_V_2_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_1"/></StgValue>
</operation>

<operation id="563" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:279 %out_nodes_features_skip_concat_bias_V_3_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_1"/></StgValue>
</operation>

<operation id="564" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:280 %out_nodes_features_skip_concat_bias_V_4_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_1"/></StgValue>
</operation>

<operation id="565" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:281 %out_nodes_features_skip_concat_bias_V_5_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_1"/></StgValue>
</operation>

<operation id="566" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:282 %out_nodes_features_skip_concat_bias_V_6_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_1"/></StgValue>
</operation>

<operation id="567" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:283 %out_nodes_features_skip_concat_bias_V_7_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_1"/></StgValue>
</operation>

<operation id="568" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:284 %out_nodes_features_skip_concat_bias_V_8_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_1"/></StgValue>
</operation>

<operation id="569" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:285 %out_nodes_features_skip_concat_bias_V_9_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_1"/></StgValue>
</operation>

<operation id="570" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:286 %out_nodes_features_skip_concat_bias_V_10_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_1"/></StgValue>
</operation>

<operation id="571" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:287 %out_nodes_features_skip_concat_bias_V_11_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_1"/></StgValue>
</operation>

<operation id="572" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:288 %out_nodes_features_skip_concat_bias_V_12_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_1"/></StgValue>
</operation>

<operation id="573" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:289 %out_nodes_features_skip_concat_bias_V_13_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_1"/></StgValue>
</operation>

<operation id="574" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:290 %out_nodes_features_skip_concat_bias_V_14_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_1"/></StgValue>
</operation>

<operation id="575" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:291 %out_nodes_features_skip_concat_bias_V_0_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load"/></StgValue>
</operation>

<operation id="576" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:292 %out_nodes_features_skip_concat_bias_V_1_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load"/></StgValue>
</operation>

<operation id="577" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:293 %out_nodes_features_skip_concat_bias_V_2_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load"/></StgValue>
</operation>

<operation id="578" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:294 %out_nodes_features_skip_concat_bias_V_3_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load"/></StgValue>
</operation>

<operation id="579" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:295 %out_nodes_features_skip_concat_bias_V_4_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load"/></StgValue>
</operation>

<operation id="580" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:296 %out_nodes_features_skip_concat_bias_V_5_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load"/></StgValue>
</operation>

<operation id="581" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:297 %out_nodes_features_skip_concat_bias_V_6_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load"/></StgValue>
</operation>

<operation id="582" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:298 %out_nodes_features_skip_concat_bias_V_7_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load"/></StgValue>
</operation>

<operation id="583" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:299 %out_nodes_features_skip_concat_bias_V_8_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load"/></StgValue>
</operation>

<operation id="584" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:300 %out_nodes_features_skip_concat_bias_V_9_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load"/></StgValue>
</operation>

<operation id="585" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:301 %out_nodes_features_skip_concat_bias_V_10_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load"/></StgValue>
</operation>

<operation id="586" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:302 %out_nodes_features_skip_concat_bias_V_11_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load"/></StgValue>
</operation>

<operation id="587" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:303 %out_nodes_features_skip_concat_bias_V_12_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load"/></StgValue>
</operation>

<operation id="588" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:304 %out_nodes_features_skip_concat_bias_V_13_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load"/></StgValue>
</operation>

<operation id="589" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:305 %out_nodes_features_skip_concat_bias_V_14_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="590" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:19 %out_nodes_features_skip_concat_bias_V_15_load_17 = load i28 17

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_17"/></StgValue>
</operation>

<operation id="591" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:20 %out_nodes_features_skip_concat_bias_V_15_load_18 = load i28 18

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load_18"/></StgValue>
</operation>

<operation id="592" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:276 %out_nodes_features_skip_concat_bias_V_0_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load_1"/></StgValue>
</operation>

<operation id="593" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:277 %out_nodes_features_skip_concat_bias_V_1_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load_1"/></StgValue>
</operation>

<operation id="594" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:278 %out_nodes_features_skip_concat_bias_V_2_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load_1"/></StgValue>
</operation>

<operation id="595" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:279 %out_nodes_features_skip_concat_bias_V_3_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load_1"/></StgValue>
</operation>

<operation id="596" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:280 %out_nodes_features_skip_concat_bias_V_4_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load_1"/></StgValue>
</operation>

<operation id="597" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:281 %out_nodes_features_skip_concat_bias_V_5_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load_1"/></StgValue>
</operation>

<operation id="598" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:282 %out_nodes_features_skip_concat_bias_V_6_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load_1"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:283 %out_nodes_features_skip_concat_bias_V_7_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load_1"/></StgValue>
</operation>

<operation id="600" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:284 %out_nodes_features_skip_concat_bias_V_8_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load_1"/></StgValue>
</operation>

<operation id="601" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:285 %out_nodes_features_skip_concat_bias_V_9_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load_1"/></StgValue>
</operation>

<operation id="602" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:286 %out_nodes_features_skip_concat_bias_V_10_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load_1"/></StgValue>
</operation>

<operation id="603" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:287 %out_nodes_features_skip_concat_bias_V_11_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load_1"/></StgValue>
</operation>

<operation id="604" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:288 %out_nodes_features_skip_concat_bias_V_12_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load_1"/></StgValue>
</operation>

<operation id="605" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:289 %out_nodes_features_skip_concat_bias_V_13_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load_1"/></StgValue>
</operation>

<operation id="606" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:290 %out_nodes_features_skip_concat_bias_V_14_load_1 = load i28 1

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load_1"/></StgValue>
</operation>

<operation id="607" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:291 %out_nodes_features_skip_concat_bias_V_0_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:292 %out_nodes_features_skip_concat_bias_V_1_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:293 %out_nodes_features_skip_concat_bias_V_2_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load"/></StgValue>
</operation>

<operation id="610" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:294 %out_nodes_features_skip_concat_bias_V_3_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:295 %out_nodes_features_skip_concat_bias_V_4_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load"/></StgValue>
</operation>

<operation id="612" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:296 %out_nodes_features_skip_concat_bias_V_5_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:297 %out_nodes_features_skip_concat_bias_V_6_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:298 %out_nodes_features_skip_concat_bias_V_7_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:299 %out_nodes_features_skip_concat_bias_V_8_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load"/></StgValue>
</operation>

<operation id="616" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:300 %out_nodes_features_skip_concat_bias_V_9_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:301 %out_nodes_features_skip_concat_bias_V_10_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:302 %out_nodes_features_skip_concat_bias_V_11_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:303 %out_nodes_features_skip_concat_bias_V_12_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:304 %out_nodes_features_skip_concat_bias_V_13_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="28" op_0_bw="28">
<![CDATA[
codeRepl:305 %out_nodes_features_skip_concat_bias_V_14_load = load i28 0

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="622" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="28" op_66_bw="28" op_67_bw="28" op_68_bw="28" op_69_bw="28" op_70_bw="28" op_71_bw="28" op_72_bw="28" op_73_bw="28" op_74_bw="28" op_75_bw="28" op_76_bw="28" op_77_bw="28" op_78_bw="28" op_79_bw="28" op_80_bw="28" op_81_bw="28" op_82_bw="28" op_83_bw="28" op_84_bw="28" op_85_bw="28" op_86_bw="28" op_87_bw="28" op_88_bw="28" op_89_bw="28" op_90_bw="28" op_91_bw="28" op_92_bw="28" op_93_bw="28" op_94_bw="28" op_95_bw="28" op_96_bw="28" op_97_bw="28" op_98_bw="28" op_99_bw="28" op_100_bw="28" op_101_bw="28" op_102_bw="28" op_103_bw="28" op_104_bw="28" op_105_bw="28" op_106_bw="28" op_107_bw="28" op_108_bw="28" op_109_bw="28" op_110_bw="28" op_111_bw="28" op_112_bw="28" op_113_bw="28" op_114_bw="28" op_115_bw="28" op_116_bw="28" op_117_bw="28" op_118_bw="28" op_119_bw="28" op_120_bw="28" op_121_bw="28" op_122_bw="28" op_123_bw="28" op_124_bw="28" op_125_bw="28" op_126_bw="28" op_127_bw="28" op_128_bw="28" op_129_bw="28" op_130_bw="28" op_131_bw="28" op_132_bw="28" op_133_bw="28" op_134_bw="28" op_135_bw="28" op_136_bw="28" op_137_bw="28" op_138_bw="28" op_139_bw="28" op_140_bw="28" op_141_bw="28" op_142_bw="28" op_143_bw="28" op_144_bw="28" op_145_bw="28" op_146_bw="28" op_147_bw="28" op_148_bw="28" op_149_bw="28" op_150_bw="28" op_151_bw="28" op_152_bw="28" op_153_bw="28" op_154_bw="28" op_155_bw="28" op_156_bw="28" op_157_bw="28" op_158_bw="28" op_159_bw="28" op_160_bw="28" op_161_bw="28" op_162_bw="28" op_163_bw="28" op_164_bw="28" op_165_bw="28" op_166_bw="28" op_167_bw="28" op_168_bw="28" op_169_bw="28" op_170_bw="28" op_171_bw="28" op_172_bw="28" op_173_bw="28" op_174_bw="28" op_175_bw="28" op_176_bw="28" op_177_bw="28" op_178_bw="28" op_179_bw="28" op_180_bw="28" op_181_bw="28" op_182_bw="28" op_183_bw="28" op_184_bw="28" op_185_bw="28" op_186_bw="28" op_187_bw="28" op_188_bw="28" op_189_bw="28" op_190_bw="28" op_191_bw="28" op_192_bw="28" op_193_bw="28" op_194_bw="28" op_195_bw="28" op_196_bw="28" op_197_bw="28" op_198_bw="28" op_199_bw="28" op_200_bw="28" op_201_bw="28" op_202_bw="28" op_203_bw="28" op_204_bw="28" op_205_bw="28" op_206_bw="28" op_207_bw="28" op_208_bw="28" op_209_bw="28" op_210_bw="28" op_211_bw="28" op_212_bw="28" op_213_bw="28" op_214_bw="28" op_215_bw="28" op_216_bw="28" op_217_bw="28" op_218_bw="28" op_219_bw="28" op_220_bw="28" op_221_bw="28" op_222_bw="28" op_223_bw="28" op_224_bw="28" op_225_bw="28" op_226_bw="28" op_227_bw="28" op_228_bw="28" op_229_bw="28" op_230_bw="28" op_231_bw="28" op_232_bw="28" op_233_bw="28" op_234_bw="28" op_235_bw="28" op_236_bw="28" op_237_bw="28" op_238_bw="28" op_239_bw="28" op_240_bw="28" op_241_bw="28" op_242_bw="28" op_243_bw="28" op_244_bw="28" op_245_bw="28" op_246_bw="28" op_247_bw="28" op_248_bw="28" op_249_bw="28" op_250_bw="28" op_251_bw="28" op_252_bw="28" op_253_bw="28" op_254_bw="28" op_255_bw="28" op_256_bw="28" op_257_bw="28" op_258_bw="28" op_259_bw="28" op_260_bw="28" op_261_bw="28" op_262_bw="28" op_263_bw="28" op_264_bw="28" op_265_bw="28" op_266_bw="28" op_267_bw="28" op_268_bw="28" op_269_bw="28" op_270_bw="28" op_271_bw="28" op_272_bw="28" op_273_bw="28" op_274_bw="28" op_275_bw="28" op_276_bw="28" op_277_bw="28" op_278_bw="28" op_279_bw="28" op_280_bw="28" op_281_bw="28" op_282_bw="28" op_283_bw="28" op_284_bw="28" op_285_bw="28" op_286_bw="28" op_287_bw="28" op_288_bw="28" op_289_bw="28" op_290_bw="28" op_291_bw="28" op_292_bw="28" op_293_bw="28" op_294_bw="28" op_295_bw="28" op_296_bw="28" op_297_bw="28" op_298_bw="28" op_299_bw="28" op_300_bw="28" op_301_bw="28" op_302_bw="28" op_303_bw="28" op_304_bw="28" op_305_bw="28">
<![CDATA[
codeRepl:306 %call_ln712 = call void @global_mean_pooling_Pipeline_VITIS_LOOP_234_1, i28 %out_nodes_features_skip_concat_bias_V_1_load, i28 %out_nodes_features_skip_concat_bias_V_2_load, i28 %out_nodes_features_skip_concat_bias_V_3_load, i28 %out_nodes_features_skip_concat_bias_V_4_load, i28 %out_nodes_features_skip_concat_bias_V_5_load, i28 %out_nodes_features_skip_concat_bias_V_6_load, i28 %out_nodes_features_skip_concat_bias_V_7_load, i28 %out_nodes_features_skip_concat_bias_V_8_load, i28 %out_nodes_features_skip_concat_bias_V_9_load, i28 %out_nodes_features_skip_concat_bias_V_10_load, i28 %out_nodes_features_skip_concat_bias_V_11_load, i28 %out_nodes_features_skip_concat_bias_V_12_load, i28 %out_nodes_features_skip_concat_bias_V_13_load, i28 %out_nodes_features_skip_concat_bias_V_14_load, i28 %out_nodes_features_skip_concat_bias_V_15_load, i28 %out_nodes_features_skip_concat_bias_V_0_load, i28 %out_nodes_features_skip_concat_bias_V_0_load_1, i28 %out_nodes_features_skip_concat_bias_V_1_load_1, i28 %out_nodes_features_skip_concat_bias_V_2_load_1, i28 %out_nodes_features_skip_concat_bias_V_3_load_1, i28 %out_nodes_features_skip_concat_bias_V_4_load_1, i28 %out_nodes_features_skip_concat_bias_V_5_load_1, i28 %out_nodes_features_skip_concat_bias_V_6_load_1, i28 %out_nodes_features_skip_concat_bias_V_7_load_1, i28 %out_nodes_features_skip_concat_bias_V_8_load_1, i28 %out_nodes_features_skip_concat_bias_V_9_load_1, i28 %out_nodes_features_skip_concat_bias_V_10_load_1, i28 %out_nodes_features_skip_concat_bias_V_11_load_1, i28 %out_nodes_features_skip_concat_bias_V_12_load_1, i28 %out_nodes_features_skip_concat_bias_V_13_load_1, i28 %out_nodes_features_skip_concat_bias_V_14_load_1, i28 %out_nodes_features_skip_concat_bias_V_15_load_1, i28 %out_nodes_features_skip_concat_bias_V_0_load_2, i28 %out_nodes_features_skip_concat_bias_V_1_load_2, i28 %out_nodes_features_skip_concat_bias_V_2_load_2, i28 %out_nodes_features_skip_concat_bias_V_3_load_2, i28 %out_nodes_features_skip_concat_bias_V_4_load_2, i28 %out_nodes_features_skip_concat_bias_V_5_load_2, i28 %out_nodes_features_skip_concat_bias_V_6_load_2, i28 %out_nodes_features_skip_concat_bias_V_7_load_2, i28 %out_nodes_features_skip_concat_bias_V_8_load_2, i28 %out_nodes_features_skip_concat_bias_V_9_load_2, i28 %out_nodes_features_skip_concat_bias_V_10_load_2, i28 %out_nodes_features_skip_concat_bias_V_11_load_2, i28 %out_nodes_features_skip_concat_bias_V_12_load_2, i28 %out_nodes_features_skip_concat_bias_V_13_load_2, i28 %out_nodes_features_skip_concat_bias_V_14_load_2, i28 %out_nodes_features_skip_concat_bias_V_15_load_2, i28 %out_nodes_features_skip_concat_bias_V_0_load_3, i28 %out_nodes_features_skip_concat_bias_V_1_load_3, i28 %out_nodes_features_skip_concat_bias_V_2_load_3, i28 %out_nodes_features_skip_concat_bias_V_3_load_3, i28 %out_nodes_features_skip_concat_bias_V_4_load_3, i28 %out_nodes_features_skip_concat_bias_V_5_load_3, i28 %out_nodes_features_skip_concat_bias_V_6_load_3, i28 %out_nodes_features_skip_concat_bias_V_7_load_3, i28 %out_nodes_features_skip_concat_bias_V_8_load_3, i28 %out_nodes_features_skip_concat_bias_V_9_load_3, i28 %out_nodes_features_skip_concat_bias_V_10_load_3, i28 %out_nodes_features_skip_concat_bias_V_11_load_3, i28 %out_nodes_features_skip_concat_bias_V_12_load_3, i28 %out_nodes_features_skip_concat_bias_V_13_load_3, i28 %out_nodes_features_skip_concat_bias_V_14_load_3, i28 %out_nodes_features_skip_concat_bias_V_15_load_3, i28 %out_nodes_features_skip_concat_bias_V_0_load_4, i28 %out_nodes_features_skip_concat_bias_V_1_load_4, i28 %out_nodes_features_skip_concat_bias_V_2_load_4, i28 %out_nodes_features_skip_concat_bias_V_3_load_4, i28 %out_nodes_features_skip_concat_bias_V_4_load_4, i28 %out_nodes_features_skip_concat_bias_V_5_load_4, i28 %out_nodes_features_skip_concat_bias_V_6_load_4, i28 %out_nodes_features_skip_concat_bias_V_7_load_4, i28 %out_nodes_features_skip_concat_bias_V_8_load_4, i28 %out_nodes_features_skip_concat_bias_V_9_load_4, i28 %out_nodes_features_skip_concat_bias_V_10_load_4, i28 %out_nodes_features_skip_concat_bias_V_11_load_4, i28 %out_nodes_features_skip_concat_bias_V_12_load_4, i28 %out_nodes_features_skip_concat_bias_V_13_load_4, i28 %out_nodes_features_skip_concat_bias_V_14_load_4, i28 %out_nodes_features_skip_concat_bias_V_15_load_4, i28 %out_nodes_features_skip_concat_bias_V_0_load_5, i28 %out_nodes_features_skip_concat_bias_V_1_load_5, i28 %out_nodes_features_skip_concat_bias_V_2_load_5, i28 %out_nodes_features_skip_concat_bias_V_3_load_5, i28 %out_nodes_features_skip_concat_bias_V_4_load_5, i28 %out_nodes_features_skip_concat_bias_V_5_load_5, i28 %out_nodes_features_skip_concat_bias_V_6_load_5, i28 %out_nodes_features_skip_concat_bias_V_7_load_5, i28 %out_nodes_features_skip_concat_bias_V_8_load_5, i28 %out_nodes_features_skip_concat_bias_V_9_load_5, i28 %out_nodes_features_skip_concat_bias_V_10_load_5, i28 %out_nodes_features_skip_concat_bias_V_11_load_5, i28 %out_nodes_features_skip_concat_bias_V_12_load_5, i28 %out_nodes_features_skip_concat_bias_V_13_load_5, i28 %out_nodes_features_skip_concat_bias_V_14_load_5, i28 %out_nodes_features_skip_concat_bias_V_15_load_5, i28 %out_nodes_features_skip_concat_bias_V_0_load_6, i28 %out_nodes_features_skip_concat_bias_V_1_load_6, i28 %out_nodes_features_skip_concat_bias_V_2_load_6, i28 %out_nodes_features_skip_concat_bias_V_3_load_6, i28 %out_nodes_features_skip_concat_bias_V_4_load_6, i28 %out_nodes_features_skip_concat_bias_V_5_load_6, i28 %out_nodes_features_skip_concat_bias_V_6_load_6, i28 %out_nodes_features_skip_concat_bias_V_7_load_6, i28 %out_nodes_features_skip_concat_bias_V_8_load_6, i28 %out_nodes_features_skip_concat_bias_V_9_load_6, i28 %out_nodes_features_skip_concat_bias_V_10_load_6, i28 %out_nodes_features_skip_concat_bias_V_11_load_6, i28 %out_nodes_features_skip_concat_bias_V_12_load_6, i28 %out_nodes_features_skip_concat_bias_V_13_load_6, i28 %out_nodes_features_skip_concat_bias_V_14_load_6, i28 %out_nodes_features_skip_concat_bias_V_15_load_6, i28 %out_nodes_features_skip_concat_bias_V_0_load_7, i28 %out_nodes_features_skip_concat_bias_V_1_load_7, i28 %out_nodes_features_skip_concat_bias_V_2_load_7, i28 %out_nodes_features_skip_concat_bias_V_3_load_7, i28 %out_nodes_features_skip_concat_bias_V_4_load_7, i28 %out_nodes_features_skip_concat_bias_V_5_load_7, i28 %out_nodes_features_skip_concat_bias_V_6_load_7, i28 %out_nodes_features_skip_concat_bias_V_7_load_7, i28 %out_nodes_features_skip_concat_bias_V_8_load_7, i28 %out_nodes_features_skip_concat_bias_V_9_load_7, i28 %out_nodes_features_skip_concat_bias_V_10_load_7, i28 %out_nodes_features_skip_concat_bias_V_11_load_7, i28 %out_nodes_features_skip_concat_bias_V_12_load_7, i28 %out_nodes_features_skip_concat_bias_V_13_load_7, i28 %out_nodes_features_skip_concat_bias_V_14_load_7, i28 %out_nodes_features_skip_concat_bias_V_15_load_7, i28 %out_nodes_features_skip_concat_bias_V_0_load_8, i28 %out_nodes_features_skip_concat_bias_V_1_load_8, i28 %out_nodes_features_skip_concat_bias_V_2_load_8, i28 %out_nodes_features_skip_concat_bias_V_3_load_8, i28 %out_nodes_features_skip_concat_bias_V_4_load_8, i28 %out_nodes_features_skip_concat_bias_V_5_load_8, i28 %out_nodes_features_skip_concat_bias_V_6_load_8, i28 %out_nodes_features_skip_concat_bias_V_7_load_8, i28 %out_nodes_features_skip_concat_bias_V_8_load_8, i28 %out_nodes_features_skip_concat_bias_V_9_load_8, i28 %out_nodes_features_skip_concat_bias_V_10_load_8, i28 %out_nodes_features_skip_concat_bias_V_11_load_8, i28 %out_nodes_features_skip_concat_bias_V_12_load_8, i28 %out_nodes_features_skip_concat_bias_V_13_load_8, i28 %out_nodes_features_skip_concat_bias_V_14_load_8, i28 %out_nodes_features_skip_concat_bias_V_15_load_8, i28 %out_nodes_features_skip_concat_bias_V_0_load_9, i28 %out_nodes_features_skip_concat_bias_V_1_load_9, i28 %out_nodes_features_skip_concat_bias_V_2_load_9, i28 %out_nodes_features_skip_concat_bias_V_3_load_9, i28 %out_nodes_features_skip_concat_bias_V_4_load_9, i28 %out_nodes_features_skip_concat_bias_V_5_load_9, i28 %out_nodes_features_skip_concat_bias_V_6_load_9, i28 %out_nodes_features_skip_concat_bias_V_7_load_9, i28 %out_nodes_features_skip_concat_bias_V_8_load_9, i28 %out_nodes_features_skip_concat_bias_V_9_load_9, i28 %out_nodes_features_skip_concat_bias_V_10_load_9, i28 %out_nodes_features_skip_concat_bias_V_11_load_9, i28 %out_nodes_features_skip_concat_bias_V_12_load_9, i28 %out_nodes_features_skip_concat_bias_V_13_load_9, i28 %out_nodes_features_skip_concat_bias_V_14_load_9, i28 %out_nodes_features_skip_concat_bias_V_15_load_9, i28 %out_nodes_features_skip_concat_bias_V_0_load_10, i28 %out_nodes_features_skip_concat_bias_V_1_load_10, i28 %out_nodes_features_skip_concat_bias_V_2_load_10, i28 %out_nodes_features_skip_concat_bias_V_3_load_10, i28 %out_nodes_features_skip_concat_bias_V_4_load_10, i28 %out_nodes_features_skip_concat_bias_V_5_load_10, i28 %out_nodes_features_skip_concat_bias_V_6_load_10, i28 %out_nodes_features_skip_concat_bias_V_7_load_10, i28 %out_nodes_features_skip_concat_bias_V_8_load_10, i28 %out_nodes_features_skip_concat_bias_V_9_load_10, i28 %out_nodes_features_skip_concat_bias_V_10_load_10, i28 %out_nodes_features_skip_concat_bias_V_11_load_10, i28 %out_nodes_features_skip_concat_bias_V_12_load_10, i28 %out_nodes_features_skip_concat_bias_V_13_load_10, i28 %out_nodes_features_skip_concat_bias_V_14_load_10, i28 %out_nodes_features_skip_concat_bias_V_15_load_10, i28 %out_nodes_features_skip_concat_bias_V_0_load_11, i28 %out_nodes_features_skip_concat_bias_V_1_load_11, i28 %out_nodes_features_skip_concat_bias_V_2_load_11, i28 %out_nodes_features_skip_concat_bias_V_3_load_11, i28 %out_nodes_features_skip_concat_bias_V_4_load_11, i28 %out_nodes_features_skip_concat_bias_V_5_load_11, i28 %out_nodes_features_skip_concat_bias_V_6_load_11, i28 %out_nodes_features_skip_concat_bias_V_7_load_11, i28 %out_nodes_features_skip_concat_bias_V_8_load_11, i28 %out_nodes_features_skip_concat_bias_V_9_load_11, i28 %out_nodes_features_skip_concat_bias_V_10_load_11, i28 %out_nodes_features_skip_concat_bias_V_11_load_11, i28 %out_nodes_features_skip_concat_bias_V_12_load_11, i28 %out_nodes_features_skip_concat_bias_V_13_load_11, i28 %out_nodes_features_skip_concat_bias_V_14_load_11, i28 %out_nodes_features_skip_concat_bias_V_15_load_11, i28 %out_nodes_features_skip_concat_bias_V_0_load_12, i28 %out_nodes_features_skip_concat_bias_V_1_load_12, i28 %out_nodes_features_skip_concat_bias_V_2_load_12, i28 %out_nodes_features_skip_concat_bias_V_3_load_12, i28 %out_nodes_features_skip_concat_bias_V_4_load_12, i28 %out_nodes_features_skip_concat_bias_V_5_load_12, i28 %out_nodes_features_skip_concat_bias_V_6_load_12, i28 %out_nodes_features_skip_concat_bias_V_7_load_12, i28 %out_nodes_features_skip_concat_bias_V_8_load_12, i28 %out_nodes_features_skip_concat_bias_V_9_load_12, i28 %out_nodes_features_skip_concat_bias_V_10_load_12, i28 %out_nodes_features_skip_concat_bias_V_11_load_12, i28 %out_nodes_features_skip_concat_bias_V_12_load_12, i28 %out_nodes_features_skip_concat_bias_V_13_load_12, i28 %out_nodes_features_skip_concat_bias_V_14_load_12, i28 %out_nodes_features_skip_concat_bias_V_15_load_12, i28 %out_nodes_features_skip_concat_bias_V_0_load_13, i28 %out_nodes_features_skip_concat_bias_V_1_load_13, i28 %out_nodes_features_skip_concat_bias_V_2_load_13, i28 %out_nodes_features_skip_concat_bias_V_3_load_13, i28 %out_nodes_features_skip_concat_bias_V_4_load_13, i28 %out_nodes_features_skip_concat_bias_V_5_load_13, i28 %out_nodes_features_skip_concat_bias_V_6_load_13, i28 %out_nodes_features_skip_concat_bias_V_7_load_13, i28 %out_nodes_features_skip_concat_bias_V_8_load_13, i28 %out_nodes_features_skip_concat_bias_V_9_load_13, i28 %out_nodes_features_skip_concat_bias_V_10_load_13, i28 %out_nodes_features_skip_concat_bias_V_11_load_13, i28 %out_nodes_features_skip_concat_bias_V_12_load_13, i28 %out_nodes_features_skip_concat_bias_V_13_load_13, i28 %out_nodes_features_skip_concat_bias_V_14_load_13, i28 %out_nodes_features_skip_concat_bias_V_15_load_13, i28 %out_nodes_features_skip_concat_bias_V_0_load_14, i28 %out_nodes_features_skip_concat_bias_V_1_load_14, i28 %out_nodes_features_skip_concat_bias_V_2_load_14, i28 %out_nodes_features_skip_concat_bias_V_3_load_14, i28 %out_nodes_features_skip_concat_bias_V_4_load_14, i28 %out_nodes_features_skip_concat_bias_V_5_load_14, i28 %out_nodes_features_skip_concat_bias_V_6_load_14, i28 %out_nodes_features_skip_concat_bias_V_7_load_14, i28 %out_nodes_features_skip_concat_bias_V_8_load_14, i28 %out_nodes_features_skip_concat_bias_V_9_load_14, i28 %out_nodes_features_skip_concat_bias_V_10_load_14, i28 %out_nodes_features_skip_concat_bias_V_11_load_14, i28 %out_nodes_features_skip_concat_bias_V_12_load_14, i28 %out_nodes_features_skip_concat_bias_V_13_load_14, i28 %out_nodes_features_skip_concat_bias_V_14_load_14, i28 %out_nodes_features_skip_concat_bias_V_15_load_14, i28 %out_nodes_features_skip_concat_bias_V_0_load_15, i28 %out_nodes_features_skip_concat_bias_V_1_load_15, i28 %out_nodes_features_skip_concat_bias_V_2_load_15, i28 %out_nodes_features_skip_concat_bias_V_3_load_15, i28 %out_nodes_features_skip_concat_bias_V_4_load_15, i28 %out_nodes_features_skip_concat_bias_V_5_load_15, i28 %out_nodes_features_skip_concat_bias_V_6_load_15, i28 %out_nodes_features_skip_concat_bias_V_7_load_15, i28 %out_nodes_features_skip_concat_bias_V_8_load_15, i28 %out_nodes_features_skip_concat_bias_V_9_load_15, i28 %out_nodes_features_skip_concat_bias_V_10_load_15, i28 %out_nodes_features_skip_concat_bias_V_11_load_15, i28 %out_nodes_features_skip_concat_bias_V_12_load_15, i28 %out_nodes_features_skip_concat_bias_V_13_load_15, i28 %out_nodes_features_skip_concat_bias_V_14_load_15, i28 %out_nodes_features_skip_concat_bias_V_15_load_15, i28 %out_nodes_features_skip_concat_bias_V_0_load_16, i28 %out_nodes_features_skip_concat_bias_V_1_load_16, i28 %out_nodes_features_skip_concat_bias_V_2_load_16, i28 %out_nodes_features_skip_concat_bias_V_3_load_16, i28 %out_nodes_features_skip_concat_bias_V_4_load_16, i28 %out_nodes_features_skip_concat_bias_V_5_load_16, i28 %out_nodes_features_skip_concat_bias_V_6_load_16, i28 %out_nodes_features_skip_concat_bias_V_7_load_16, i28 %out_nodes_features_skip_concat_bias_V_8_load_16, i28 %out_nodes_features_skip_concat_bias_V_9_load_16, i28 %out_nodes_features_skip_concat_bias_V_10_load_16, i28 %out_nodes_features_skip_concat_bias_V_11_load_16, i28 %out_nodes_features_skip_concat_bias_V_12_load_16, i28 %out_nodes_features_skip_concat_bias_V_13_load_16, i28 %out_nodes_features_skip_concat_bias_V_14_load_16, i28 %out_nodes_features_skip_concat_bias_V_15_load_16, i28 %out_nodes_features_skip_concat_bias_V_0_load_17, i28 %out_nodes_features_skip_concat_bias_V_1_load_17, i28 %out_nodes_features_skip_concat_bias_V_2_load_17, i28 %out_nodes_features_skip_concat_bias_V_3_load_17, i28 %out_nodes_features_skip_concat_bias_V_4_load_17, i28 %out_nodes_features_skip_concat_bias_V_5_load_17, i28 %out_nodes_features_skip_concat_bias_V_6_load_17, i28 %out_nodes_features_skip_concat_bias_V_7_load_17, i28 %out_nodes_features_skip_concat_bias_V_8_load_17, i28 %out_nodes_features_skip_concat_bias_V_9_load_17, i28 %out_nodes_features_skip_concat_bias_V_10_load_17, i28 %out_nodes_features_skip_concat_bias_V_11_load_17, i28 %out_nodes_features_skip_concat_bias_V_12_load_17, i28 %out_nodes_features_skip_concat_bias_V_13_load_17, i28 %out_nodes_features_skip_concat_bias_V_14_load_17, i28 %out_nodes_features_skip_concat_bias_V_15_load_17, i28 %out_nodes_features_skip_concat_bias_V_0_load_18, i28 %out_nodes_features_skip_concat_bias_V_1_load_18, i28 %out_nodes_features_skip_concat_bias_V_2_load_18, i28 %out_nodes_features_skip_concat_bias_V_3_load_18, i28 %out_nodes_features_skip_concat_bias_V_4_load_18, i28 %out_nodes_features_skip_concat_bias_V_5_load_18, i28 %out_nodes_features_skip_concat_bias_V_6_load_18, i28 %out_nodes_features_skip_concat_bias_V_7_load_18, i28 %out_nodes_features_skip_concat_bias_V_8_load_18, i28 %out_nodes_features_skip_concat_bias_V_9_load_18, i28 %out_nodes_features_skip_concat_bias_V_10_load_18, i28 %out_nodes_features_skip_concat_bias_V_11_load_18, i28 %out_nodes_features_skip_concat_bias_V_12_load_18, i28 %out_nodes_features_skip_concat_bias_V_13_load_18, i28 %out_nodes_features_skip_concat_bias_V_14_load_18, i28 %out_nodes_features_skip_concat_bias_V_15_load_18, i28 %h_graph_V

]]></Node>
<StgValue><ssdm name="call_ln712"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="623" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="64" op_66_bw="64" op_67_bw="64">
<![CDATA[
codeRepl:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, i28 %out_nodes_features_skip_concat_bias_V_9, i28 %out_nodes_features_skip_concat_bias_V_10, i28 %out_nodes_features_skip_concat_bias_V_11, i28 %out_nodes_features_skip_concat_bias_V_12, i28 %out_nodes_features_skip_concat_bias_V_13, i28 %out_nodes_features_skip_concat_bias_V_14, i28 %out_nodes_features_skip_concat_bias_V_15, void @out_nodes_features_skip_concat_bias_V_16, void @out_nodes_features_skip_concat_bias_V_17, void @out_nodes_features_skip_concat_bias_V_18, void @out_nodes_features_skip_concat_bias_V_19, void @out_nodes_features_skip_concat_bias_V_20, void @out_nodes_features_skip_concat_bias_V_21, void @out_nodes_features_skip_concat_bias_V_22, void @out_nodes_features_skip_concat_bias_V_23, void @out_nodes_features_skip_concat_bias_V_24, void @out_nodes_features_skip_concat_bias_V_25, void @out_nodes_features_skip_concat_bias_V_26, void @out_nodes_features_skip_concat_bias_V_27, void @out_nodes_features_skip_concat_bias_V_28, void @out_nodes_features_skip_concat_bias_V_29, void @out_nodes_features_skip_concat_bias_V_30, void @out_nodes_features_skip_concat_bias_V_31, void @out_nodes_features_skip_concat_bias_V_32, void @out_nodes_features_skip_concat_bias_V_33, void @out_nodes_features_skip_concat_bias_V_34, void @out_nodes_features_skip_concat_bias_V_35, void @out_nodes_features_skip_concat_bias_V_36, void @out_nodes_features_skip_concat_bias_V_37, void @out_nodes_features_skip_concat_bias_V_38, void @out_nodes_features_skip_concat_bias_V_39, void @out_nodes_features_skip_concat_bias_V_40, void @out_nodes_features_skip_concat_bias_V_41, void @out_nodes_features_skip_concat_bias_V_42, void @out_nodes_features_skip_concat_bias_V_43, void @out_nodes_features_skip_concat_bias_V_44, void @out_nodes_features_skip_concat_bias_V_45, void @out_nodes_features_skip_concat_bias_V_46, void @out_nodes_features_skip_concat_bias_V_47, void @out_nodes_features_skip_concat_bias_V_48, void @out_nodes_features_skip_concat_bias_V_49, void @out_nodes_features_skip_concat_bias_V_50, void @out_nodes_features_skip_concat_bias_V_51, void @out_nodes_features_skip_concat_bias_V_52, void @out_nodes_features_skip_concat_bias_V_53, void @out_nodes_features_skip_concat_bias_V_54, void @out_nodes_features_skip_concat_bias_V_55, void @out_nodes_features_skip_concat_bias_V_56, void @out_nodes_features_skip_concat_bias_V_57, void @out_nodes_features_skip_concat_bias_V_58, void @out_nodes_features_skip_concat_bias_V_59, void @out_nodes_features_skip_concat_bias_V_60, void @out_nodes_features_skip_concat_bias_V_61, void @out_nodes_features_skip_concat_bias_V_62, void @out_nodes_features_skip_concat_bias_V_63, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="624" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
codeRepl:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %h_graph_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="625" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="28" op_66_bw="28" op_67_bw="28" op_68_bw="28" op_69_bw="28" op_70_bw="28" op_71_bw="28" op_72_bw="28" op_73_bw="28" op_74_bw="28" op_75_bw="28" op_76_bw="28" op_77_bw="28" op_78_bw="28" op_79_bw="28" op_80_bw="28" op_81_bw="28" op_82_bw="28" op_83_bw="28" op_84_bw="28" op_85_bw="28" op_86_bw="28" op_87_bw="28" op_88_bw="28" op_89_bw="28" op_90_bw="28" op_91_bw="28" op_92_bw="28" op_93_bw="28" op_94_bw="28" op_95_bw="28" op_96_bw="28" op_97_bw="28" op_98_bw="28" op_99_bw="28" op_100_bw="28" op_101_bw="28" op_102_bw="28" op_103_bw="28" op_104_bw="28" op_105_bw="28" op_106_bw="28" op_107_bw="28" op_108_bw="28" op_109_bw="28" op_110_bw="28" op_111_bw="28" op_112_bw="28" op_113_bw="28" op_114_bw="28" op_115_bw="28" op_116_bw="28" op_117_bw="28" op_118_bw="28" op_119_bw="28" op_120_bw="28" op_121_bw="28" op_122_bw="28" op_123_bw="28" op_124_bw="28" op_125_bw="28" op_126_bw="28" op_127_bw="28" op_128_bw="28" op_129_bw="28" op_130_bw="28" op_131_bw="28" op_132_bw="28" op_133_bw="28" op_134_bw="28" op_135_bw="28" op_136_bw="28" op_137_bw="28" op_138_bw="28" op_139_bw="28" op_140_bw="28" op_141_bw="28" op_142_bw="28" op_143_bw="28" op_144_bw="28" op_145_bw="28" op_146_bw="28" op_147_bw="28" op_148_bw="28" op_149_bw="28" op_150_bw="28" op_151_bw="28" op_152_bw="28" op_153_bw="28" op_154_bw="28" op_155_bw="28" op_156_bw="28" op_157_bw="28" op_158_bw="28" op_159_bw="28" op_160_bw="28" op_161_bw="28" op_162_bw="28" op_163_bw="28" op_164_bw="28" op_165_bw="28" op_166_bw="28" op_167_bw="28" op_168_bw="28" op_169_bw="28" op_170_bw="28" op_171_bw="28" op_172_bw="28" op_173_bw="28" op_174_bw="28" op_175_bw="28" op_176_bw="28" op_177_bw="28" op_178_bw="28" op_179_bw="28" op_180_bw="28" op_181_bw="28" op_182_bw="28" op_183_bw="28" op_184_bw="28" op_185_bw="28" op_186_bw="28" op_187_bw="28" op_188_bw="28" op_189_bw="28" op_190_bw="28" op_191_bw="28" op_192_bw="28" op_193_bw="28" op_194_bw="28" op_195_bw="28" op_196_bw="28" op_197_bw="28" op_198_bw="28" op_199_bw="28" op_200_bw="28" op_201_bw="28" op_202_bw="28" op_203_bw="28" op_204_bw="28" op_205_bw="28" op_206_bw="28" op_207_bw="28" op_208_bw="28" op_209_bw="28" op_210_bw="28" op_211_bw="28" op_212_bw="28" op_213_bw="28" op_214_bw="28" op_215_bw="28" op_216_bw="28" op_217_bw="28" op_218_bw="28" op_219_bw="28" op_220_bw="28" op_221_bw="28" op_222_bw="28" op_223_bw="28" op_224_bw="28" op_225_bw="28" op_226_bw="28" op_227_bw="28" op_228_bw="28" op_229_bw="28" op_230_bw="28" op_231_bw="28" op_232_bw="28" op_233_bw="28" op_234_bw="28" op_235_bw="28" op_236_bw="28" op_237_bw="28" op_238_bw="28" op_239_bw="28" op_240_bw="28" op_241_bw="28" op_242_bw="28" op_243_bw="28" op_244_bw="28" op_245_bw="28" op_246_bw="28" op_247_bw="28" op_248_bw="28" op_249_bw="28" op_250_bw="28" op_251_bw="28" op_252_bw="28" op_253_bw="28" op_254_bw="28" op_255_bw="28" op_256_bw="28" op_257_bw="28" op_258_bw="28" op_259_bw="28" op_260_bw="28" op_261_bw="28" op_262_bw="28" op_263_bw="28" op_264_bw="28" op_265_bw="28" op_266_bw="28" op_267_bw="28" op_268_bw="28" op_269_bw="28" op_270_bw="28" op_271_bw="28" op_272_bw="28" op_273_bw="28" op_274_bw="28" op_275_bw="28" op_276_bw="28" op_277_bw="28" op_278_bw="28" op_279_bw="28" op_280_bw="28" op_281_bw="28" op_282_bw="28" op_283_bw="28" op_284_bw="28" op_285_bw="28" op_286_bw="28" op_287_bw="28" op_288_bw="28" op_289_bw="28" op_290_bw="28" op_291_bw="28" op_292_bw="28" op_293_bw="28" op_294_bw="28" op_295_bw="28" op_296_bw="28" op_297_bw="28" op_298_bw="28" op_299_bw="28" op_300_bw="28" op_301_bw="28" op_302_bw="28" op_303_bw="28" op_304_bw="28" op_305_bw="28">
<![CDATA[
codeRepl:306 %call_ln712 = call void @global_mean_pooling_Pipeline_VITIS_LOOP_234_1, i28 %out_nodes_features_skip_concat_bias_V_1_load, i28 %out_nodes_features_skip_concat_bias_V_2_load, i28 %out_nodes_features_skip_concat_bias_V_3_load, i28 %out_nodes_features_skip_concat_bias_V_4_load, i28 %out_nodes_features_skip_concat_bias_V_5_load, i28 %out_nodes_features_skip_concat_bias_V_6_load, i28 %out_nodes_features_skip_concat_bias_V_7_load, i28 %out_nodes_features_skip_concat_bias_V_8_load, i28 %out_nodes_features_skip_concat_bias_V_9_load, i28 %out_nodes_features_skip_concat_bias_V_10_load, i28 %out_nodes_features_skip_concat_bias_V_11_load, i28 %out_nodes_features_skip_concat_bias_V_12_load, i28 %out_nodes_features_skip_concat_bias_V_13_load, i28 %out_nodes_features_skip_concat_bias_V_14_load, i28 %out_nodes_features_skip_concat_bias_V_15_load, i28 %out_nodes_features_skip_concat_bias_V_0_load, i28 %out_nodes_features_skip_concat_bias_V_0_load_1, i28 %out_nodes_features_skip_concat_bias_V_1_load_1, i28 %out_nodes_features_skip_concat_bias_V_2_load_1, i28 %out_nodes_features_skip_concat_bias_V_3_load_1, i28 %out_nodes_features_skip_concat_bias_V_4_load_1, i28 %out_nodes_features_skip_concat_bias_V_5_load_1, i28 %out_nodes_features_skip_concat_bias_V_6_load_1, i28 %out_nodes_features_skip_concat_bias_V_7_load_1, i28 %out_nodes_features_skip_concat_bias_V_8_load_1, i28 %out_nodes_features_skip_concat_bias_V_9_load_1, i28 %out_nodes_features_skip_concat_bias_V_10_load_1, i28 %out_nodes_features_skip_concat_bias_V_11_load_1, i28 %out_nodes_features_skip_concat_bias_V_12_load_1, i28 %out_nodes_features_skip_concat_bias_V_13_load_1, i28 %out_nodes_features_skip_concat_bias_V_14_load_1, i28 %out_nodes_features_skip_concat_bias_V_15_load_1, i28 %out_nodes_features_skip_concat_bias_V_0_load_2, i28 %out_nodes_features_skip_concat_bias_V_1_load_2, i28 %out_nodes_features_skip_concat_bias_V_2_load_2, i28 %out_nodes_features_skip_concat_bias_V_3_load_2, i28 %out_nodes_features_skip_concat_bias_V_4_load_2, i28 %out_nodes_features_skip_concat_bias_V_5_load_2, i28 %out_nodes_features_skip_concat_bias_V_6_load_2, i28 %out_nodes_features_skip_concat_bias_V_7_load_2, i28 %out_nodes_features_skip_concat_bias_V_8_load_2, i28 %out_nodes_features_skip_concat_bias_V_9_load_2, i28 %out_nodes_features_skip_concat_bias_V_10_load_2, i28 %out_nodes_features_skip_concat_bias_V_11_load_2, i28 %out_nodes_features_skip_concat_bias_V_12_load_2, i28 %out_nodes_features_skip_concat_bias_V_13_load_2, i28 %out_nodes_features_skip_concat_bias_V_14_load_2, i28 %out_nodes_features_skip_concat_bias_V_15_load_2, i28 %out_nodes_features_skip_concat_bias_V_0_load_3, i28 %out_nodes_features_skip_concat_bias_V_1_load_3, i28 %out_nodes_features_skip_concat_bias_V_2_load_3, i28 %out_nodes_features_skip_concat_bias_V_3_load_3, i28 %out_nodes_features_skip_concat_bias_V_4_load_3, i28 %out_nodes_features_skip_concat_bias_V_5_load_3, i28 %out_nodes_features_skip_concat_bias_V_6_load_3, i28 %out_nodes_features_skip_concat_bias_V_7_load_3, i28 %out_nodes_features_skip_concat_bias_V_8_load_3, i28 %out_nodes_features_skip_concat_bias_V_9_load_3, i28 %out_nodes_features_skip_concat_bias_V_10_load_3, i28 %out_nodes_features_skip_concat_bias_V_11_load_3, i28 %out_nodes_features_skip_concat_bias_V_12_load_3, i28 %out_nodes_features_skip_concat_bias_V_13_load_3, i28 %out_nodes_features_skip_concat_bias_V_14_load_3, i28 %out_nodes_features_skip_concat_bias_V_15_load_3, i28 %out_nodes_features_skip_concat_bias_V_0_load_4, i28 %out_nodes_features_skip_concat_bias_V_1_load_4, i28 %out_nodes_features_skip_concat_bias_V_2_load_4, i28 %out_nodes_features_skip_concat_bias_V_3_load_4, i28 %out_nodes_features_skip_concat_bias_V_4_load_4, i28 %out_nodes_features_skip_concat_bias_V_5_load_4, i28 %out_nodes_features_skip_concat_bias_V_6_load_4, i28 %out_nodes_features_skip_concat_bias_V_7_load_4, i28 %out_nodes_features_skip_concat_bias_V_8_load_4, i28 %out_nodes_features_skip_concat_bias_V_9_load_4, i28 %out_nodes_features_skip_concat_bias_V_10_load_4, i28 %out_nodes_features_skip_concat_bias_V_11_load_4, i28 %out_nodes_features_skip_concat_bias_V_12_load_4, i28 %out_nodes_features_skip_concat_bias_V_13_load_4, i28 %out_nodes_features_skip_concat_bias_V_14_load_4, i28 %out_nodes_features_skip_concat_bias_V_15_load_4, i28 %out_nodes_features_skip_concat_bias_V_0_load_5, i28 %out_nodes_features_skip_concat_bias_V_1_load_5, i28 %out_nodes_features_skip_concat_bias_V_2_load_5, i28 %out_nodes_features_skip_concat_bias_V_3_load_5, i28 %out_nodes_features_skip_concat_bias_V_4_load_5, i28 %out_nodes_features_skip_concat_bias_V_5_load_5, i28 %out_nodes_features_skip_concat_bias_V_6_load_5, i28 %out_nodes_features_skip_concat_bias_V_7_load_5, i28 %out_nodes_features_skip_concat_bias_V_8_load_5, i28 %out_nodes_features_skip_concat_bias_V_9_load_5, i28 %out_nodes_features_skip_concat_bias_V_10_load_5, i28 %out_nodes_features_skip_concat_bias_V_11_load_5, i28 %out_nodes_features_skip_concat_bias_V_12_load_5, i28 %out_nodes_features_skip_concat_bias_V_13_load_5, i28 %out_nodes_features_skip_concat_bias_V_14_load_5, i28 %out_nodes_features_skip_concat_bias_V_15_load_5, i28 %out_nodes_features_skip_concat_bias_V_0_load_6, i28 %out_nodes_features_skip_concat_bias_V_1_load_6, i28 %out_nodes_features_skip_concat_bias_V_2_load_6, i28 %out_nodes_features_skip_concat_bias_V_3_load_6, i28 %out_nodes_features_skip_concat_bias_V_4_load_6, i28 %out_nodes_features_skip_concat_bias_V_5_load_6, i28 %out_nodes_features_skip_concat_bias_V_6_load_6, i28 %out_nodes_features_skip_concat_bias_V_7_load_6, i28 %out_nodes_features_skip_concat_bias_V_8_load_6, i28 %out_nodes_features_skip_concat_bias_V_9_load_6, i28 %out_nodes_features_skip_concat_bias_V_10_load_6, i28 %out_nodes_features_skip_concat_bias_V_11_load_6, i28 %out_nodes_features_skip_concat_bias_V_12_load_6, i28 %out_nodes_features_skip_concat_bias_V_13_load_6, i28 %out_nodes_features_skip_concat_bias_V_14_load_6, i28 %out_nodes_features_skip_concat_bias_V_15_load_6, i28 %out_nodes_features_skip_concat_bias_V_0_load_7, i28 %out_nodes_features_skip_concat_bias_V_1_load_7, i28 %out_nodes_features_skip_concat_bias_V_2_load_7, i28 %out_nodes_features_skip_concat_bias_V_3_load_7, i28 %out_nodes_features_skip_concat_bias_V_4_load_7, i28 %out_nodes_features_skip_concat_bias_V_5_load_7, i28 %out_nodes_features_skip_concat_bias_V_6_load_7, i28 %out_nodes_features_skip_concat_bias_V_7_load_7, i28 %out_nodes_features_skip_concat_bias_V_8_load_7, i28 %out_nodes_features_skip_concat_bias_V_9_load_7, i28 %out_nodes_features_skip_concat_bias_V_10_load_7, i28 %out_nodes_features_skip_concat_bias_V_11_load_7, i28 %out_nodes_features_skip_concat_bias_V_12_load_7, i28 %out_nodes_features_skip_concat_bias_V_13_load_7, i28 %out_nodes_features_skip_concat_bias_V_14_load_7, i28 %out_nodes_features_skip_concat_bias_V_15_load_7, i28 %out_nodes_features_skip_concat_bias_V_0_load_8, i28 %out_nodes_features_skip_concat_bias_V_1_load_8, i28 %out_nodes_features_skip_concat_bias_V_2_load_8, i28 %out_nodes_features_skip_concat_bias_V_3_load_8, i28 %out_nodes_features_skip_concat_bias_V_4_load_8, i28 %out_nodes_features_skip_concat_bias_V_5_load_8, i28 %out_nodes_features_skip_concat_bias_V_6_load_8, i28 %out_nodes_features_skip_concat_bias_V_7_load_8, i28 %out_nodes_features_skip_concat_bias_V_8_load_8, i28 %out_nodes_features_skip_concat_bias_V_9_load_8, i28 %out_nodes_features_skip_concat_bias_V_10_load_8, i28 %out_nodes_features_skip_concat_bias_V_11_load_8, i28 %out_nodes_features_skip_concat_bias_V_12_load_8, i28 %out_nodes_features_skip_concat_bias_V_13_load_8, i28 %out_nodes_features_skip_concat_bias_V_14_load_8, i28 %out_nodes_features_skip_concat_bias_V_15_load_8, i28 %out_nodes_features_skip_concat_bias_V_0_load_9, i28 %out_nodes_features_skip_concat_bias_V_1_load_9, i28 %out_nodes_features_skip_concat_bias_V_2_load_9, i28 %out_nodes_features_skip_concat_bias_V_3_load_9, i28 %out_nodes_features_skip_concat_bias_V_4_load_9, i28 %out_nodes_features_skip_concat_bias_V_5_load_9, i28 %out_nodes_features_skip_concat_bias_V_6_load_9, i28 %out_nodes_features_skip_concat_bias_V_7_load_9, i28 %out_nodes_features_skip_concat_bias_V_8_load_9, i28 %out_nodes_features_skip_concat_bias_V_9_load_9, i28 %out_nodes_features_skip_concat_bias_V_10_load_9, i28 %out_nodes_features_skip_concat_bias_V_11_load_9, i28 %out_nodes_features_skip_concat_bias_V_12_load_9, i28 %out_nodes_features_skip_concat_bias_V_13_load_9, i28 %out_nodes_features_skip_concat_bias_V_14_load_9, i28 %out_nodes_features_skip_concat_bias_V_15_load_9, i28 %out_nodes_features_skip_concat_bias_V_0_load_10, i28 %out_nodes_features_skip_concat_bias_V_1_load_10, i28 %out_nodes_features_skip_concat_bias_V_2_load_10, i28 %out_nodes_features_skip_concat_bias_V_3_load_10, i28 %out_nodes_features_skip_concat_bias_V_4_load_10, i28 %out_nodes_features_skip_concat_bias_V_5_load_10, i28 %out_nodes_features_skip_concat_bias_V_6_load_10, i28 %out_nodes_features_skip_concat_bias_V_7_load_10, i28 %out_nodes_features_skip_concat_bias_V_8_load_10, i28 %out_nodes_features_skip_concat_bias_V_9_load_10, i28 %out_nodes_features_skip_concat_bias_V_10_load_10, i28 %out_nodes_features_skip_concat_bias_V_11_load_10, i28 %out_nodes_features_skip_concat_bias_V_12_load_10, i28 %out_nodes_features_skip_concat_bias_V_13_load_10, i28 %out_nodes_features_skip_concat_bias_V_14_load_10, i28 %out_nodes_features_skip_concat_bias_V_15_load_10, i28 %out_nodes_features_skip_concat_bias_V_0_load_11, i28 %out_nodes_features_skip_concat_bias_V_1_load_11, i28 %out_nodes_features_skip_concat_bias_V_2_load_11, i28 %out_nodes_features_skip_concat_bias_V_3_load_11, i28 %out_nodes_features_skip_concat_bias_V_4_load_11, i28 %out_nodes_features_skip_concat_bias_V_5_load_11, i28 %out_nodes_features_skip_concat_bias_V_6_load_11, i28 %out_nodes_features_skip_concat_bias_V_7_load_11, i28 %out_nodes_features_skip_concat_bias_V_8_load_11, i28 %out_nodes_features_skip_concat_bias_V_9_load_11, i28 %out_nodes_features_skip_concat_bias_V_10_load_11, i28 %out_nodes_features_skip_concat_bias_V_11_load_11, i28 %out_nodes_features_skip_concat_bias_V_12_load_11, i28 %out_nodes_features_skip_concat_bias_V_13_load_11, i28 %out_nodes_features_skip_concat_bias_V_14_load_11, i28 %out_nodes_features_skip_concat_bias_V_15_load_11, i28 %out_nodes_features_skip_concat_bias_V_0_load_12, i28 %out_nodes_features_skip_concat_bias_V_1_load_12, i28 %out_nodes_features_skip_concat_bias_V_2_load_12, i28 %out_nodes_features_skip_concat_bias_V_3_load_12, i28 %out_nodes_features_skip_concat_bias_V_4_load_12, i28 %out_nodes_features_skip_concat_bias_V_5_load_12, i28 %out_nodes_features_skip_concat_bias_V_6_load_12, i28 %out_nodes_features_skip_concat_bias_V_7_load_12, i28 %out_nodes_features_skip_concat_bias_V_8_load_12, i28 %out_nodes_features_skip_concat_bias_V_9_load_12, i28 %out_nodes_features_skip_concat_bias_V_10_load_12, i28 %out_nodes_features_skip_concat_bias_V_11_load_12, i28 %out_nodes_features_skip_concat_bias_V_12_load_12, i28 %out_nodes_features_skip_concat_bias_V_13_load_12, i28 %out_nodes_features_skip_concat_bias_V_14_load_12, i28 %out_nodes_features_skip_concat_bias_V_15_load_12, i28 %out_nodes_features_skip_concat_bias_V_0_load_13, i28 %out_nodes_features_skip_concat_bias_V_1_load_13, i28 %out_nodes_features_skip_concat_bias_V_2_load_13, i28 %out_nodes_features_skip_concat_bias_V_3_load_13, i28 %out_nodes_features_skip_concat_bias_V_4_load_13, i28 %out_nodes_features_skip_concat_bias_V_5_load_13, i28 %out_nodes_features_skip_concat_bias_V_6_load_13, i28 %out_nodes_features_skip_concat_bias_V_7_load_13, i28 %out_nodes_features_skip_concat_bias_V_8_load_13, i28 %out_nodes_features_skip_concat_bias_V_9_load_13, i28 %out_nodes_features_skip_concat_bias_V_10_load_13, i28 %out_nodes_features_skip_concat_bias_V_11_load_13, i28 %out_nodes_features_skip_concat_bias_V_12_load_13, i28 %out_nodes_features_skip_concat_bias_V_13_load_13, i28 %out_nodes_features_skip_concat_bias_V_14_load_13, i28 %out_nodes_features_skip_concat_bias_V_15_load_13, i28 %out_nodes_features_skip_concat_bias_V_0_load_14, i28 %out_nodes_features_skip_concat_bias_V_1_load_14, i28 %out_nodes_features_skip_concat_bias_V_2_load_14, i28 %out_nodes_features_skip_concat_bias_V_3_load_14, i28 %out_nodes_features_skip_concat_bias_V_4_load_14, i28 %out_nodes_features_skip_concat_bias_V_5_load_14, i28 %out_nodes_features_skip_concat_bias_V_6_load_14, i28 %out_nodes_features_skip_concat_bias_V_7_load_14, i28 %out_nodes_features_skip_concat_bias_V_8_load_14, i28 %out_nodes_features_skip_concat_bias_V_9_load_14, i28 %out_nodes_features_skip_concat_bias_V_10_load_14, i28 %out_nodes_features_skip_concat_bias_V_11_load_14, i28 %out_nodes_features_skip_concat_bias_V_12_load_14, i28 %out_nodes_features_skip_concat_bias_V_13_load_14, i28 %out_nodes_features_skip_concat_bias_V_14_load_14, i28 %out_nodes_features_skip_concat_bias_V_15_load_14, i28 %out_nodes_features_skip_concat_bias_V_0_load_15, i28 %out_nodes_features_skip_concat_bias_V_1_load_15, i28 %out_nodes_features_skip_concat_bias_V_2_load_15, i28 %out_nodes_features_skip_concat_bias_V_3_load_15, i28 %out_nodes_features_skip_concat_bias_V_4_load_15, i28 %out_nodes_features_skip_concat_bias_V_5_load_15, i28 %out_nodes_features_skip_concat_bias_V_6_load_15, i28 %out_nodes_features_skip_concat_bias_V_7_load_15, i28 %out_nodes_features_skip_concat_bias_V_8_load_15, i28 %out_nodes_features_skip_concat_bias_V_9_load_15, i28 %out_nodes_features_skip_concat_bias_V_10_load_15, i28 %out_nodes_features_skip_concat_bias_V_11_load_15, i28 %out_nodes_features_skip_concat_bias_V_12_load_15, i28 %out_nodes_features_skip_concat_bias_V_13_load_15, i28 %out_nodes_features_skip_concat_bias_V_14_load_15, i28 %out_nodes_features_skip_concat_bias_V_15_load_15, i28 %out_nodes_features_skip_concat_bias_V_0_load_16, i28 %out_nodes_features_skip_concat_bias_V_1_load_16, i28 %out_nodes_features_skip_concat_bias_V_2_load_16, i28 %out_nodes_features_skip_concat_bias_V_3_load_16, i28 %out_nodes_features_skip_concat_bias_V_4_load_16, i28 %out_nodes_features_skip_concat_bias_V_5_load_16, i28 %out_nodes_features_skip_concat_bias_V_6_load_16, i28 %out_nodes_features_skip_concat_bias_V_7_load_16, i28 %out_nodes_features_skip_concat_bias_V_8_load_16, i28 %out_nodes_features_skip_concat_bias_V_9_load_16, i28 %out_nodes_features_skip_concat_bias_V_10_load_16, i28 %out_nodes_features_skip_concat_bias_V_11_load_16, i28 %out_nodes_features_skip_concat_bias_V_12_load_16, i28 %out_nodes_features_skip_concat_bias_V_13_load_16, i28 %out_nodes_features_skip_concat_bias_V_14_load_16, i28 %out_nodes_features_skip_concat_bias_V_15_load_16, i28 %out_nodes_features_skip_concat_bias_V_0_load_17, i28 %out_nodes_features_skip_concat_bias_V_1_load_17, i28 %out_nodes_features_skip_concat_bias_V_2_load_17, i28 %out_nodes_features_skip_concat_bias_V_3_load_17, i28 %out_nodes_features_skip_concat_bias_V_4_load_17, i28 %out_nodes_features_skip_concat_bias_V_5_load_17, i28 %out_nodes_features_skip_concat_bias_V_6_load_17, i28 %out_nodes_features_skip_concat_bias_V_7_load_17, i28 %out_nodes_features_skip_concat_bias_V_8_load_17, i28 %out_nodes_features_skip_concat_bias_V_9_load_17, i28 %out_nodes_features_skip_concat_bias_V_10_load_17, i28 %out_nodes_features_skip_concat_bias_V_11_load_17, i28 %out_nodes_features_skip_concat_bias_V_12_load_17, i28 %out_nodes_features_skip_concat_bias_V_13_load_17, i28 %out_nodes_features_skip_concat_bias_V_14_load_17, i28 %out_nodes_features_skip_concat_bias_V_15_load_17, i28 %out_nodes_features_skip_concat_bias_V_0_load_18, i28 %out_nodes_features_skip_concat_bias_V_1_load_18, i28 %out_nodes_features_skip_concat_bias_V_2_load_18, i28 %out_nodes_features_skip_concat_bias_V_3_load_18, i28 %out_nodes_features_skip_concat_bias_V_4_load_18, i28 %out_nodes_features_skip_concat_bias_V_5_load_18, i28 %out_nodes_features_skip_concat_bias_V_6_load_18, i28 %out_nodes_features_skip_concat_bias_V_7_load_18, i28 %out_nodes_features_skip_concat_bias_V_8_load_18, i28 %out_nodes_features_skip_concat_bias_V_9_load_18, i28 %out_nodes_features_skip_concat_bias_V_10_load_18, i28 %out_nodes_features_skip_concat_bias_V_11_load_18, i28 %out_nodes_features_skip_concat_bias_V_12_load_18, i28 %out_nodes_features_skip_concat_bias_V_13_load_18, i28 %out_nodes_features_skip_concat_bias_V_14_load_18, i28 %out_nodes_features_skip_concat_bias_V_15_load_18, i28 %h_graph_V

]]></Node>
<StgValue><ssdm name="call_ln712"/></StgValue>
</operation>

<operation id="626" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0">
<![CDATA[
codeRepl:307 %ret_ln241 = ret

]]></Node>
<StgValue><ssdm name="ret_ln241"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
