#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022c4a9b5340 .scope module, "top_file" "top_file" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "N";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 4 "op";
o0000022c4a9d4998 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000022c4aa26740_0 .net "N", 7 0, o0000022c4a9d4998;  0 drivers
L_0000022c4ab00280 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000022c4aa269c0_0 .net/2u *"_ivl_0", 3 0, L_0000022c4ab00280;  1 drivers
v0000022c4aa2a620_0 .net "c1", 0 0, v0000022c4a9b0d00_0;  1 drivers
v0000022c4aa288c0_0 .net "c2", 0 0, v0000022c4a9b0c60_0;  1 drivers
o0000022c4a9d44b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000022c4aa28b40_0 .net "clk", 0 0, o0000022c4a9d44b8;  0 drivers
v0000022c4aa28be0_0 .net "done", 0 0, L_0000022c4aa2a080;  1 drivers
v0000022c4aa29d60_0 .net "eqz", 2 0, v0000022c4aa26920_0;  1 drivers
v0000022c4aa29400_0 .net "int", 3 0, L_0000022c4aa28a00;  1 drivers
v0000022c4aa29040_0 .net "ld1", 0 0, v0000022c4a9b0e40_0;  1 drivers
v0000022c4aa28c80_0 .net "ld2", 0 0, v0000022c4a9b10c0_0;  1 drivers
v0000022c4aa29720_0 .net "ld4", 0 0, v0000022c4a9b1200_0;  1 drivers
v0000022c4aa294a0_0 .net "ld5", 0 0, v0000022c4a9b06c0_0;  1 drivers
v0000022c4aa28d20_0 .net "ld6", 0 0, v0000022c4a9b0800_0;  1 drivers
v0000022c4aa2a580_0 .net "ld7", 0 0, v0000022c4aa27c80_0;  1 drivers
v0000022c4aa2a300_0 .net "op", 3 0, L_0000022c4aa28780;  1 drivers
o0000022c4a9d4698 .functor BUFZ 1, C4<z>; HiZ drive
v0000022c4aa29540_0 .net "rst", 0 0, o0000022c4a9d4698;  0 drivers
v0000022c4aa28dc0_0 .net "signal", 0 0, L_0000022c4aa29860;  1 drivers
L_0000022c4aa28780 .functor MUXZ 4, L_0000022c4ab00280, L_0000022c4aa28a00, L_0000022c4aa2a080, C4<>;
S_0000022c4a9c8a60 .scope module, "ctrl" "controller" 2 16, 3 1 0, S_0000022c4a9b5340;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "eqz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "signal";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 1 "c1";
    .port_info 5 /OUTPUT 1 "c2";
    .port_info 6 /OUTPUT 1 "ld1";
    .port_info 7 /OUTPUT 1 "ld2";
    .port_info 8 /OUTPUT 1 "ld4";
    .port_info 9 /OUTPUT 1 "ld5";
    .port_info 10 /OUTPUT 1 "ld6";
    .port_info 11 /OUTPUT 1 "ld7";
    .port_info 12 /OUTPUT 1 "done";
P_0000022c4a9d0ac0 .param/l "S0" 0 3 9, C4<000>;
P_0000022c4a9d0af8 .param/l "S1" 0 3 9, C4<001>;
P_0000022c4a9d0b30 .param/l "S2" 0 3 9, C4<010>;
P_0000022c4a9d0b68 .param/l "S3" 0 3 9, C4<011>;
P_0000022c4a9d0ba0 .param/l "S4" 0 3 9, C4<100>;
L_0000022c4ab00088 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000022c4a9b0f80_0 .net/2u *"_ivl_0", 2 0, L_0000022c4ab00088;  1 drivers
v0000022c4a9b0d00_0 .var "c1", 0 0;
v0000022c4a9b0c60_0 .var "c2", 0 0;
v0000022c4a9b0620_0 .net "clk", 0 0, o0000022c4a9d44b8;  alias, 0 drivers
v0000022c4a9b1160_0 .net "done", 0 0, L_0000022c4aa2a080;  alias, 1 drivers
v0000022c4a9b08a0_0 .net "eqz", 2 0, v0000022c4aa26920_0;  alias, 1 drivers
v0000022c4a9b0e40_0 .var "ld1", 0 0;
v0000022c4a9b10c0_0 .var "ld2", 0 0;
v0000022c4a9b1200_0 .var "ld4", 0 0;
v0000022c4a9b06c0_0 .var "ld5", 0 0;
v0000022c4a9b0800_0 .var "ld6", 0 0;
v0000022c4aa27c80_0 .var "ld7", 0 0;
v0000022c4aa26c40_0 .var "n_state", 2 0;
v0000022c4aa26ba0_0 .net "rst", 0 0, o0000022c4a9d4698;  alias, 0 drivers
v0000022c4aa27d20_0 .net "signal", 0 0, L_0000022c4aa29860;  alias, 1 drivers
v0000022c4aa27dc0_0 .var "state", 2 0;
E_0000022c4a9b2c10 .event anyedge, v0000022c4aa27dc0_0, v0000022c4a9b08a0_0;
E_0000022c4a9b3490 .event anyedge, v0000022c4aa27dc0_0, v0000022c4aa27d20_0, v0000022c4a9b08a0_0;
E_0000022c4a9b3550 .event posedge, v0000022c4aa26ba0_0, v0000022c4a9b0620_0;
L_0000022c4aa2a080 .cmp/eq 3, v0000022c4aa27dc0_0, L_0000022c4ab00088;
S_0000022c4a9c8bf0 .scope module, "dp" "datapath" 2 32, 4 1 0, S_0000022c4a9b5340;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "N";
    .port_info 1 /INPUT 1 "ld1";
    .port_info 2 /INPUT 1 "ld2";
    .port_info 3 /INPUT 1 "ld4";
    .port_info 4 /INPUT 1 "ld5";
    .port_info 5 /INPUT 1 "ld6";
    .port_info 6 /INPUT 1 "ld7";
    .port_info 7 /INPUT 1 "c1";
    .port_info 8 /INPUT 1 "c2";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /OUTPUT 3 "eqz";
    .port_info 11 /OUTPUT 4 "value";
    .port_info 12 /OUTPUT 1 "signal";
v0000022c4aa271e0_0 .net "N", 7 0, o0000022c4a9d4998;  alias, 0 drivers
v0000022c4aa27500_0 .var "R1", 3 0;
v0000022c4aa27e60_0 .var "R1_next", 3 0;
v0000022c4aa270a0_0 .var "R2", 3 0;
v0000022c4aa26ce0_0 .var "R2_next", 3 0;
v0000022c4aa27a00_0 .var "R4", 3 0;
v0000022c4aa275a0_0 .var "R4_next", 3 0;
v0000022c4aa27960_0 .var "R5", 7 0;
v0000022c4aa27140_0 .var "R5_next", 7 0;
v0000022c4aa26d80_0 .var "R6", 3 0;
v0000022c4aa27780_0 .var "R6_next", 3 0;
v0000022c4aa26880_0 .var "R7", 3 0;
v0000022c4aa26e20_0 .var "R7_next", 3 0;
v0000022c4aa26ec0_0 .net *"_ivl_0", 4 0, L_0000022c4aa292c0;  1 drivers
L_0000022c4ab00160 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000022c4aa26f60_0 .net/2u *"_ivl_12", 3 0, L_0000022c4ab00160;  1 drivers
L_0000022c4ab001a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000022c4aa27aa0_0 .net/2u *"_ivl_16", 3 0, L_0000022c4ab001a8;  1 drivers
v0000022c4aa26560_0 .net *"_ivl_20", 7 0, L_0000022c4aa28e60;  1 drivers
L_0000022c4ab001f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000022c4aa27b40_0 .net *"_ivl_23", 3 0, L_0000022c4ab001f0;  1 drivers
v0000022c4aa27460_0 .net *"_ivl_24", 7 0, L_0000022c4aa28960;  1 drivers
L_0000022c4ab00238 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000022c4aa27000_0 .net *"_ivl_27", 3 0, L_0000022c4ab00238;  1 drivers
L_0000022c4ab000d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022c4aa27640_0 .net *"_ivl_3", 0 0, L_0000022c4ab000d0;  1 drivers
v0000022c4aa276e0_0 .net *"_ivl_4", 4 0, L_0000022c4aa29360;  1 drivers
L_0000022c4ab00118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022c4aa28180_0 .net *"_ivl_7", 0 0, L_0000022c4ab00118;  1 drivers
v0000022c4aa27280_0 .net "adder1_out", 4 0, L_0000022c4aa2a3a0;  1 drivers
v0000022c4aa267e0_0 .net "adder2_out", 3 0, L_0000022c4aa28820;  1 drivers
v0000022c4aa26a60_0 .net "c1", 0 0, v0000022c4a9b0d00_0;  alias, 1 drivers
v0000022c4aa27820_0 .net "c2", 0 0, v0000022c4a9b0c60_0;  alias, 1 drivers
v0000022c4aa26b00_0 .net "clk", 0 0, o0000022c4a9d44b8;  alias, 0 drivers
v0000022c4aa27320_0 .net "divider_out", 3 0, L_0000022c4aa295e0;  1 drivers
v0000022c4aa273c0_0 .net "equal", 0 0, L_0000022c4aa29900;  1 drivers
v0000022c4aa26920_0 .var "eqz", 2 0;
v0000022c4aa28360_0 .net "great", 0 0, L_0000022c4aa297c0;  1 drivers
v0000022c4aa27f00_0 .net "ld1", 0 0, v0000022c4a9b0e40_0;  alias, 1 drivers
v0000022c4aa278c0_0 .net "ld2", 0 0, v0000022c4a9b10c0_0;  alias, 1 drivers
v0000022c4aa27be0_0 .net "ld4", 0 0, v0000022c4a9b1200_0;  alias, 1 drivers
v0000022c4aa27fa0_0 .net "ld5", 0 0, v0000022c4a9b06c0_0;  alias, 1 drivers
v0000022c4aa28040_0 .net "ld6", 0 0, v0000022c4a9b0800_0;  alias, 1 drivers
v0000022c4aa280e0_0 .net "ld7", 0 0, v0000022c4aa27c80_0;  alias, 1 drivers
v0000022c4aa28400_0 .net "less", 0 0, L_0000022c4aa28fa0;  1 drivers
v0000022c4aa28220_0 .net "mult_out", 7 0, L_0000022c4aa28f00;  1 drivers
v0000022c4aa282c0_0 .net "signal", 0 0, L_0000022c4aa29860;  alias, 1 drivers
v0000022c4aa26600_0 .net "sub_out", 3 0, L_0000022c4aa29b80;  1 drivers
v0000022c4aa266a0_0 .net "value", 3 0, L_0000022c4aa28a00;  alias, 1 drivers
E_0000022c4a9b2b10 .event anyedge, v0000022c4aa28400_0, v0000022c4aa273c0_0, v0000022c4aa28360_0;
E_0000022c4a9b3610/0 .event anyedge, v0000022c4a9b0e40_0, v0000022c4a9b0d00_0, v0000022c4aa26d80_0, v0000022c4aa27500_0;
E_0000022c4a9b3610/1 .event anyedge, v0000022c4a9b10c0_0, v0000022c4a9b0c60_0, v0000022c4aa26880_0, v0000022c4aa270a0_0;
E_0000022c4a9b3610/2 .event anyedge, v0000022c4a9b1200_0, v0000022c4aa27320_0, v0000022c4aa27a00_0, v0000022c4a9b06c0_0;
E_0000022c4a9b3610/3 .event anyedge, v0000022c4aa28220_0, v0000022c4aa27960_0, v0000022c4a9b0800_0, v0000022c4aa267e0_0;
E_0000022c4a9b3610/4 .event anyedge, v0000022c4aa27780_0, v0000022c4aa27c80_0, v0000022c4aa26600_0, v0000022c4aa26e20_0;
E_0000022c4a9b3610 .event/or E_0000022c4a9b3610/0, E_0000022c4a9b3610/1, E_0000022c4a9b3610/2, E_0000022c4a9b3610/3, E_0000022c4a9b3610/4;
E_0000022c4a9b2f50 .event posedge, v0000022c4a9b0620_0;
L_0000022c4aa292c0 .concat [ 4 1 0 0], v0000022c4aa27500_0, L_0000022c4ab000d0;
L_0000022c4aa29360 .concat [ 4 1 0 0], v0000022c4aa270a0_0, L_0000022c4ab00118;
L_0000022c4aa2a3a0 .arith/sum 5, L_0000022c4aa292c0, L_0000022c4aa29360;
L_0000022c4aa295e0 .part L_0000022c4aa2a3a0, 1, 4;
L_0000022c4aa28820 .arith/sum 4, v0000022c4aa27a00_0, L_0000022c4ab00160;
L_0000022c4aa29b80 .arith/sub 4, v0000022c4aa27a00_0, L_0000022c4ab001a8;
L_0000022c4aa28e60 .concat [ 4 4 0 0], v0000022c4aa27a00_0, L_0000022c4ab001f0;
L_0000022c4aa28960 .concat [ 4 4 0 0], v0000022c4aa27a00_0, L_0000022c4ab00238;
L_0000022c4aa28f00 .arith/mult 8, L_0000022c4aa28e60, L_0000022c4aa28960;
L_0000022c4aa297c0 .cmp/gt 8, v0000022c4aa27960_0, o0000022c4a9d4998;
L_0000022c4aa28fa0 .cmp/gt 8, o0000022c4a9d4998, v0000022c4aa27960_0;
L_0000022c4aa29900 .cmp/eq 8, v0000022c4aa27960_0, o0000022c4a9d4998;
L_0000022c4aa28a00 .functor MUXZ 4, v0000022c4aa27a00_0, v0000022c4aa27500_0, L_0000022c4aa29860, C4<>;
L_0000022c4aa29860 .cmp/eq 4, v0000022c4aa27500_0, v0000022c4aa270a0_0;
    .scope S_0000022c4a9c8a60;
T_0 ;
    %wait E_0000022c4a9b3550;
    %load/vec4 v0000022c4aa26ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000022c4aa27dc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022c4aa26c40_0;
    %assign/vec4 v0000022c4aa27dc0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022c4a9c8a60;
T_1 ;
    %wait E_0000022c4a9b3490;
    %load/vec4 v0000022c4aa27dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000022c4aa26c40_0, 0, 3;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000022c4aa26c40_0, 0, 3;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000022c4aa26c40_0, 0, 3;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000022c4aa26c40_0, 0, 3;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0000022c4aa27d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000022c4aa26c40_0, 0, 3;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000022c4a9b08a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000022c4aa26c40_0, 0, 3;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000022c4aa26c40_0, 0, 3;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000022c4aa26c40_0, 0, 3;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000022c4aa26c40_0, 0, 3;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.7 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000022c4a9c8a60;
T_2 ;
    %wait E_0000022c4a9b2c10;
    %load/vec4 v0000022c4aa27dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 8;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0d00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4aa27c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b06c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b1200_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b10c0_0, 0, 1;
    %store/vec4 v0000022c4a9b0e40_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 192, 0, 8;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0d00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4aa27c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b06c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b1200_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b10c0_0, 0, 1;
    %store/vec4 v0000022c4a9b0e40_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 44, 0, 8;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0d00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4aa27c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b06c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b1200_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b10c0_0, 0, 1;
    %store/vec4 v0000022c4a9b0e40_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 16, 0, 8;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0d00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4aa27c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b06c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b1200_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b10c0_0, 0, 1;
    %store/vec4 v0000022c4a9b0e40_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0000022c4a9b08a0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %load/vec4 v0000022c4a9b08a0_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_2.9, 9;
    %pushi/vec4 130, 0, 8;
    %jmp/1 T_2.10, 9;
T_2.9 ; End of true expr.
    %pushi/vec4 65, 0, 8;
    %jmp/0 T_2.10, 9;
 ; End of false expr.
    %blend;
T_2.10;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0d00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4aa27c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b06c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b1200_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b10c0_0, 0, 1;
    %store/vec4 v0000022c4a9b0e40_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 8;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0d00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4aa27c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b0800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b06c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b1200_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022c4a9b10c0_0, 0, 1;
    %store/vec4 v0000022c4a9b0e40_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000022c4a9c8bf0;
T_3 ;
    %wait E_0000022c4a9b2f50;
    %load/vec4 v0000022c4aa27e60_0;
    %assign/vec4 v0000022c4aa27500_0, 0;
    %load/vec4 v0000022c4aa26ce0_0;
    %assign/vec4 v0000022c4aa270a0_0, 0;
    %load/vec4 v0000022c4aa275a0_0;
    %assign/vec4 v0000022c4aa27a00_0, 0;
    %load/vec4 v0000022c4aa27140_0;
    %assign/vec4 v0000022c4aa27960_0, 0;
    %load/vec4 v0000022c4aa27780_0;
    %assign/vec4 v0000022c4aa26d80_0, 0;
    %load/vec4 v0000022c4aa26e20_0;
    %assign/vec4 v0000022c4aa26880_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000022c4a9c8bf0;
T_4 ;
    %wait E_0000022c4a9b3610;
    %load/vec4 v0000022c4aa27f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0000022c4aa26a60_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000022c4aa26d80_0;
    %jmp/1 T_4.3, 9;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.3, 9;
 ; End of false expr.
    %blend;
T_4.3;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0000022c4aa27500_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0000022c4aa27e60_0, 0, 4;
    %load/vec4 v0000022c4aa278c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0000022c4aa27820_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0000022c4aa26880_0;
    %jmp/1 T_4.7, 9;
T_4.6 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_4.7, 9;
 ; End of false expr.
    %blend;
T_4.7;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0000022c4aa270a0_0;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0000022c4aa26ce0_0, 0, 4;
    %load/vec4 v0000022c4aa27be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.8, 8;
    %load/vec4 v0000022c4aa27320_0;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %load/vec4 v0000022c4aa27a00_0;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v0000022c4aa275a0_0, 0, 4;
    %load/vec4 v0000022c4aa27fa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.10, 8;
    %load/vec4 v0000022c4aa28220_0;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %load/vec4 v0000022c4aa27960_0;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %store/vec4 v0000022c4aa27140_0, 0, 8;
    %load/vec4 v0000022c4aa28040_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.12, 8;
    %load/vec4 v0000022c4aa267e0_0;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v0000022c4aa27780_0;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v0000022c4aa27780_0, 0, 4;
    %load/vec4 v0000022c4aa280e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.14, 8;
    %load/vec4 v0000022c4aa26600_0;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %load/vec4 v0000022c4aa26e20_0;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %store/vec4 v0000022c4aa26e20_0, 0, 4;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000022c4a9c8bf0;
T_5 ;
    %wait E_0000022c4a9b2b10;
    %load/vec4 v0000022c4aa28400_0;
    %load/vec4 v0000022c4aa273c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000022c4aa28360_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022c4aa26920_0, 0, 3;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "top_file.v";
    "./controller.v";
    "./datapath.v";
