Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Feb  3 21:28:04 2022
| Host         : BrooksRig running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NARNet_SmallCache_timing_summary_routed.rpt -pb NARNet_SmallCache_timing_summary_routed.pb -rpx NARNet_SmallCache_timing_summary_routed.rpx -warn_on_violation
| Design       : NARNet_SmallCache
| Device       : 7s6-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    494.809        0.000                      0                 1505        0.038        0.000                      0                 1505      498.870        0.000                       0                   543  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               494.809        0.000                      0                 1505        0.038        0.000                      0                 1505      498.870        0.000                       0                   543  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      494.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      498.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             494.809ns  (required time - arrival time)
  Source:                 w_ind_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            tanhlut/tanh_out_reg_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk fall@500.000ns - clk rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 0.599ns (13.530%)  route 3.828ns (86.470%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 503.630 - 500.000 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.374     3.935    clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  w_ind_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.379     4.314 r  w_ind_reg[1]/Q
                         net (fo=29, routed)          2.108     6.422    tanhlut/tanh_out_reg_reg_1[1]
    SLICE_X18Y21         LUT6 (Prop_lut6_I3_O)        0.105     6.527 r  tanhlut/tanh_out_reg_reg_i_13/O
                         net (fo=1, routed)           1.066     7.593    tanhlut/tanh_out_reg_reg_i_13_n_0
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.115     7.708 r  tanhlut/tanh_out_reg_reg_i_3/O
                         net (fo=1, routed)           0.654     8.362    tanhlut/param_cache[7]
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720   500.720 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541   502.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   502.339 f  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.291   503.630    tanhlut/tanh_out_reg_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.229   503.859    
                         clock uncertainty           -0.035   503.824    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.652   503.172    tanhlut/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                        503.172    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                494.809    

Slack (MET) :             494.834ns  (required time - arrival time)
  Source:                 param_cache_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            tanhlut/tanh_out_reg_reg/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk fall@500.000ns - clk rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.589ns (12.684%)  route 4.055ns (87.316%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 503.630 - 500.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.355     3.916    clk_IBUF_BUFG
    SLICE_X20Y17         FDRE                                         r  param_cache_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.379     4.295 r  param_cache_reg[3][2]/Q
                         net (fo=24, routed)          2.243     6.538    tanhlut/tanh_out_reg_reg_4[2]
    SLICE_X18Y21         LUT6 (Prop_lut6_I4_O)        0.105     6.643 r  tanhlut/tanh_out_reg_reg_i_18/O
                         net (fo=1, routed)           1.062     7.705    tanhlut/tanh_out_reg_reg_i_18_n_0
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.105     7.810 r  tanhlut/tanh_out_reg_reg_i_8/O
                         net (fo=1, routed)           0.750     8.560    tanhlut/param_cache[2]
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720   500.720 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541   502.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   502.339 f  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.291   503.630    tanhlut/tanh_out_reg_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.289   503.919    
                         clock uncertainty           -0.035   503.884    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490   503.394    tanhlut/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                        503.394    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                494.834    

Slack (MET) :             495.109ns  (required time - arrival time)
  Source:                 w_ind_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            tanhlut/tanh_out_reg_reg/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk fall@500.000ns - clk rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.589ns (13.731%)  route 3.701ns (86.269%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 503.630 - 500.000 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.374     3.935    clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  w_ind_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.379     4.314 r  w_ind_reg[1]/Q
                         net (fo=29, routed)          1.968     6.282    tanhlut/tanh_out_reg_reg_1[1]
    SLICE_X15Y21         LUT6 (Prop_lut6_I3_O)        0.105     6.387 r  tanhlut/tanh_out_reg_reg_i_14/O
                         net (fo=1, routed)           1.223     7.610    tanhlut/tanh_out_reg_reg_i_14_n_0
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.105     7.715 r  tanhlut/tanh_out_reg_reg_i_4/O
                         net (fo=1, routed)           0.510     8.225    tanhlut/param_cache[6]
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720   500.720 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541   502.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   502.339 f  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.291   503.630    tanhlut/tanh_out_reg_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.229   503.859    
                         clock uncertainty           -0.035   503.824    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490   503.334    tanhlut/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                        503.334    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                495.109    

Slack (MET) :             495.162ns  (required time - arrival time)
  Source:                 w_ind_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            tanhlut/tanh_out_reg_reg/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk fall@500.000ns - clk rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.589ns (13.903%)  route 3.648ns (86.097%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 503.630 - 500.000 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.374     3.935    clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  w_ind_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.379     4.314 r  w_ind_reg[1]/Q
                         net (fo=29, routed)          1.826     6.140    tanhlut/tanh_out_reg_reg_1[1]
    SLICE_X18Y21         LUT6 (Prop_lut6_I3_O)        0.105     6.245 r  tanhlut/tanh_out_reg_reg_i_20/O
                         net (fo=1, routed)           1.077     7.322    tanhlut/tanh_out_reg_reg_i_20_n_0
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.105     7.427 r  tanhlut/tanh_out_reg_reg_i_10/O
                         net (fo=1, routed)           0.745     8.172    tanhlut/param_cache[0]
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720   500.720 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541   502.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   502.339 f  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.291   503.630    tanhlut/tanh_out_reg_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.229   503.859    
                         clock uncertainty           -0.035   503.824    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490   503.334    tanhlut/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                        503.334    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                495.162    

Slack (MET) :             495.259ns  (required time - arrival time)
  Source:                 w_ind_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            tanhlut/tanh_out_reg_reg/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk fall@500.000ns - clk rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.607ns (15.288%)  route 3.363ns (84.712%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 503.630 - 500.000 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.374     3.935    clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  w_ind_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.379     4.314 r  w_ind_reg[1]/Q
                         net (fo=29, routed)          1.819     6.133    tanhlut/tanh_out_reg_reg_1[1]
    SLICE_X16Y21         LUT6 (Prop_lut6_I3_O)        0.105     6.238 r  tanhlut/tanh_out_reg_reg_i_12/O
                         net (fo=1, routed)           0.927     7.165    tanhlut/tanh_out_reg_reg_i_12_n_0
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.123     7.288 r  tanhlut/tanh_out_reg_reg_i_2/O
                         net (fo=1, routed)           0.618     7.906    tanhlut/param_cache[8]
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720   500.720 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541   502.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   502.339 f  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.291   503.630    tanhlut/tanh_out_reg_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.229   503.859    
                         clock uncertainty           -0.035   503.824    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.659   503.165    tanhlut/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                        503.165    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                495.259    

Slack (MET) :             495.276ns  (required time - arrival time)
  Source:                 w_ind_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            tanhlut/tanh_out_reg_reg/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk fall@500.000ns - clk rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.609ns (15.406%)  route 3.344ns (84.594%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 503.630 - 500.000 ) 
    Source Clock Delay      (SCD):    3.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.373     3.934    clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  w_ind_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.379     4.313 r  w_ind_reg[0]/Q
                         net (fo=29, routed)          1.710     6.023    tanhlut/tanh_out_reg_reg_1[0]
    SLICE_X21Y16         LUT6 (Prop_lut6_I2_O)        0.105     6.128 r  tanhlut/tanh_out_reg_reg_i_15/O
                         net (fo=1, routed)           0.881     7.009    tanhlut/tanh_out_reg_reg_i_15_n_0
    SLICE_X25Y14         LUT3 (Prop_lut3_I2_O)        0.125     7.134 r  tanhlut/tanh_out_reg_reg_i_5/O
                         net (fo=1, routed)           0.753     7.887    tanhlut/param_cache[5]
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720   500.720 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541   502.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   502.339 f  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.291   503.630    tanhlut/tanh_out_reg_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.229   503.859    
                         clock uncertainty           -0.035   503.824    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.660   503.164    tanhlut/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                        503.164    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                495.276    

Slack (MET) :             495.286ns  (required time - arrival time)
  Source:                 w_ind_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            tanhlut/tanh_out_reg_reg/ADDRARDADDR[7]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk fall@500.000ns - clk rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.609ns (15.443%)  route 3.335ns (84.557%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 503.630 - 500.000 ) 
    Source Clock Delay      (SCD):    3.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.373     3.934    clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  w_ind_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.379     4.313 r  w_ind_reg[0]/Q
                         net (fo=29, routed)          1.862     6.175    tanhlut/tanh_out_reg_reg_1[0]
    SLICE_X20Y15         LUT6 (Prop_lut6_I2_O)        0.105     6.280 r  tanhlut/tanh_out_reg_reg_i_17/O
                         net (fo=1, routed)           0.762     7.042    tanhlut/tanh_out_reg_reg_i_17_n_0
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.125     7.167 r  tanhlut/tanh_out_reg_reg_i_7/O
                         net (fo=1, routed)           0.711     7.878    tanhlut/param_cache[3]
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720   500.720 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541   502.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   502.339 f  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.291   503.630    tanhlut/tanh_out_reg_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.229   503.859    
                         clock uncertainty           -0.035   503.824    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.660   503.164    tanhlut/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                        503.164    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                495.286    

Slack (MET) :             495.297ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            param_cache_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@1000.000ns - clk fall@500.000ns)
  Data Path Delay:        4.563ns  (logic 2.230ns (48.868%)  route 2.333ns (51.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 1003.596 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.960ns = ( 503.960 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851   500.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630   502.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   502.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.398   503.960    wrom/rom_reg_reg_0
    RAMB18_X0Y7          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125   506.085 r  wrom/rom_reg_reg/DOADO[1]
                         net (fo=6, routed)           2.333   508.418    n3/out[1]
    SLICE_X13Y20         LUT6 (Prop_lut6_I4_O)        0.105   508.523 r  n3/param_cache[2][1]_i_1/O
                         net (fo=1, routed)           0.000   508.523    n3_n_20
    SLICE_X13Y20         FDRE                                         r  param_cache_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    G12                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720  1000.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541  1002.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.258  1003.596    clk_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  param_cache_reg[2][1]/C
                         clock pessimism              0.229  1003.825    
                         clock uncertainty           -0.035  1003.790    
    SLICE_X13Y20         FDRE (Setup_fdre_C_D)        0.030  1003.820    param_cache_reg[2][1]
  -------------------------------------------------------------------
                         required time                       1003.820    
                         arrival time                        -508.523    
  -------------------------------------------------------------------
                         slack                                495.297    

Slack (MET) :             495.434ns  (required time - arrival time)
  Source:                 w_ind_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            tanhlut/tanh_out_reg_reg/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk fall@500.000ns - clk rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.611ns (16.072%)  route 3.191ns (83.928%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 503.630 - 500.000 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.374     3.935    clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  w_ind_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.379     4.314 r  w_ind_reg[1]/Q
                         net (fo=29, routed)          1.626     5.940    tanhlut/tanh_out_reg_reg_1[1]
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.105     6.045 r  tanhlut/tanh_out_reg_reg_i_11/O
                         net (fo=1, routed)           0.922     6.967    tanhlut/tanh_out_reg_reg_i_11_n_0
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.127     7.094 r  tanhlut/tanh_out_reg_reg_i_1/O
                         net (fo=1, routed)           0.643     7.737    tanhlut/param_cache[9]
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720   500.720 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541   502.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   502.339 f  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.291   503.630    tanhlut/tanh_out_reg_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.229   503.859    
                         clock uncertainty           -0.035   503.824    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.653   503.171    tanhlut/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                        503.171    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                495.434    

Slack (MET) :             495.458ns  (required time - arrival time)
  Source:                 w_ind_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            tanhlut/tanh_out_reg_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk fall@500.000ns - clk rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.589ns (14.946%)  route 3.352ns (85.054%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 503.630 - 500.000 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.374     3.935    clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  w_ind_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.379     4.314 r  w_ind_reg[1]/Q
                         net (fo=29, routed)          1.912     6.226    tanhlut/tanh_out_reg_reg_1[1]
    SLICE_X21Y16         LUT6 (Prop_lut6_I3_O)        0.105     6.331 r  tanhlut/tanh_out_reg_reg_i_16/O
                         net (fo=1, routed)           0.695     7.026    tanhlut/tanh_out_reg_reg_i_16_n_0
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.105     7.131 r  tanhlut/tanh_out_reg_reg_i_6/O
                         net (fo=1, routed)           0.745     7.876    tanhlut/param_cache[4]
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720   500.720 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541   502.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   502.339 f  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.291   503.630    tanhlut/tanh_out_reg_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.229   503.859    
                         clock uncertainty           -0.035   503.824    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490   503.334    tanhlut/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                        503.334    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                495.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 x_in[3]
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_in_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.736ns (17.727%)  route 3.416ns (82.273%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    N12                                               0.000     0.000 r  x_in[3] (IN)
                         net (fo=0)                   0.000     0.000    x_in[3]
    N12                  IBUF (Prop_ibuf_I_O)         0.736     0.736 r  x_in_IBUF[3]_inst/O
                         net (fo=1, routed)           3.416     4.152    x_in_IBUF[3]
    SLICE_X0Y8           FDRE                                         r  x_in_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.381     3.942    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  x_in_reg_reg[3]/C
                         clock pessimism              0.000     3.942    
                         clock uncertainty            0.035     3.978    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.136     4.114    x_in_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.114    
                         arrival time                           4.152    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            load_bias_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.793ns (18.544%)  route 3.485ns (81.456%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    K13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K13                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  rst_IBUF_inst/O
                         net (fo=197, routed)         3.485     4.194    rst_IBUF
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.084     4.278 r  load_bias_i_1/O
                         net (fo=1, routed)           0.000     4.278    load_bias_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  load_bias_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.376     3.937    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  load_bias_reg/C
                         clock pessimism              0.000     3.937    
                         clock uncertainty            0.035     3.973    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.222     4.195    load_bias_reg
  -------------------------------------------------------------------
                         required time                         -4.195    
                         arrival time                           4.278    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 x_in[1]
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.739ns (17.551%)  route 3.472ns (82.449%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    M11                                               0.000     0.000 r  x_in[1] (IN)
                         net (fo=0)                   0.000     0.000    x_in[1]
    M11                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  x_in_IBUF[1]_inst/O
                         net (fo=1, routed)           3.472     4.211    x_in_IBUF[1]
    SLICE_X0Y3           FDRE                                         r  x_in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.383     3.944    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  x_in_reg_reg[1]/C
                         clock pessimism              0.000     3.944    
                         clock uncertainty            0.035     3.980    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.148     4.128    x_in_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.128    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 param_cache_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            b_n1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.535%)  route 0.240ns (53.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.554     1.335    clk_IBUF_BUFG
    SLICE_X18Y19         FDRE                                         r  param_cache_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.164     1.499 r  param_cache_reg[0][1]/Q
                         net (fo=25, routed)          0.240     1.739    wrom/b_n1_reg[9]_1[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.784 r  wrom/b_n1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.784    wrom_n_18
    SLICE_X13Y19         FDRE                                         r  b_n1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.825     1.850    clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  b_n1_reg[1]/C
                         clock pessimism             -0.249     1.601    
    SLICE_X13Y19         FDRE (Hold_fdre_C_D)         0.092     1.693    b_n1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 x_in[2]
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_in_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.742ns (17.517%)  route 3.495ns (82.483%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    M10                                               0.000     0.000 r  x_in[2] (IN)
                         net (fo=0)                   0.000     0.000    x_in[2]
    M10                  IBUF (Prop_ibuf_I_O)         0.742     0.742 r  x_in_IBUF[2]_inst/O
                         net (fo=1, routed)           3.495     4.237    x_in_IBUF[2]
    SLICE_X0Y3           FDRE                                         r  x_in_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.383     3.944    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  x_in_reg_reg[2]/C
                         clock pessimism              0.000     3.944    
                         clock uncertainty            0.035     3.980    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.162     4.142    x_in_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.142    
                         arrival time                           4.237    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 b_n1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            n1/acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.249ns (50.377%)  route 0.245ns (49.623%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.557     1.338    clk_IBUF_BUFG
    SLICE_X20Y16         FDRE                                         r  b_n1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.141     1.479 r  b_n1_reg[3]/Q
                         net (fo=1, routed)           0.245     1.724    n1/Q[3]
    SLICE_X16Y16         LUT4 (Prop_lut4_I0_O)        0.045     1.769 r  n1/acc[8]_i_2/O
                         net (fo=1, routed)           0.000     1.769    n1/acc[8]_i_2_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.832 r  n1/acc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    n1/acc_reg[8]_i_1_n_4
    SLICE_X16Y16         FDRE                                         r  n1/acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.826     1.851    n1/clk_IBUF_BUFG
    SLICE_X16Y16         FDRE                                         r  n1/acc_reg[11]/C
                         clock pessimism             -0.249     1.602    
    SLICE_X16Y16         FDRE (Hold_fdre_C_D)         0.105     1.707    n1/acc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 x_in[4]
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_in_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.738ns (17.265%)  route 3.535ns (82.735%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    N11                                               0.000     0.000 r  x_in[4] (IN)
                         net (fo=0)                   0.000     0.000    x_in[4]
    N11                  IBUF (Prop_ibuf_I_O)         0.738     0.738 r  x_in_IBUF[4]_inst/O
                         net (fo=1, routed)           3.535     4.273    x_in_IBUF[4]
    SLICE_X0Y4           FDRE                                         r  x_in_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.383     3.944    clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  x_in_reg_reg[4]/C
                         clock pessimism              0.000     3.944    
                         clock uncertainty            0.035     3.980    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.158     4.138    x_in_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.138    
                         arrival time                           4.273    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 param_cache_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            b_n1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.209ns (42.007%)  route 0.289ns (57.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.553     1.334    clk_IBUF_BUFG
    SLICE_X18Y20         FDRE                                         r  param_cache_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDRE (Prop_fdre_C_Q)         0.164     1.498 r  param_cache_reg[0][4]/Q
                         net (fo=22, routed)          0.289     1.786    wrom/b_n1_reg[9]_1[4]
    SLICE_X17Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.831 r  wrom/b_n1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.831    wrom_n_15
    SLICE_X17Y20         FDRE                                         r  b_n1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.822     1.847    clk_IBUF_BUFG
    SLICE_X17Y20         FDRE                                         r  b_n1_reg[4]/C
                         clock pessimism             -0.249     1.598    
    SLICE_X17Y20         FDRE (Hold_fdre_C_D)         0.091     1.689    b_n1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            xdl_reg[4][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.709ns (17.067%)  route 3.447ns (82.933%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    K13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K13                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  rst_IBUF_inst/O
                         net (fo=197, routed)         3.447     4.156    rst_IBUF
    SLICE_X2Y11          FDRE                                         r  xdl_reg[4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.379     3.940    clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  xdl_reg[4][1]/C
                         clock pessimism              0.000     3.940    
                         clock uncertainty            0.035     3.976    
    SLICE_X2Y11          FDRE (Hold_fdre_C_R)         0.030     4.006    xdl_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -4.006    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            xdl_reg[4][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.709ns (17.067%)  route 3.447ns (82.933%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    K13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K13                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  rst_IBUF_inst/O
                         net (fo=197, routed)         3.447     4.156    rst_IBUF
    SLICE_X2Y11          FDRE                                         r  xdl_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.379     3.940    clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  xdl_reg[4][3]/C
                         clock pessimism              0.000     3.940    
                         clock uncertainty            0.035     3.976    
    SLICE_X2Y11          FDRE (Hold_fdre_C_R)         0.030     4.006    xdl_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -4.006    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         1000.000    997.830    RAMB18_X0Y6    tanhlut/tanh_out_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         1000.000    997.830    RAMB18_X0Y7    wrom/rom_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         1000.000    998.408    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X16Y21   b_n1_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X11Y18   b_n2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X11Y18   b_n2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X11Y18   b_n2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X11Y18   b_n2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X11Y19   b_n2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X11Y19   b_n2_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y11    tapdelay1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y11    tapdelay1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y11    tapdelay1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y11    tapdelay1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y11    tapdelay1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y11    tapdelay1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y11    tapdelay1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y11    tapdelay1_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y12    tapdelay1_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y12    tapdelay1_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y11    tapdelay1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y11    tapdelay1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y11    tapdelay1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y11    tapdelay1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y11    tapdelay1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y11    tapdelay1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y11    tapdelay1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y11    tapdelay1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y12    tapdelay1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X6Y12    tapdelay1_reg_0_15_6_9/RAMA_D1/CLK



