
msw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a68  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08002b74  08002b74  00003b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002bbc  08002bbc  0000440c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002bbc  08002bbc  0000440c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002bbc  08002bbc  0000440c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002bbc  08002bbc  00003bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002bc0  08002bc0  00003bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000040c  20000000  08002bc4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000494  2000040c  08002fd0  0000440c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008a0  08002fd0  000048a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000440c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000079f1  00000000  00000000  00004435  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001da1  00000000  00000000  0000be26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000898  00000000  00000000  0000dbc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000660  00000000  00000000  0000e460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016644  00000000  00000000  0000eac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000944d  00000000  00000000  00025104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007df02  00000000  00000000  0002e551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ac453  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000210c  00000000  00000000  000ac498  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000ae5a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000040c 	.word	0x2000040c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002b5c 	.word	0x08002b5c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000410 	.word	0x20000410
 8000148:	08002b5c 	.word	0x08002b5c

0800014c <LCD_Send>:
    { 0x07, 0x0C, 0x0C, 0x38, 0x0C, 0x0C, 0x07, 0x00},   // U+007D (})
    { 0x6E, 0x3B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},   // U+007E (~)
    { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}    // U+007F
};

static void LCD_Send(uint8_t data, uint8_t isdata){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	460a      	mov	r2, r1
 8000156:	71fb      	strb	r3, [r7, #7]
 8000158:	4613      	mov	r3, r2
 800015a:	71bb      	strb	r3, [r7, #6]

	if(isdata){
 800015c:	79bb      	ldrb	r3, [r7, #6]
 800015e:	2b00      	cmp	r3, #0
 8000160:	d005      	beq.n	800016e <LCD_Send+0x22>
		HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_SET);
 8000162:	2201      	movs	r2, #1
 8000164:	2102      	movs	r1, #2
 8000166:	4810      	ldr	r0, [pc, #64]	@ (80001a8 <LCD_Send+0x5c>)
 8000168:	f001 f83e 	bl	80011e8 <HAL_GPIO_WritePin>
 800016c:	e004      	b.n	8000178 <LCD_Send+0x2c>
	}else{
		HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_RESET);
 800016e:	2200      	movs	r2, #0
 8000170:	2102      	movs	r1, #2
 8000172:	480d      	ldr	r0, [pc, #52]	@ (80001a8 <LCD_Send+0x5c>)
 8000174:	f001 f838 	bl	80011e8 <HAL_GPIO_WritePin>
	}

	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000178:	2200      	movs	r2, #0
 800017a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800017e:	480a      	ldr	r0, [pc, #40]	@ (80001a8 <LCD_Send+0x5c>)
 8000180:	f001 f832 	bl	80011e8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &data, 1, HAL_MAX_DELAY);
 8000184:	1df9      	adds	r1, r7, #7
 8000186:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800018a:	2201      	movs	r2, #1
 800018c:	4807      	ldr	r0, [pc, #28]	@ (80001ac <LCD_Send+0x60>)
 800018e:	f002 faba 	bl	8002706 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000192:	2201      	movs	r2, #1
 8000194:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000198:	4803      	ldr	r0, [pc, #12]	@ (80001a8 <LCD_Send+0x5c>)
 800019a:	f001 f825 	bl	80011e8 <HAL_GPIO_WritePin>

}
 800019e:	bf00      	nop
 80001a0:	3708      	adds	r7, #8
 80001a2:	46bd      	mov	sp, r7
 80001a4:	bd80      	pop	{r7, pc}
 80001a6:	bf00      	nop
 80001a8:	40010c00 	.word	0x40010c00
 80001ac:	20000840 	.word	0x20000840

080001b0 <LCD_Init>:

void LCD_Init(){
 80001b0:	b580      	push	{r7, lr}
 80001b2:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 80001b4:	2200      	movs	r2, #0
 80001b6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80001ba:	481d      	ldr	r0, [pc, #116]	@ (8000230 <LCD_Init+0x80>)
 80001bc:	f001 f814 	bl	80011e8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80001c0:	200a      	movs	r0, #10
 80001c2:	f000 fd57 	bl	8000c74 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 80001c6:	2201      	movs	r2, #1
 80001c8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80001cc:	4818      	ldr	r0, [pc, #96]	@ (8000230 <LCD_Init+0x80>)
 80001ce:	f001 f80b 	bl	80011e8 <HAL_GPIO_WritePin>

	LCD_Send(0xAE, 0);//OFF
 80001d2:	2100      	movs	r1, #0
 80001d4:	20ae      	movs	r0, #174	@ 0xae
 80001d6:	f7ff ffb9 	bl	800014c <LCD_Send>
	LCD_Send(0xA3, 0);// Bias 1/9Timeout >> 0xA2 (or 1/7 >> 0xA3)
 80001da:	2100      	movs	r1, #0
 80001dc:	20a3      	movs	r0, #163	@ 0xa3
 80001de:	f7ff ffb5 	bl	800014c <LCD_Send>
	LCD_Send(0xA1, 0);// ADC select normal A 1/0 X>>left to right or r to l
 80001e2:	2100      	movs	r1, #0
 80001e4:	20a1      	movs	r0, #161	@ 0xa1
 80001e6:	f7ff ffb1 	bl	800014c <LCD_Send>
	LCD_Send(0xC8, 0); // Common output reverse C 0/8 Y>>top to bottom or bottom to top
 80001ea:	2100      	movs	r1, #0
 80001ec:	20c8      	movs	r0, #200	@ 0xc8
 80001ee:	f7ff ffad 	bl	800014c <LCD_Send>
	LCD_Send(0x22, 0); // Internal resistor ratio
 80001f2:	2100      	movs	r1, #0
 80001f4:	2022      	movs	r0, #34	@ 0x22
 80001f6:	f7ff ffa9 	bl	800014c <LCD_Send>
	LCD_Send(0x2F, 0); // Power control: booster, regulator, follower ON
 80001fa:	2100      	movs	r1, #0
 80001fc:	202f      	movs	r0, #47	@ 0x2f
 80001fe:	f7ff ffa5 	bl	800014c <LCD_Send>
	LCD_Send(0x40, 0); // Set start line = 0
 8000202:	2100      	movs	r1, #0
 8000204:	2040      	movs	r0, #64	@ 0x40
 8000206:	f7ff ffa1 	bl	800014c <LCD_Send>
	LCD_Send(0x81, 0);   // Command: Set Electronic Volume mode
 800020a:	2100      	movs	r1, #0
 800020c:	2081      	movs	r0, #129	@ 0x81
 800020e:	f7ff ff9d 	bl	800014c <LCD_Send>
	LCD_Send(0x15, 0);   // Value: контраст (0x00–0x3F)
 8000212:	2100      	movs	r1, #0
 8000214:	2015      	movs	r0, #21
 8000216:	f7ff ff99 	bl	800014c <LCD_Send>
	LCD_Send(0xAF, 0);//ON
 800021a:	2100      	movs	r1, #0
 800021c:	20af      	movs	r0, #175	@ 0xaf
 800021e:	f7ff ff95 	bl	800014c <LCD_Send>

	LCD_Clear();
 8000222:	f000 f807 	bl	8000234 <LCD_Clear>
	LCD_Update();
 8000226:	f000 f82b 	bl	8000280 <LCD_Update>
}
 800022a:	bf00      	nop
 800022c:	bd80      	pop	{r7, pc}
 800022e:	bf00      	nop
 8000230:	40010c00 	.word	0x40010c00

08000234 <LCD_Clear>:

void LCD_Clear(){
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0
	for (uint8_t page = 0; page < 8; page++)
 800023a:	2300      	movs	r3, #0
 800023c:	71fb      	strb	r3, [r7, #7]
 800023e:	e014      	b.n	800026a <LCD_Clear+0x36>
	        for (uint8_t col = 0; col < 128; col++)
 8000240:	2300      	movs	r3, #0
 8000242:	71bb      	strb	r3, [r7, #6]
 8000244:	e00a      	b.n	800025c <LCD_Clear+0x28>
	            lcd_buffer[page][col] = 0x00;
 8000246:	79fa      	ldrb	r2, [r7, #7]
 8000248:	79bb      	ldrb	r3, [r7, #6]
 800024a:	490c      	ldr	r1, [pc, #48]	@ (800027c <LCD_Clear+0x48>)
 800024c:	01d2      	lsls	r2, r2, #7
 800024e:	440a      	add	r2, r1
 8000250:	4413      	add	r3, r2
 8000252:	2200      	movs	r2, #0
 8000254:	701a      	strb	r2, [r3, #0]
	        for (uint8_t col = 0; col < 128; col++)
 8000256:	79bb      	ldrb	r3, [r7, #6]
 8000258:	3301      	adds	r3, #1
 800025a:	71bb      	strb	r3, [r7, #6]
 800025c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000260:	2b00      	cmp	r3, #0
 8000262:	daf0      	bge.n	8000246 <LCD_Clear+0x12>
	for (uint8_t page = 0; page < 8; page++)
 8000264:	79fb      	ldrb	r3, [r7, #7]
 8000266:	3301      	adds	r3, #1
 8000268:	71fb      	strb	r3, [r7, #7]
 800026a:	79fb      	ldrb	r3, [r7, #7]
 800026c:	2b07      	cmp	r3, #7
 800026e:	d9e7      	bls.n	8000240 <LCD_Clear+0xc>
}
 8000270:	bf00      	nop
 8000272:	bf00      	nop
 8000274:	370c      	adds	r7, #12
 8000276:	46bd      	mov	sp, r7
 8000278:	bc80      	pop	{r7}
 800027a:	4770      	bx	lr
 800027c:	20000428 	.word	0x20000428

08000280 <LCD_Update>:

void LCD_Update(){
 8000280:	b580      	push	{r7, lr}
 8000282:	b082      	sub	sp, #8
 8000284:	af00      	add	r7, sp, #0
	for (uint8_t page = 0; page < 8; page++) {
 8000286:	2300      	movs	r3, #0
 8000288:	71fb      	strb	r3, [r7, #7]
 800028a:	e02d      	b.n	80002e8 <LCD_Update+0x68>
		 LCD_Send(0xB0 | page, 0);// Set page address >> SET START LINE
 800028c:	79fb      	ldrb	r3, [r7, #7]
 800028e:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8000292:	b2db      	uxtb	r3, r3
 8000294:	2100      	movs	r1, #0
 8000296:	4618      	mov	r0, r3
 8000298:	f7ff ff58 	bl	800014c <LCD_Send>
		 LCD_Send(0x10, 0); // Set column address high "16"
 800029c:	2100      	movs	r1, #0
 800029e:	2010      	movs	r0, #16
 80002a0:	f7ff ff54 	bl	800014c <LCD_Send>
		 LCD_Send(0x00, 0); // Set column address low "0"
 80002a4:	2100      	movs	r1, #0
 80002a6:	2000      	movs	r0, #0
 80002a8:	f7ff ff50 	bl	800014c <LCD_Send>
		 HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_SET);//DATA
 80002ac:	2201      	movs	r2, #1
 80002ae:	2102      	movs	r1, #2
 80002b0:	4811      	ldr	r0, [pc, #68]	@ (80002f8 <LCD_Update+0x78>)
 80002b2:	f000 ff99 	bl	80011e8 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80002b6:	2200      	movs	r2, #0
 80002b8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80002bc:	480e      	ldr	r0, [pc, #56]	@ (80002f8 <LCD_Update+0x78>)
 80002be:	f000 ff93 	bl	80011e8 <HAL_GPIO_WritePin>
		 HAL_SPI_Transmit(&hspi1, lcd_buffer[page], 128, HAL_MAX_DELAY);
 80002c2:	79fb      	ldrb	r3, [r7, #7]
 80002c4:	01db      	lsls	r3, r3, #7
 80002c6:	4a0d      	ldr	r2, [pc, #52]	@ (80002fc <LCD_Update+0x7c>)
 80002c8:	1899      	adds	r1, r3, r2
 80002ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80002ce:	2280      	movs	r2, #128	@ 0x80
 80002d0:	480b      	ldr	r0, [pc, #44]	@ (8000300 <LCD_Update+0x80>)
 80002d2:	f002 fa18 	bl	8002706 <HAL_SPI_Transmit>
		 HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 80002d6:	2201      	movs	r2, #1
 80002d8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80002dc:	4806      	ldr	r0, [pc, #24]	@ (80002f8 <LCD_Update+0x78>)
 80002de:	f000 ff83 	bl	80011e8 <HAL_GPIO_WritePin>
	for (uint8_t page = 0; page < 8; page++) {
 80002e2:	79fb      	ldrb	r3, [r7, #7]
 80002e4:	3301      	adds	r3, #1
 80002e6:	71fb      	strb	r3, [r7, #7]
 80002e8:	79fb      	ldrb	r3, [r7, #7]
 80002ea:	2b07      	cmp	r3, #7
 80002ec:	d9ce      	bls.n	800028c <LCD_Update+0xc>
	}
}
 80002ee:	bf00      	nop
 80002f0:	bf00      	nop
 80002f2:	3708      	adds	r7, #8
 80002f4:	46bd      	mov	sp, r7
 80002f6:	bd80      	pop	{r7, pc}
 80002f8:	40010c00 	.word	0x40010c00
 80002fc:	20000428 	.word	0x20000428
 8000300:	20000840 	.word	0x20000840

08000304 <LCD_DrawPoint>:

void LCD_DrawPoint(uint8_t x, uint8_t y){
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0
 800030a:	4603      	mov	r3, r0
 800030c:	460a      	mov	r2, r1
 800030e:	71fb      	strb	r3, [r7, #7]
 8000310:	4613      	mov	r3, r2
 8000312:	71bb      	strb	r3, [r7, #6]
	if (x >= 128 || y >= 64) return;
 8000314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000318:	2b00      	cmp	r3, #0
 800031a:	db20      	blt.n	800035e <LCD_DrawPoint+0x5a>
 800031c:	79bb      	ldrb	r3, [r7, #6]
 800031e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000320:	d81d      	bhi.n	800035e <LCD_DrawPoint+0x5a>
	lcd_buffer[y / 8][x] |= (1 << (y % 8));
 8000322:	79bb      	ldrb	r3, [r7, #6]
 8000324:	08db      	lsrs	r3, r3, #3
 8000326:	b2d8      	uxtb	r0, r3
 8000328:	4602      	mov	r2, r0
 800032a:	79fb      	ldrb	r3, [r7, #7]
 800032c:	490e      	ldr	r1, [pc, #56]	@ (8000368 <LCD_DrawPoint+0x64>)
 800032e:	01d2      	lsls	r2, r2, #7
 8000330:	440a      	add	r2, r1
 8000332:	4413      	add	r3, r2
 8000334:	781b      	ldrb	r3, [r3, #0]
 8000336:	b25a      	sxtb	r2, r3
 8000338:	79bb      	ldrb	r3, [r7, #6]
 800033a:	f003 0307 	and.w	r3, r3, #7
 800033e:	2101      	movs	r1, #1
 8000340:	fa01 f303 	lsl.w	r3, r1, r3
 8000344:	b25b      	sxtb	r3, r3
 8000346:	4313      	orrs	r3, r2
 8000348:	b259      	sxtb	r1, r3
 800034a:	4602      	mov	r2, r0
 800034c:	79fb      	ldrb	r3, [r7, #7]
 800034e:	b2c8      	uxtb	r0, r1
 8000350:	4905      	ldr	r1, [pc, #20]	@ (8000368 <LCD_DrawPoint+0x64>)
 8000352:	01d2      	lsls	r2, r2, #7
 8000354:	440a      	add	r2, r1
 8000356:	4413      	add	r3, r2
 8000358:	4602      	mov	r2, r0
 800035a:	701a      	strb	r2, [r3, #0]
 800035c:	e000      	b.n	8000360 <LCD_DrawPoint+0x5c>
	if (x >= 128 || y >= 64) return;
 800035e:	bf00      	nop
}
 8000360:	370c      	adds	r7, #12
 8000362:	46bd      	mov	sp, r7
 8000364:	bc80      	pop	{r7}
 8000366:	4770      	bx	lr
 8000368:	20000428 	.word	0x20000428

0800036c <LCD_DrawChar>:

void LCD_DrawChar(uint8_t x, uint8_t y, char ch){
 800036c:	b580      	push	{r7, lr}
 800036e:	b084      	sub	sp, #16
 8000370:	af00      	add	r7, sp, #0
 8000372:	4603      	mov	r3, r0
 8000374:	71fb      	strb	r3, [r7, #7]
 8000376:	460b      	mov	r3, r1
 8000378:	71bb      	strb	r3, [r7, #6]
 800037a:	4613      	mov	r3, r2
 800037c:	717b      	strb	r3, [r7, #5]
	for(uint8_t c = 0; c < 8; c++){
 800037e:	2300      	movs	r3, #0
 8000380:	73fb      	strb	r3, [r7, #15]
 8000382:	e025      	b.n	80003d0 <LCD_DrawChar+0x64>
			for(uint8_t b = 0; b < 8; b++){
 8000384:	2300      	movs	r3, #0
 8000386:	73bb      	strb	r3, [r7, #14]
 8000388:	e01c      	b.n	80003c4 <LCD_DrawChar+0x58>
				 if(font8x8_basic[ch][c] >> b & 1){
 800038a:	797a      	ldrb	r2, [r7, #5]
 800038c:	7bfb      	ldrb	r3, [r7, #15]
 800038e:	4914      	ldr	r1, [pc, #80]	@ (80003e0 <LCD_DrawChar+0x74>)
 8000390:	00d2      	lsls	r2, r2, #3
 8000392:	440a      	add	r2, r1
 8000394:	4413      	add	r3, r2
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	461a      	mov	r2, r3
 800039a:	7bbb      	ldrb	r3, [r7, #14]
 800039c:	fa42 f303 	asr.w	r3, r2, r3
 80003a0:	f003 0301 	and.w	r3, r3, #1
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d00a      	beq.n	80003be <LCD_DrawChar+0x52>
					 LCD_DrawPoint(x+b, y+c);
 80003a8:	79fa      	ldrb	r2, [r7, #7]
 80003aa:	7bbb      	ldrb	r3, [r7, #14]
 80003ac:	4413      	add	r3, r2
 80003ae:	b2d8      	uxtb	r0, r3
 80003b0:	79ba      	ldrb	r2, [r7, #6]
 80003b2:	7bfb      	ldrb	r3, [r7, #15]
 80003b4:	4413      	add	r3, r2
 80003b6:	b2db      	uxtb	r3, r3
 80003b8:	4619      	mov	r1, r3
 80003ba:	f7ff ffa3 	bl	8000304 <LCD_DrawPoint>
			for(uint8_t b = 0; b < 8; b++){
 80003be:	7bbb      	ldrb	r3, [r7, #14]
 80003c0:	3301      	adds	r3, #1
 80003c2:	73bb      	strb	r3, [r7, #14]
 80003c4:	7bbb      	ldrb	r3, [r7, #14]
 80003c6:	2b07      	cmp	r3, #7
 80003c8:	d9df      	bls.n	800038a <LCD_DrawChar+0x1e>
	for(uint8_t c = 0; c < 8; c++){
 80003ca:	7bfb      	ldrb	r3, [r7, #15]
 80003cc:	3301      	adds	r3, #1
 80003ce:	73fb      	strb	r3, [r7, #15]
 80003d0:	7bfb      	ldrb	r3, [r7, #15]
 80003d2:	2b07      	cmp	r3, #7
 80003d4:	d9d6      	bls.n	8000384 <LCD_DrawChar+0x18>
				 }
			}
		}
}
 80003d6:	bf00      	nop
 80003d8:	bf00      	nop
 80003da:	3710      	adds	r7, #16
 80003dc:	46bd      	mov	sp, r7
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	20000000 	.word	0x20000000

080003e4 <LCD_DrawCharX2>:

void LCD_DrawCharX2(uint8_t x, uint8_t y, char ch){
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b084      	sub	sp, #16
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	4603      	mov	r3, r0
 80003ec:	71fb      	strb	r3, [r7, #7]
 80003ee:	460b      	mov	r3, r1
 80003f0:	71bb      	strb	r3, [r7, #6]
 80003f2:	4613      	mov	r3, r2
 80003f4:	717b      	strb	r3, [r7, #5]
	for(uint8_t c = 0; c < 8; c++){
 80003f6:	2300      	movs	r3, #0
 80003f8:	73fb      	strb	r3, [r7, #15]
 80003fa:	e05e      	b.n	80004ba <LCD_DrawCharX2+0xd6>
			for(uint8_t b = 0; b < 8; b++){
 80003fc:	2300      	movs	r3, #0
 80003fe:	73bb      	strb	r3, [r7, #14]
 8000400:	e055      	b.n	80004ae <LCD_DrawCharX2+0xca>
				 if(font8x8_basic[ch][c] >> b & 1){
 8000402:	797a      	ldrb	r2, [r7, #5]
 8000404:	7bfb      	ldrb	r3, [r7, #15]
 8000406:	4931      	ldr	r1, [pc, #196]	@ (80004cc <LCD_DrawCharX2+0xe8>)
 8000408:	00d2      	lsls	r2, r2, #3
 800040a:	440a      	add	r2, r1
 800040c:	4413      	add	r3, r2
 800040e:	781b      	ldrb	r3, [r3, #0]
 8000410:	461a      	mov	r2, r3
 8000412:	7bbb      	ldrb	r3, [r7, #14]
 8000414:	fa42 f303 	asr.w	r3, r2, r3
 8000418:	f003 0301 	and.w	r3, r3, #1
 800041c:	2b00      	cmp	r3, #0
 800041e:	d043      	beq.n	80004a8 <LCD_DrawCharX2+0xc4>
					 LCD_DrawPoint(x+b*2, y+c*2);//0|0
 8000420:	7bbb      	ldrb	r3, [r7, #14]
 8000422:	005b      	lsls	r3, r3, #1
 8000424:	b2da      	uxtb	r2, r3
 8000426:	79fb      	ldrb	r3, [r7, #7]
 8000428:	4413      	add	r3, r2
 800042a:	b2d8      	uxtb	r0, r3
 800042c:	7bfb      	ldrb	r3, [r7, #15]
 800042e:	005b      	lsls	r3, r3, #1
 8000430:	b2da      	uxtb	r2, r3
 8000432:	79bb      	ldrb	r3, [r7, #6]
 8000434:	4413      	add	r3, r2
 8000436:	b2db      	uxtb	r3, r3
 8000438:	4619      	mov	r1, r3
 800043a:	f7ff ff63 	bl	8000304 <LCD_DrawPoint>
					 LCD_DrawPoint(x+b*2, y+1+c*2);//0|1
 800043e:	7bbb      	ldrb	r3, [r7, #14]
 8000440:	005b      	lsls	r3, r3, #1
 8000442:	b2da      	uxtb	r2, r3
 8000444:	79fb      	ldrb	r3, [r7, #7]
 8000446:	4413      	add	r3, r2
 8000448:	b2d8      	uxtb	r0, r3
 800044a:	7bfb      	ldrb	r3, [r7, #15]
 800044c:	005b      	lsls	r3, r3, #1
 800044e:	b2da      	uxtb	r2, r3
 8000450:	79bb      	ldrb	r3, [r7, #6]
 8000452:	4413      	add	r3, r2
 8000454:	b2db      	uxtb	r3, r3
 8000456:	3301      	adds	r3, #1
 8000458:	b2db      	uxtb	r3, r3
 800045a:	4619      	mov	r1, r3
 800045c:	f7ff ff52 	bl	8000304 <LCD_DrawPoint>
					 LCD_DrawPoint(x+1+b*2, y+c*2);//1|0
 8000460:	7bbb      	ldrb	r3, [r7, #14]
 8000462:	005b      	lsls	r3, r3, #1
 8000464:	b2da      	uxtb	r2, r3
 8000466:	79fb      	ldrb	r3, [r7, #7]
 8000468:	4413      	add	r3, r2
 800046a:	b2db      	uxtb	r3, r3
 800046c:	3301      	adds	r3, #1
 800046e:	b2d8      	uxtb	r0, r3
 8000470:	7bfb      	ldrb	r3, [r7, #15]
 8000472:	005b      	lsls	r3, r3, #1
 8000474:	b2da      	uxtb	r2, r3
 8000476:	79bb      	ldrb	r3, [r7, #6]
 8000478:	4413      	add	r3, r2
 800047a:	b2db      	uxtb	r3, r3
 800047c:	4619      	mov	r1, r3
 800047e:	f7ff ff41 	bl	8000304 <LCD_DrawPoint>
					 LCD_DrawPoint(x+1+b*2, y+1+c*2);//1|1
 8000482:	7bbb      	ldrb	r3, [r7, #14]
 8000484:	005b      	lsls	r3, r3, #1
 8000486:	b2da      	uxtb	r2, r3
 8000488:	79fb      	ldrb	r3, [r7, #7]
 800048a:	4413      	add	r3, r2
 800048c:	b2db      	uxtb	r3, r3
 800048e:	3301      	adds	r3, #1
 8000490:	b2d8      	uxtb	r0, r3
 8000492:	7bfb      	ldrb	r3, [r7, #15]
 8000494:	005b      	lsls	r3, r3, #1
 8000496:	b2da      	uxtb	r2, r3
 8000498:	79bb      	ldrb	r3, [r7, #6]
 800049a:	4413      	add	r3, r2
 800049c:	b2db      	uxtb	r3, r3
 800049e:	3301      	adds	r3, #1
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	4619      	mov	r1, r3
 80004a4:	f7ff ff2e 	bl	8000304 <LCD_DrawPoint>
			for(uint8_t b = 0; b < 8; b++){
 80004a8:	7bbb      	ldrb	r3, [r7, #14]
 80004aa:	3301      	adds	r3, #1
 80004ac:	73bb      	strb	r3, [r7, #14]
 80004ae:	7bbb      	ldrb	r3, [r7, #14]
 80004b0:	2b07      	cmp	r3, #7
 80004b2:	d9a6      	bls.n	8000402 <LCD_DrawCharX2+0x1e>
	for(uint8_t c = 0; c < 8; c++){
 80004b4:	7bfb      	ldrb	r3, [r7, #15]
 80004b6:	3301      	adds	r3, #1
 80004b8:	73fb      	strb	r3, [r7, #15]
 80004ba:	7bfb      	ldrb	r3, [r7, #15]
 80004bc:	2b07      	cmp	r3, #7
 80004be:	d99d      	bls.n	80003fc <LCD_DrawCharX2+0x18>
				 }
			}
		}
}
 80004c0:	bf00      	nop
 80004c2:	bf00      	nop
 80004c4:	3710      	adds	r7, #16
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	20000000 	.word	0x20000000

080004d0 <LCD_DrawText>:

void LCD_DrawText(uint8_t x, uint8_t y, const char *text, uint8_t isScale){
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	603a      	str	r2, [r7, #0]
 80004d8:	461a      	mov	r2, r3
 80004da:	4603      	mov	r3, r0
 80004dc:	71fb      	strb	r3, [r7, #7]
 80004de:	460b      	mov	r3, r1
 80004e0:	71bb      	strb	r3, [r7, #6]
 80004e2:	4613      	mov	r3, r2
 80004e4:	717b      	strb	r3, [r7, #5]
	while(*text){
 80004e6:	e023      	b.n	8000530 <LCD_DrawText+0x60>
		if(isScale){
 80004e8:	797b      	ldrb	r3, [r7, #5]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d011      	beq.n	8000512 <LCD_DrawText+0x42>
			LCD_DrawCharX2(x, y, *text++);
 80004ee:	683b      	ldr	r3, [r7, #0]
 80004f0:	1c5a      	adds	r2, r3, #1
 80004f2:	603a      	str	r2, [r7, #0]
 80004f4:	781a      	ldrb	r2, [r3, #0]
 80004f6:	79b9      	ldrb	r1, [r7, #6]
 80004f8:	79fb      	ldrb	r3, [r7, #7]
 80004fa:	4618      	mov	r0, r3
 80004fc:	f7ff ff72 	bl	80003e4 <LCD_DrawCharX2>
			x+=FONT_SIZE*2-1;
 8000500:	2308      	movs	r3, #8
 8000502:	005b      	lsls	r3, r3, #1
 8000504:	b2da      	uxtb	r2, r3
 8000506:	79fb      	ldrb	r3, [r7, #7]
 8000508:	4413      	add	r3, r2
 800050a:	b2db      	uxtb	r3, r3
 800050c:	3b01      	subs	r3, #1
 800050e:	71fb      	strb	r3, [r7, #7]
 8000510:	e00e      	b.n	8000530 <LCD_DrawText+0x60>
		}else{
			LCD_DrawChar(x, y, *text++);
 8000512:	683b      	ldr	r3, [r7, #0]
 8000514:	1c5a      	adds	r2, r3, #1
 8000516:	603a      	str	r2, [r7, #0]
 8000518:	781a      	ldrb	r2, [r3, #0]
 800051a:	79b9      	ldrb	r1, [r7, #6]
 800051c:	79fb      	ldrb	r3, [r7, #7]
 800051e:	4618      	mov	r0, r3
 8000520:	f7ff ff24 	bl	800036c <LCD_DrawChar>
			x+=FONT_SIZE-1;
 8000524:	2208      	movs	r2, #8
 8000526:	79fb      	ldrb	r3, [r7, #7]
 8000528:	4413      	add	r3, r2
 800052a:	b2db      	uxtb	r3, r3
 800052c:	3b01      	subs	r3, #1
 800052e:	71fb      	strb	r3, [r7, #7]
	while(*text){
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	2b00      	cmp	r3, #0
 8000536:	d1d7      	bne.n	80004e8 <LCD_DrawText+0x18>
		}

	}
}
 8000538:	bf00      	nop
 800053a:	bf00      	nop
 800053c:	3708      	adds	r7, #8
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
	...

08000544 <Get_Time_Now>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Get_Time_Now(char *timeStr){
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
	HAL_RTC_GetTime(&hrtc, &clkTime, RTC_FORMAT_BIN);
 800054c:	2200      	movs	r2, #0
 800054e:	4935      	ldr	r1, [pc, #212]	@ (8000624 <Get_Time_Now+0xe0>)
 8000550:	4835      	ldr	r0, [pc, #212]	@ (8000628 <Get_Time_Now+0xe4>)
 8000552:	f001 fc7b 	bl	8001e4c <HAL_RTC_GetTime>
	timeStr[0] = '0' + clkTime.Hours / 10;
 8000556:	4b33      	ldr	r3, [pc, #204]	@ (8000624 <Get_Time_Now+0xe0>)
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	4a34      	ldr	r2, [pc, #208]	@ (800062c <Get_Time_Now+0xe8>)
 800055c:	fba2 2303 	umull	r2, r3, r2, r3
 8000560:	08db      	lsrs	r3, r3, #3
 8000562:	b2db      	uxtb	r3, r3
 8000564:	3330      	adds	r3, #48	@ 0x30
 8000566:	b2da      	uxtb	r2, r3
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	701a      	strb	r2, [r3, #0]
	timeStr[1] = '0' + clkTime.Hours % 10;
 800056c:	4b2d      	ldr	r3, [pc, #180]	@ (8000624 <Get_Time_Now+0xe0>)
 800056e:	781a      	ldrb	r2, [r3, #0]
 8000570:	4b2e      	ldr	r3, [pc, #184]	@ (800062c <Get_Time_Now+0xe8>)
 8000572:	fba3 1302 	umull	r1, r3, r3, r2
 8000576:	08d9      	lsrs	r1, r3, #3
 8000578:	460b      	mov	r3, r1
 800057a:	009b      	lsls	r3, r3, #2
 800057c:	440b      	add	r3, r1
 800057e:	005b      	lsls	r3, r3, #1
 8000580:	1ad3      	subs	r3, r2, r3
 8000582:	b2da      	uxtb	r2, r3
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	3301      	adds	r3, #1
 8000588:	3230      	adds	r2, #48	@ 0x30
 800058a:	b2d2      	uxtb	r2, r2
 800058c:	701a      	strb	r2, [r3, #0]
	timeStr[2] = ':';
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	3302      	adds	r3, #2
 8000592:	223a      	movs	r2, #58	@ 0x3a
 8000594:	701a      	strb	r2, [r3, #0]
	timeStr[3] = '0' + clkTime.Minutes / 10;
 8000596:	4b23      	ldr	r3, [pc, #140]	@ (8000624 <Get_Time_Now+0xe0>)
 8000598:	785b      	ldrb	r3, [r3, #1]
 800059a:	4a24      	ldr	r2, [pc, #144]	@ (800062c <Get_Time_Now+0xe8>)
 800059c:	fba2 2303 	umull	r2, r3, r2, r3
 80005a0:	08db      	lsrs	r3, r3, #3
 80005a2:	b2da      	uxtb	r2, r3
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	3303      	adds	r3, #3
 80005a8:	3230      	adds	r2, #48	@ 0x30
 80005aa:	b2d2      	uxtb	r2, r2
 80005ac:	701a      	strb	r2, [r3, #0]
	timeStr[4] = '0' + clkTime.Minutes % 10;
 80005ae:	4b1d      	ldr	r3, [pc, #116]	@ (8000624 <Get_Time_Now+0xe0>)
 80005b0:	785a      	ldrb	r2, [r3, #1]
 80005b2:	4b1e      	ldr	r3, [pc, #120]	@ (800062c <Get_Time_Now+0xe8>)
 80005b4:	fba3 1302 	umull	r1, r3, r3, r2
 80005b8:	08d9      	lsrs	r1, r3, #3
 80005ba:	460b      	mov	r3, r1
 80005bc:	009b      	lsls	r3, r3, #2
 80005be:	440b      	add	r3, r1
 80005c0:	005b      	lsls	r3, r3, #1
 80005c2:	1ad3      	subs	r3, r2, r3
 80005c4:	b2da      	uxtb	r2, r3
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	3304      	adds	r3, #4
 80005ca:	3230      	adds	r2, #48	@ 0x30
 80005cc:	b2d2      	uxtb	r2, r2
 80005ce:	701a      	strb	r2, [r3, #0]
	timeStr[5] = ':';
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	3305      	adds	r3, #5
 80005d4:	223a      	movs	r2, #58	@ 0x3a
 80005d6:	701a      	strb	r2, [r3, #0]
	timeStr[6] = '0' + clkTime.Seconds / 10;
 80005d8:	4b12      	ldr	r3, [pc, #72]	@ (8000624 <Get_Time_Now+0xe0>)
 80005da:	789b      	ldrb	r3, [r3, #2]
 80005dc:	4a13      	ldr	r2, [pc, #76]	@ (800062c <Get_Time_Now+0xe8>)
 80005de:	fba2 2303 	umull	r2, r3, r2, r3
 80005e2:	08db      	lsrs	r3, r3, #3
 80005e4:	b2da      	uxtb	r2, r3
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	3306      	adds	r3, #6
 80005ea:	3230      	adds	r2, #48	@ 0x30
 80005ec:	b2d2      	uxtb	r2, r2
 80005ee:	701a      	strb	r2, [r3, #0]
	timeStr[7] = '0' + clkTime.Seconds % 10;
 80005f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000624 <Get_Time_Now+0xe0>)
 80005f2:	789a      	ldrb	r2, [r3, #2]
 80005f4:	4b0d      	ldr	r3, [pc, #52]	@ (800062c <Get_Time_Now+0xe8>)
 80005f6:	fba3 1302 	umull	r1, r3, r3, r2
 80005fa:	08d9      	lsrs	r1, r3, #3
 80005fc:	460b      	mov	r3, r1
 80005fe:	009b      	lsls	r3, r3, #2
 8000600:	440b      	add	r3, r1
 8000602:	005b      	lsls	r3, r3, #1
 8000604:	1ad3      	subs	r3, r2, r3
 8000606:	b2da      	uxtb	r2, r3
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	3307      	adds	r3, #7
 800060c:	3230      	adds	r2, #48	@ 0x30
 800060e:	b2d2      	uxtb	r2, r2
 8000610:	701a      	strb	r2, [r3, #0]
	timeStr[8] = '\0';
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	3308      	adds	r3, #8
 8000616:	2200      	movs	r2, #0
 8000618:	701a      	strb	r2, [r3, #0]
}
 800061a:	bf00      	nop
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	2000083c 	.word	0x2000083c
 8000628:	20000828 	.word	0x20000828
 800062c:	cccccccd 	.word	0xcccccccd

08000630 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000636:	f000 fabb 	bl	8000bb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063a:	f000 f83d 	bl	80006b8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  __HAL_RCC_PWR_CLK_ENABLE();
 800063e:	4b1b      	ldr	r3, [pc, #108]	@ (80006ac <main+0x7c>)
 8000640:	69db      	ldr	r3, [r3, #28]
 8000642:	4a1a      	ldr	r2, [pc, #104]	@ (80006ac <main+0x7c>)
 8000644:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000648:	61d3      	str	r3, [r2, #28]
 800064a:	4b18      	ldr	r3, [pc, #96]	@ (80006ac <main+0x7c>)
 800064c:	69db      	ldr	r3, [r3, #28]
 800064e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000652:	603b      	str	r3, [r7, #0]
 8000654:	683b      	ldr	r3, [r7, #0]
  HAL_PWR_EnableBkUpAccess();
 8000656:	f000 fdf9 	bl	800124c <HAL_PWR_EnableBkUpAccess>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065a:	f000 f8fb 	bl	8000854 <MX_GPIO_Init>
  MX_SPI1_Init();
 800065e:	f000 f8c3 	bl	80007e8 <MX_SPI1_Init>
  MX_RTC_Init();
 8000662:	f000 f87d 	bl	8000760 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init();
 8000666:	f7ff fda3 	bl	80001b0 <LCD_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  LCD_Clear();
 800066a:	f7ff fde3 	bl	8000234 <LCD_Clear>

	  Get_Time_Now(timeStr);
 800066e:	1d3b      	adds	r3, r7, #4
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff ff67 	bl	8000544 <Get_Time_Now>

	  LCD_DrawText(8, 8, timeStr, 1);
 8000676:	1d3a      	adds	r2, r7, #4
 8000678:	2301      	movs	r3, #1
 800067a:	2108      	movs	r1, #8
 800067c:	2008      	movs	r0, #8
 800067e:	f7ff ff27 	bl	80004d0 <LCD_DrawText>

	  if (rtc_tick) {
 8000682:	4b0b      	ldr	r3, [pc, #44]	@ (80006b0 <main+0x80>)
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d008      	beq.n	800069c <main+0x6c>
	      rtc_tick = 0;
 800068a:	4b09      	ldr	r3, [pc, #36]	@ (80006b0 <main+0x80>)
 800068c:	2200      	movs	r2, #0
 800068e:	701a      	strb	r2, [r3, #0]
	      LCD_DrawText(8, 32, "Tick!", 0);
 8000690:	2300      	movs	r3, #0
 8000692:	4a08      	ldr	r2, [pc, #32]	@ (80006b4 <main+0x84>)
 8000694:	2120      	movs	r1, #32
 8000696:	2008      	movs	r0, #8
 8000698:	f7ff ff1a 	bl	80004d0 <LCD_DrawText>
	  }

	  HAL_Delay(256);
 800069c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80006a0:	f000 fae8 	bl	8000c74 <HAL_Delay>
	  LCD_Update();
 80006a4:	f7ff fdec 	bl	8000280 <LCD_Update>
	  LCD_Clear();
 80006a8:	e7df      	b.n	800066a <main+0x3a>
 80006aa:	bf00      	nop
 80006ac:	40021000 	.word	0x40021000
 80006b0:	20000898 	.word	0x20000898
 80006b4:	08002b74 	.word	0x08002b74

080006b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b094      	sub	sp, #80	@ 0x50
 80006bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006c2:	2228      	movs	r2, #40	@ 0x28
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f002 fa1b 	bl	8002b02 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006cc:	f107 0314 	add.w	r3, r7, #20
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
 80006d4:	605a      	str	r2, [r3, #4]
 80006d6:	609a      	str	r2, [r3, #8]
 80006d8:	60da      	str	r2, [r3, #12]
 80006da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006dc:	1d3b      	adds	r3, r7, #4
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	605a      	str	r2, [r3, #4]
 80006e4:	609a      	str	r2, [r3, #8]
 80006e6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80006e8:	2306      	movs	r3, #6
 80006ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80006ec:	2301      	movs	r3, #1
 80006ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f0:	2301      	movs	r3, #1
 80006f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f4:	2310      	movs	r3, #16
 80006f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006f8:	2300      	movs	r3, #0
 80006fa:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000700:	4618      	mov	r0, r3
 8000702:	f000 fdaf 	bl	8001264 <HAL_RCC_OscConfig>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800070c:	f000 f904 	bl	8000918 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000710:	230f      	movs	r3, #15
 8000712:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000714:	2300      	movs	r3, #0
 8000716:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000718:	2300      	movs	r3, #0
 800071a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800071c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000720:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000722:	2300      	movs	r3, #0
 8000724:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000726:	f107 0314 	add.w	r3, r7, #20
 800072a:	2100      	movs	r1, #0
 800072c:	4618      	mov	r0, r3
 800072e:	f001 f81b 	bl	8001768 <HAL_RCC_ClockConfig>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000738:	f000 f8ee 	bl	8000918 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800073c:	2301      	movs	r3, #1
 800073e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000740:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000744:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000746:	1d3b      	adds	r3, r7, #4
 8000748:	4618      	mov	r0, r3
 800074a:	f001 f987 	bl	8001a5c <HAL_RCCEx_PeriphCLKConfig>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000754:	f000 f8e0 	bl	8000918 <Error_Handler>
  }
}
 8000758:	bf00      	nop
 800075a:	3750      	adds	r7, #80	@ 0x50
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}

08000760 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000766:	1d3b      	adds	r3, r7, #4
 8000768:	2100      	movs	r1, #0
 800076a:	460a      	mov	r2, r1
 800076c:	801a      	strh	r2, [r3, #0]
 800076e:	460a      	mov	r2, r1
 8000770:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8000772:	2300      	movs	r3, #0
 8000774:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000776:	4b1a      	ldr	r3, [pc, #104]	@ (80007e0 <MX_RTC_Init+0x80>)
 8000778:	4a1a      	ldr	r2, [pc, #104]	@ (80007e4 <MX_RTC_Init+0x84>)
 800077a:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800077c:	4b18      	ldr	r3, [pc, #96]	@ (80007e0 <MX_RTC_Init+0x80>)
 800077e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000782:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8000784:	4b16      	ldr	r3, [pc, #88]	@ (80007e0 <MX_RTC_Init+0x80>)
 8000786:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800078a:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800078c:	4814      	ldr	r0, [pc, #80]	@ (80007e0 <MX_RTC_Init+0x80>)
 800078e:	f001 fad1 	bl	8001d34 <HAL_RTC_Init>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8000798:	f000 f8be 	bl	8000918 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800079c:	2300      	movs	r3, #0
 800079e:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80007a0:	2300      	movs	r3, #0
 80007a2:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80007a4:	2300      	movs	r3, #0
 80007a6:	71bb      	strb	r3, [r7, #6]

//  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
//  {
//    Error_Handler();
//  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80007a8:	2301      	movs	r3, #1
 80007aa:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80007ac:	2301      	movs	r3, #1
 80007ae:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 80007b0:	2301      	movs	r3, #1
 80007b2:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 80007b4:	2300      	movs	r3, #0
 80007b6:	70fb      	strb	r3, [r7, #3]
//  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
//  {
//    Error_Handler();
//  }
  /* USER CODE BEGIN RTC_Init 2 */
  HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 80007b8:	2200      	movs	r2, #0
 80007ba:	2100      	movs	r1, #0
 80007bc:	2003      	movs	r0, #3
 80007be:	f000 fb54 	bl	8000e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_IRQn);
 80007c2:	2003      	movs	r0, #3
 80007c4:	f000 fb6d 	bl	8000ea2 <HAL_NVIC_EnableIRQ>
  __HAL_RTC_SECOND_ENABLE_IT(&hrtc, RTC_IT_SEC);
 80007c8:	4b05      	ldr	r3, [pc, #20]	@ (80007e0 <MX_RTC_Init+0x80>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	681a      	ldr	r2, [r3, #0]
 80007ce:	4b04      	ldr	r3, [pc, #16]	@ (80007e0 <MX_RTC_Init+0x80>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	f042 0201 	orr.w	r2, r2, #1
 80007d6:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTC_Init 2 */

}
 80007d8:	bf00      	nop
 80007da:	3708      	adds	r7, #8
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	20000828 	.word	0x20000828
 80007e4:	40002800 	.word	0x40002800

080007e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007ec:	4b17      	ldr	r3, [pc, #92]	@ (800084c <MX_SPI1_Init+0x64>)
 80007ee:	4a18      	ldr	r2, [pc, #96]	@ (8000850 <MX_SPI1_Init+0x68>)
 80007f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007f2:	4b16      	ldr	r3, [pc, #88]	@ (800084c <MX_SPI1_Init+0x64>)
 80007f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007fa:	4b14      	ldr	r3, [pc, #80]	@ (800084c <MX_SPI1_Init+0x64>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000800:	4b12      	ldr	r3, [pc, #72]	@ (800084c <MX_SPI1_Init+0x64>)
 8000802:	2200      	movs	r2, #0
 8000804:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000806:	4b11      	ldr	r3, [pc, #68]	@ (800084c <MX_SPI1_Init+0x64>)
 8000808:	2200      	movs	r2, #0
 800080a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800080c:	4b0f      	ldr	r3, [pc, #60]	@ (800084c <MX_SPI1_Init+0x64>)
 800080e:	2200      	movs	r2, #0
 8000810:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000812:	4b0e      	ldr	r3, [pc, #56]	@ (800084c <MX_SPI1_Init+0x64>)
 8000814:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000818:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800081a:	4b0c      	ldr	r3, [pc, #48]	@ (800084c <MX_SPI1_Init+0x64>)
 800081c:	2200      	movs	r2, #0
 800081e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000820:	4b0a      	ldr	r3, [pc, #40]	@ (800084c <MX_SPI1_Init+0x64>)
 8000822:	2200      	movs	r2, #0
 8000824:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000826:	4b09      	ldr	r3, [pc, #36]	@ (800084c <MX_SPI1_Init+0x64>)
 8000828:	2200      	movs	r2, #0
 800082a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800082c:	4b07      	ldr	r3, [pc, #28]	@ (800084c <MX_SPI1_Init+0x64>)
 800082e:	2200      	movs	r2, #0
 8000830:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000832:	4b06      	ldr	r3, [pc, #24]	@ (800084c <MX_SPI1_Init+0x64>)
 8000834:	220a      	movs	r2, #10
 8000836:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000838:	4804      	ldr	r0, [pc, #16]	@ (800084c <MX_SPI1_Init+0x64>)
 800083a:	f001 fee0 	bl	80025fe <HAL_SPI_Init>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000844:	f000 f868 	bl	8000918 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000848:	bf00      	nop
 800084a:	bd80      	pop	{r7, pc}
 800084c:	20000840 	.word	0x20000840
 8000850:	40013000 	.word	0x40013000

08000854 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b088      	sub	sp, #32
 8000858:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085a:	f107 0310 	add.w	r3, r7, #16
 800085e:	2200      	movs	r2, #0
 8000860:	601a      	str	r2, [r3, #0]
 8000862:	605a      	str	r2, [r3, #4]
 8000864:	609a      	str	r2, [r3, #8]
 8000866:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000868:	4b28      	ldr	r3, [pc, #160]	@ (800090c <MX_GPIO_Init+0xb8>)
 800086a:	699b      	ldr	r3, [r3, #24]
 800086c:	4a27      	ldr	r2, [pc, #156]	@ (800090c <MX_GPIO_Init+0xb8>)
 800086e:	f043 0310 	orr.w	r3, r3, #16
 8000872:	6193      	str	r3, [r2, #24]
 8000874:	4b25      	ldr	r3, [pc, #148]	@ (800090c <MX_GPIO_Init+0xb8>)
 8000876:	699b      	ldr	r3, [r3, #24]
 8000878:	f003 0310 	and.w	r3, r3, #16
 800087c:	60fb      	str	r3, [r7, #12]
 800087e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000880:	4b22      	ldr	r3, [pc, #136]	@ (800090c <MX_GPIO_Init+0xb8>)
 8000882:	699b      	ldr	r3, [r3, #24]
 8000884:	4a21      	ldr	r2, [pc, #132]	@ (800090c <MX_GPIO_Init+0xb8>)
 8000886:	f043 0304 	orr.w	r3, r3, #4
 800088a:	6193      	str	r3, [r2, #24]
 800088c:	4b1f      	ldr	r3, [pc, #124]	@ (800090c <MX_GPIO_Init+0xb8>)
 800088e:	699b      	ldr	r3, [r3, #24]
 8000890:	f003 0304 	and.w	r3, r3, #4
 8000894:	60bb      	str	r3, [r7, #8]
 8000896:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000898:	4b1c      	ldr	r3, [pc, #112]	@ (800090c <MX_GPIO_Init+0xb8>)
 800089a:	699b      	ldr	r3, [r3, #24]
 800089c:	4a1b      	ldr	r2, [pc, #108]	@ (800090c <MX_GPIO_Init+0xb8>)
 800089e:	f043 0308 	orr.w	r3, r3, #8
 80008a2:	6193      	str	r3, [r2, #24]
 80008a4:	4b19      	ldr	r3, [pc, #100]	@ (800090c <MX_GPIO_Init+0xb8>)
 80008a6:	699b      	ldr	r3, [r3, #24]
 80008a8:	f003 0308 	and.w	r3, r3, #8
 80008ac:	607b      	str	r3, [r7, #4]
 80008ae:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(P13_GPIO_Port, P13_Pin, GPIO_PIN_RESET);
 80008b0:	2200      	movs	r2, #0
 80008b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008b6:	4816      	ldr	r0, [pc, #88]	@ (8000910 <MX_GPIO_Init+0xbc>)
 80008b8:	f000 fc96 	bl	80011e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_A0_Pin|LCD_RST_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 80008bc:	2200      	movs	r2, #0
 80008be:	f241 4102 	movw	r1, #5122	@ 0x1402
 80008c2:	4814      	ldr	r0, [pc, #80]	@ (8000914 <MX_GPIO_Init+0xc0>)
 80008c4:	f000 fc90 	bl	80011e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : P13_Pin */
  GPIO_InitStruct.Pin = P13_Pin;
 80008c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ce:	2301      	movs	r3, #1
 80008d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d6:	2302      	movs	r3, #2
 80008d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(P13_GPIO_Port, &GPIO_InitStruct);
 80008da:	f107 0310 	add.w	r3, r7, #16
 80008de:	4619      	mov	r1, r3
 80008e0:	480b      	ldr	r0, [pc, #44]	@ (8000910 <MX_GPIO_Init+0xbc>)
 80008e2:	f000 fb05 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_A0_Pin LCD_RST_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_A0_Pin|LCD_RST_Pin|LCD_CS_Pin;
 80008e6:	f241 4302 	movw	r3, #5122	@ 0x1402
 80008ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ec:	2301      	movs	r3, #1
 80008ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	2300      	movs	r3, #0
 80008f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f4:	2302      	movs	r3, #2
 80008f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f8:	f107 0310 	add.w	r3, r7, #16
 80008fc:	4619      	mov	r1, r3
 80008fe:	4805      	ldr	r0, [pc, #20]	@ (8000914 <MX_GPIO_Init+0xc0>)
 8000900:	f000 faf6 	bl	8000ef0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000904:	bf00      	nop
 8000906:	3720      	adds	r7, #32
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	40021000 	.word	0x40021000
 8000910:	40011000 	.word	0x40011000
 8000914:	40010c00 	.word	0x40010c00

08000918 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800091c:	b672      	cpsid	i
}
 800091e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 8000920:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000924:	4803      	ldr	r0, [pc, #12]	@ (8000934 <Error_Handler+0x1c>)
 8000926:	f000 fc77 	bl	8001218 <HAL_GPIO_TogglePin>
	  HAL_Delay(250);
 800092a:	20fa      	movs	r0, #250	@ 0xfa
 800092c:	f000 f9a2 	bl	8000c74 <HAL_Delay>
	  HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 8000930:	bf00      	nop
 8000932:	e7f5      	b.n	8000920 <Error_Handler+0x8>
 8000934:	40011000 	.word	0x40011000

08000938 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000938:	b480      	push	{r7}
 800093a:	b085      	sub	sp, #20
 800093c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800093e:	4b15      	ldr	r3, [pc, #84]	@ (8000994 <HAL_MspInit+0x5c>)
 8000940:	699b      	ldr	r3, [r3, #24]
 8000942:	4a14      	ldr	r2, [pc, #80]	@ (8000994 <HAL_MspInit+0x5c>)
 8000944:	f043 0301 	orr.w	r3, r3, #1
 8000948:	6193      	str	r3, [r2, #24]
 800094a:	4b12      	ldr	r3, [pc, #72]	@ (8000994 <HAL_MspInit+0x5c>)
 800094c:	699b      	ldr	r3, [r3, #24]
 800094e:	f003 0301 	and.w	r3, r3, #1
 8000952:	60bb      	str	r3, [r7, #8]
 8000954:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000956:	4b0f      	ldr	r3, [pc, #60]	@ (8000994 <HAL_MspInit+0x5c>)
 8000958:	69db      	ldr	r3, [r3, #28]
 800095a:	4a0e      	ldr	r2, [pc, #56]	@ (8000994 <HAL_MspInit+0x5c>)
 800095c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000960:	61d3      	str	r3, [r2, #28]
 8000962:	4b0c      	ldr	r3, [pc, #48]	@ (8000994 <HAL_MspInit+0x5c>)
 8000964:	69db      	ldr	r3, [r3, #28]
 8000966:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800096a:	607b      	str	r3, [r7, #4]
 800096c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800096e:	4b0a      	ldr	r3, [pc, #40]	@ (8000998 <HAL_MspInit+0x60>)
 8000970:	685b      	ldr	r3, [r3, #4]
 8000972:	60fb      	str	r3, [r7, #12]
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800097a:	60fb      	str	r3, [r7, #12]
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000982:	60fb      	str	r3, [r7, #12]
 8000984:	4a04      	ldr	r2, [pc, #16]	@ (8000998 <HAL_MspInit+0x60>)
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800098a:	bf00      	nop
 800098c:	3714      	adds	r7, #20
 800098e:	46bd      	mov	sp, r7
 8000990:	bc80      	pop	{r7}
 8000992:	4770      	bx	lr
 8000994:	40021000 	.word	0x40021000
 8000998:	40010000 	.word	0x40010000

0800099c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a13      	ldr	r2, [pc, #76]	@ (80009f8 <HAL_RTC_MspInit+0x5c>)
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d120      	bne.n	80009f0 <HAL_RTC_MspInit+0x54>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80009ae:	f000 fc4d 	bl	800124c <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80009b2:	4b12      	ldr	r3, [pc, #72]	@ (80009fc <HAL_RTC_MspInit+0x60>)
 80009b4:	69db      	ldr	r3, [r3, #28]
 80009b6:	4a11      	ldr	r2, [pc, #68]	@ (80009fc <HAL_RTC_MspInit+0x60>)
 80009b8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80009bc:	61d3      	str	r3, [r2, #28]
 80009be:	4b0f      	ldr	r3, [pc, #60]	@ (80009fc <HAL_RTC_MspInit+0x60>)
 80009c0:	69db      	ldr	r3, [r3, #28]
 80009c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80009c6:	60fb      	str	r3, [r7, #12]
 80009c8:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80009ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000a00 <HAL_RTC_MspInit+0x64>)
 80009cc:	2201      	movs	r2, #1
 80009ce:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 80009d0:	2200      	movs	r2, #0
 80009d2:	2100      	movs	r1, #0
 80009d4:	2003      	movs	r0, #3
 80009d6:	f000 fa48 	bl	8000e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 80009da:	2003      	movs	r0, #3
 80009dc:	f000 fa61 	bl	8000ea2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80009e0:	2200      	movs	r2, #0
 80009e2:	2100      	movs	r1, #0
 80009e4:	2029      	movs	r0, #41	@ 0x29
 80009e6:	f000 fa40 	bl	8000e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80009ea:	2029      	movs	r0, #41	@ 0x29
 80009ec:	f000 fa59 	bl	8000ea2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80009f0:	bf00      	nop
 80009f2:	3710      	adds	r7, #16
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	40002800 	.word	0x40002800
 80009fc:	40021000 	.word	0x40021000
 8000a00:	4242043c 	.word	0x4242043c

08000a04 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b088      	sub	sp, #32
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0c:	f107 0310 	add.w	r3, r7, #16
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
 8000a16:	609a      	str	r2, [r3, #8]
 8000a18:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4a1b      	ldr	r2, [pc, #108]	@ (8000a8c <HAL_SPI_MspInit+0x88>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d12f      	bne.n	8000a84 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a24:	4b1a      	ldr	r3, [pc, #104]	@ (8000a90 <HAL_SPI_MspInit+0x8c>)
 8000a26:	699b      	ldr	r3, [r3, #24]
 8000a28:	4a19      	ldr	r2, [pc, #100]	@ (8000a90 <HAL_SPI_MspInit+0x8c>)
 8000a2a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a2e:	6193      	str	r3, [r2, #24]
 8000a30:	4b17      	ldr	r3, [pc, #92]	@ (8000a90 <HAL_SPI_MspInit+0x8c>)
 8000a32:	699b      	ldr	r3, [r3, #24]
 8000a34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a38:	60fb      	str	r3, [r7, #12]
 8000a3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3c:	4b14      	ldr	r3, [pc, #80]	@ (8000a90 <HAL_SPI_MspInit+0x8c>)
 8000a3e:	699b      	ldr	r3, [r3, #24]
 8000a40:	4a13      	ldr	r2, [pc, #76]	@ (8000a90 <HAL_SPI_MspInit+0x8c>)
 8000a42:	f043 0304 	orr.w	r3, r3, #4
 8000a46:	6193      	str	r3, [r2, #24]
 8000a48:	4b11      	ldr	r3, [pc, #68]	@ (8000a90 <HAL_SPI_MspInit+0x8c>)
 8000a4a:	699b      	ldr	r3, [r3, #24]
 8000a4c:	f003 0304 	and.w	r3, r3, #4
 8000a50:	60bb      	str	r3, [r7, #8]
 8000a52:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000a54:	23a0      	movs	r3, #160	@ 0xa0
 8000a56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a5c:	2303      	movs	r3, #3
 8000a5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a60:	f107 0310 	add.w	r3, r7, #16
 8000a64:	4619      	mov	r1, r3
 8000a66:	480b      	ldr	r0, [pc, #44]	@ (8000a94 <HAL_SPI_MspInit+0x90>)
 8000a68:	f000 fa42 	bl	8000ef0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000a6c:	2340      	movs	r3, #64	@ 0x40
 8000a6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a70:	2300      	movs	r3, #0
 8000a72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a78:	f107 0310 	add.w	r3, r7, #16
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4805      	ldr	r0, [pc, #20]	@ (8000a94 <HAL_SPI_MspInit+0x90>)
 8000a80:	f000 fa36 	bl	8000ef0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000a84:	bf00      	nop
 8000a86:	3720      	adds	r7, #32
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40013000 	.word	0x40013000
 8000a90:	40021000 	.word	0x40021000
 8000a94:	40010800 	.word	0x40010800

08000a98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a9c:	bf00      	nop
 8000a9e:	e7fd      	b.n	8000a9c <NMI_Handler+0x4>

08000aa0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa4:	bf00      	nop
 8000aa6:	e7fd      	b.n	8000aa4 <HardFault_Handler+0x4>

08000aa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aac:	bf00      	nop
 8000aae:	e7fd      	b.n	8000aac <MemManage_Handler+0x4>

08000ab0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ab4:	bf00      	nop
 8000ab6:	e7fd      	b.n	8000ab4 <BusFault_Handler+0x4>

08000ab8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000abc:	bf00      	nop
 8000abe:	e7fd      	b.n	8000abc <UsageFault_Handler+0x4>

08000ac0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bc80      	pop	{r7}
 8000aca:	4770      	bx	lr

08000acc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad0:	bf00      	nop
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bc80      	pop	{r7}
 8000ad6:	4770      	bx	lr

08000ad8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bc80      	pop	{r7}
 8000ae2:	4770      	bx	lr

08000ae4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ae8:	f000 f8a8 	bl	8000c3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8000aec:	f000 f9f3 	bl	8000ed6 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8000af0:	bf00      	nop
 8000af2:	bd80      	pop	{r7, pc}

08000af4 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */
	if (RTC->CRL & RTC_CRL_SECF)
 8000af8:	4b0e      	ldr	r3, [pc, #56]	@ (8000b34 <RTC_IRQHandler+0x40>)
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	f003 0301 	and.w	r3, r3, #1
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d011      	beq.n	8000b28 <RTC_IRQHandler+0x34>
			{
		     RTC->CRL &= ~RTC_CRL_SECF;    //сбросить флаг (обязательно!!!)
 8000b04:	4b0b      	ldr	r3, [pc, #44]	@ (8000b34 <RTC_IRQHandler+0x40>)
 8000b06:	685b      	ldr	r3, [r3, #4]
 8000b08:	4a0a      	ldr	r2, [pc, #40]	@ (8000b34 <RTC_IRQHandler+0x40>)
 8000b0a:	f023 0301 	bic.w	r3, r3, #1
 8000b0e:	6053      	str	r3, [r2, #4]
		     HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 8000b10:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b14:	4808      	ldr	r0, [pc, #32]	@ (8000b38 <RTC_IRQHandler+0x44>)
 8000b16:	f000 fb7f 	bl	8001218 <HAL_GPIO_TogglePin>
		     rtc_tick++;
 8000b1a:	4b08      	ldr	r3, [pc, #32]	@ (8000b3c <RTC_IRQHandler+0x48>)
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	3301      	adds	r3, #1
 8000b22:	b2da      	uxtb	r2, r3
 8000b24:	4b05      	ldr	r3, [pc, #20]	@ (8000b3c <RTC_IRQHandler+0x48>)
 8000b26:	701a      	strb	r2, [r3, #0]
		  }
  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8000b28:	4805      	ldr	r0, [pc, #20]	@ (8000b40 <RTC_IRQHandler+0x4c>)
 8000b2a:	f001 fd1f 	bl	800256c <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000b2e:	bf00      	nop
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	40002800 	.word	0x40002800
 8000b38:	40011000 	.word	0x40011000
 8000b3c:	20000898 	.word	0x20000898
 8000b40:	20000828 	.word	0x20000828

08000b44 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000b48:	4802      	ldr	r0, [pc, #8]	@ (8000b54 <RTC_Alarm_IRQHandler+0x10>)
 8000b4a:	f001 fa57 	bl	8001ffc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000b4e:	bf00      	nop
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	20000828 	.word	0x20000828

08000b58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b5c:	bf00      	nop
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bc80      	pop	{r7}
 8000b62:	4770      	bx	lr

08000b64 <Reset_Handler>:
 8000b64:	f7ff fff8 	bl	8000b58 <SystemInit>
 8000b68:	480b      	ldr	r0, [pc, #44]	@ (8000b98 <LoopFillZerobss+0xe>)
 8000b6a:	490c      	ldr	r1, [pc, #48]	@ (8000b9c <LoopFillZerobss+0x12>)
 8000b6c:	4a0c      	ldr	r2, [pc, #48]	@ (8000ba0 <LoopFillZerobss+0x16>)
 8000b6e:	2300      	movs	r3, #0
 8000b70:	e002      	b.n	8000b78 <LoopCopyDataInit>

08000b72 <CopyDataInit>:
 8000b72:	58d4      	ldr	r4, [r2, r3]
 8000b74:	50c4      	str	r4, [r0, r3]
 8000b76:	3304      	adds	r3, #4

08000b78 <LoopCopyDataInit>:
 8000b78:	18c4      	adds	r4, r0, r3
 8000b7a:	428c      	cmp	r4, r1
 8000b7c:	d3f9      	bcc.n	8000b72 <CopyDataInit>
 8000b7e:	4a09      	ldr	r2, [pc, #36]	@ (8000ba4 <LoopFillZerobss+0x1a>)
 8000b80:	4c09      	ldr	r4, [pc, #36]	@ (8000ba8 <LoopFillZerobss+0x1e>)
 8000b82:	2300      	movs	r3, #0
 8000b84:	e001      	b.n	8000b8a <LoopFillZerobss>

08000b86 <FillZerobss>:
 8000b86:	6013      	str	r3, [r2, #0]
 8000b88:	3204      	adds	r2, #4

08000b8a <LoopFillZerobss>:
 8000b8a:	42a2      	cmp	r2, r4
 8000b8c:	d3fb      	bcc.n	8000b86 <FillZerobss>
 8000b8e:	f001 ffc1 	bl	8002b14 <__libc_init_array>
 8000b92:	f7ff fd4d 	bl	8000630 <main>
 8000b96:	4770      	bx	lr
 8000b98:	20000000 	.word	0x20000000
 8000b9c:	2000040c 	.word	0x2000040c
 8000ba0:	08002bc4 	.word	0x08002bc4
 8000ba4:	2000040c 	.word	0x2000040c
 8000ba8:	200008a0 	.word	0x200008a0

08000bac <ADC1_2_IRQHandler>:
 8000bac:	e7fe      	b.n	8000bac <ADC1_2_IRQHandler>
	...

08000bb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bb4:	4b08      	ldr	r3, [pc, #32]	@ (8000bd8 <HAL_Init+0x28>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a07      	ldr	r2, [pc, #28]	@ (8000bd8 <HAL_Init+0x28>)
 8000bba:	f043 0310 	orr.w	r3, r3, #16
 8000bbe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bc0:	2003      	movs	r0, #3
 8000bc2:	f000 f947 	bl	8000e54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bc6:	200f      	movs	r0, #15
 8000bc8:	f000 f808 	bl	8000bdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bcc:	f7ff feb4 	bl	8000938 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bd0:	2300      	movs	r3, #0
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40022000 	.word	0x40022000

08000bdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000be4:	4b12      	ldr	r3, [pc, #72]	@ (8000c30 <HAL_InitTick+0x54>)
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	4b12      	ldr	r3, [pc, #72]	@ (8000c34 <HAL_InitTick+0x58>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	4619      	mov	r1, r3
 8000bee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f000 f95f 	bl	8000ebe <HAL_SYSTICK_Config>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c06:	2301      	movs	r3, #1
 8000c08:	e00e      	b.n	8000c28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	2b0f      	cmp	r3, #15
 8000c0e:	d80a      	bhi.n	8000c26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c10:	2200      	movs	r2, #0
 8000c12:	6879      	ldr	r1, [r7, #4]
 8000c14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c18:	f000 f927 	bl	8000e6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c1c:	4a06      	ldr	r2, [pc, #24]	@ (8000c38 <HAL_InitTick+0x5c>)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c22:	2300      	movs	r3, #0
 8000c24:	e000      	b.n	8000c28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c26:	2301      	movs	r3, #1
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	3708      	adds	r7, #8
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	20000400 	.word	0x20000400
 8000c34:	20000408 	.word	0x20000408
 8000c38:	20000404 	.word	0x20000404

08000c3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c40:	4b05      	ldr	r3, [pc, #20]	@ (8000c58 <HAL_IncTick+0x1c>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	461a      	mov	r2, r3
 8000c46:	4b05      	ldr	r3, [pc, #20]	@ (8000c5c <HAL_IncTick+0x20>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4413      	add	r3, r2
 8000c4c:	4a03      	ldr	r2, [pc, #12]	@ (8000c5c <HAL_IncTick+0x20>)
 8000c4e:	6013      	str	r3, [r2, #0]
}
 8000c50:	bf00      	nop
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bc80      	pop	{r7}
 8000c56:	4770      	bx	lr
 8000c58:	20000408 	.word	0x20000408
 8000c5c:	2000089c 	.word	0x2000089c

08000c60 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  return uwTick;
 8000c64:	4b02      	ldr	r3, [pc, #8]	@ (8000c70 <HAL_GetTick+0x10>)
 8000c66:	681b      	ldr	r3, [r3, #0]
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bc80      	pop	{r7}
 8000c6e:	4770      	bx	lr
 8000c70:	2000089c 	.word	0x2000089c

08000c74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c7c:	f7ff fff0 	bl	8000c60 <HAL_GetTick>
 8000c80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000c8c:	d005      	beq.n	8000c9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb8 <HAL_Delay+0x44>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	461a      	mov	r2, r3
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	4413      	add	r3, r2
 8000c98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c9a:	bf00      	nop
 8000c9c:	f7ff ffe0 	bl	8000c60 <HAL_GetTick>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	68bb      	ldr	r3, [r7, #8]
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	68fa      	ldr	r2, [r7, #12]
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d8f7      	bhi.n	8000c9c <HAL_Delay+0x28>
  {
  }
}
 8000cac:	bf00      	nop
 8000cae:	bf00      	nop
 8000cb0:	3710      	adds	r7, #16
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	20000408 	.word	0x20000408

08000cbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b085      	sub	sp, #20
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	f003 0307 	and.w	r3, r3, #7
 8000cca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8000d00 <__NVIC_SetPriorityGrouping+0x44>)
 8000cce:	68db      	ldr	r3, [r3, #12]
 8000cd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cd2:	68ba      	ldr	r2, [r7, #8]
 8000cd4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cd8:	4013      	ands	r3, r2
 8000cda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ce0:	68bb      	ldr	r3, [r7, #8]
 8000ce2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ce4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ce8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cee:	4a04      	ldr	r2, [pc, #16]	@ (8000d00 <__NVIC_SetPriorityGrouping+0x44>)
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	60d3      	str	r3, [r2, #12]
}
 8000cf4:	bf00      	nop
 8000cf6:	3714      	adds	r7, #20
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bc80      	pop	{r7}
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop
 8000d00:	e000ed00 	.word	0xe000ed00

08000d04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d08:	4b04      	ldr	r3, [pc, #16]	@ (8000d1c <__NVIC_GetPriorityGrouping+0x18>)
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	0a1b      	lsrs	r3, r3, #8
 8000d0e:	f003 0307 	and.w	r3, r3, #7
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bc80      	pop	{r7}
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	e000ed00 	.word	0xe000ed00

08000d20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	4603      	mov	r3, r0
 8000d28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	db0b      	blt.n	8000d4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d32:	79fb      	ldrb	r3, [r7, #7]
 8000d34:	f003 021f 	and.w	r2, r3, #31
 8000d38:	4906      	ldr	r1, [pc, #24]	@ (8000d54 <__NVIC_EnableIRQ+0x34>)
 8000d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d3e:	095b      	lsrs	r3, r3, #5
 8000d40:	2001      	movs	r0, #1
 8000d42:	fa00 f202 	lsl.w	r2, r0, r2
 8000d46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d4a:	bf00      	nop
 8000d4c:	370c      	adds	r7, #12
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bc80      	pop	{r7}
 8000d52:	4770      	bx	lr
 8000d54:	e000e100 	.word	0xe000e100

08000d58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	6039      	str	r1, [r7, #0]
 8000d62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	db0a      	blt.n	8000d82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	b2da      	uxtb	r2, r3
 8000d70:	490c      	ldr	r1, [pc, #48]	@ (8000da4 <__NVIC_SetPriority+0x4c>)
 8000d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d76:	0112      	lsls	r2, r2, #4
 8000d78:	b2d2      	uxtb	r2, r2
 8000d7a:	440b      	add	r3, r1
 8000d7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d80:	e00a      	b.n	8000d98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	b2da      	uxtb	r2, r3
 8000d86:	4908      	ldr	r1, [pc, #32]	@ (8000da8 <__NVIC_SetPriority+0x50>)
 8000d88:	79fb      	ldrb	r3, [r7, #7]
 8000d8a:	f003 030f 	and.w	r3, r3, #15
 8000d8e:	3b04      	subs	r3, #4
 8000d90:	0112      	lsls	r2, r2, #4
 8000d92:	b2d2      	uxtb	r2, r2
 8000d94:	440b      	add	r3, r1
 8000d96:	761a      	strb	r2, [r3, #24]
}
 8000d98:	bf00      	nop
 8000d9a:	370c      	adds	r7, #12
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bc80      	pop	{r7}
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	e000e100 	.word	0xe000e100
 8000da8:	e000ed00 	.word	0xe000ed00

08000dac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b089      	sub	sp, #36	@ 0x24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	60f8      	str	r0, [r7, #12]
 8000db4:	60b9      	str	r1, [r7, #8]
 8000db6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	f003 0307 	and.w	r3, r3, #7
 8000dbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	f1c3 0307 	rsb	r3, r3, #7
 8000dc6:	2b04      	cmp	r3, #4
 8000dc8:	bf28      	it	cs
 8000dca:	2304      	movcs	r3, #4
 8000dcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	3304      	adds	r3, #4
 8000dd2:	2b06      	cmp	r3, #6
 8000dd4:	d902      	bls.n	8000ddc <NVIC_EncodePriority+0x30>
 8000dd6:	69fb      	ldr	r3, [r7, #28]
 8000dd8:	3b03      	subs	r3, #3
 8000dda:	e000      	b.n	8000dde <NVIC_EncodePriority+0x32>
 8000ddc:	2300      	movs	r3, #0
 8000dde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000de0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000de4:	69bb      	ldr	r3, [r7, #24]
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	43da      	mvns	r2, r3
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	401a      	ands	r2, r3
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000df4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfe:	43d9      	mvns	r1, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e04:	4313      	orrs	r3, r2
         );
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3724      	adds	r7, #36	@ 0x24
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bc80      	pop	{r7}
 8000e0e:	4770      	bx	lr

08000e10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e20:	d301      	bcc.n	8000e26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e22:	2301      	movs	r3, #1
 8000e24:	e00f      	b.n	8000e46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e26:	4a0a      	ldr	r2, [pc, #40]	@ (8000e50 <SysTick_Config+0x40>)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	3b01      	subs	r3, #1
 8000e2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e2e:	210f      	movs	r1, #15
 8000e30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e34:	f7ff ff90 	bl	8000d58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e38:	4b05      	ldr	r3, [pc, #20]	@ (8000e50 <SysTick_Config+0x40>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e3e:	4b04      	ldr	r3, [pc, #16]	@ (8000e50 <SysTick_Config+0x40>)
 8000e40:	2207      	movs	r2, #7
 8000e42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e44:	2300      	movs	r3, #0
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3708      	adds	r7, #8
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	e000e010 	.word	0xe000e010

08000e54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e5c:	6878      	ldr	r0, [r7, #4]
 8000e5e:	f7ff ff2d 	bl	8000cbc <__NVIC_SetPriorityGrouping>
}
 8000e62:	bf00      	nop
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	b086      	sub	sp, #24
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	4603      	mov	r3, r0
 8000e72:	60b9      	str	r1, [r7, #8]
 8000e74:	607a      	str	r2, [r7, #4]
 8000e76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e7c:	f7ff ff42 	bl	8000d04 <__NVIC_GetPriorityGrouping>
 8000e80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e82:	687a      	ldr	r2, [r7, #4]
 8000e84:	68b9      	ldr	r1, [r7, #8]
 8000e86:	6978      	ldr	r0, [r7, #20]
 8000e88:	f7ff ff90 	bl	8000dac <NVIC_EncodePriority>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e92:	4611      	mov	r1, r2
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff ff5f 	bl	8000d58 <__NVIC_SetPriority>
}
 8000e9a:	bf00      	nop
 8000e9c:	3718      	adds	r7, #24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b082      	sub	sp, #8
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff ff35 	bl	8000d20 <__NVIC_EnableIRQ>
}
 8000eb6:	bf00      	nop
 8000eb8:	3708      	adds	r7, #8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b082      	sub	sp, #8
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ec6:	6878      	ldr	r0, [r7, #4]
 8000ec8:	f7ff ffa2 	bl	8000e10 <SysTick_Config>
 8000ecc:	4603      	mov	r3, r0
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000eda:	f000 f802 	bl	8000ee2 <HAL_SYSTICK_Callback>
}
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000ee6:	bf00      	nop
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bc80      	pop	{r7}
 8000eec:	4770      	bx	lr
	...

08000ef0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b08b      	sub	sp, #44	@ 0x2c
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000efa:	2300      	movs	r3, #0
 8000efc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000efe:	2300      	movs	r3, #0
 8000f00:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f02:	e161      	b.n	80011c8 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000f04:	2201      	movs	r2, #1
 8000f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	69fa      	ldr	r2, [r7, #28]
 8000f14:	4013      	ands	r3, r2
 8000f16:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000f18:	69ba      	ldr	r2, [r7, #24]
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	f040 8150 	bne.w	80011c2 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	4a97      	ldr	r2, [pc, #604]	@ (8001184 <HAL_GPIO_Init+0x294>)
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	d05e      	beq.n	8000fea <HAL_GPIO_Init+0xfa>
 8000f2c:	4a95      	ldr	r2, [pc, #596]	@ (8001184 <HAL_GPIO_Init+0x294>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d875      	bhi.n	800101e <HAL_GPIO_Init+0x12e>
 8000f32:	4a95      	ldr	r2, [pc, #596]	@ (8001188 <HAL_GPIO_Init+0x298>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d058      	beq.n	8000fea <HAL_GPIO_Init+0xfa>
 8000f38:	4a93      	ldr	r2, [pc, #588]	@ (8001188 <HAL_GPIO_Init+0x298>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d86f      	bhi.n	800101e <HAL_GPIO_Init+0x12e>
 8000f3e:	4a93      	ldr	r2, [pc, #588]	@ (800118c <HAL_GPIO_Init+0x29c>)
 8000f40:	4293      	cmp	r3, r2
 8000f42:	d052      	beq.n	8000fea <HAL_GPIO_Init+0xfa>
 8000f44:	4a91      	ldr	r2, [pc, #580]	@ (800118c <HAL_GPIO_Init+0x29c>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d869      	bhi.n	800101e <HAL_GPIO_Init+0x12e>
 8000f4a:	4a91      	ldr	r2, [pc, #580]	@ (8001190 <HAL_GPIO_Init+0x2a0>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d04c      	beq.n	8000fea <HAL_GPIO_Init+0xfa>
 8000f50:	4a8f      	ldr	r2, [pc, #572]	@ (8001190 <HAL_GPIO_Init+0x2a0>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d863      	bhi.n	800101e <HAL_GPIO_Init+0x12e>
 8000f56:	4a8f      	ldr	r2, [pc, #572]	@ (8001194 <HAL_GPIO_Init+0x2a4>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d046      	beq.n	8000fea <HAL_GPIO_Init+0xfa>
 8000f5c:	4a8d      	ldr	r2, [pc, #564]	@ (8001194 <HAL_GPIO_Init+0x2a4>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d85d      	bhi.n	800101e <HAL_GPIO_Init+0x12e>
 8000f62:	2b12      	cmp	r3, #18
 8000f64:	d82a      	bhi.n	8000fbc <HAL_GPIO_Init+0xcc>
 8000f66:	2b12      	cmp	r3, #18
 8000f68:	d859      	bhi.n	800101e <HAL_GPIO_Init+0x12e>
 8000f6a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f70 <HAL_GPIO_Init+0x80>)
 8000f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f70:	08000feb 	.word	0x08000feb
 8000f74:	08000fc5 	.word	0x08000fc5
 8000f78:	08000fd7 	.word	0x08000fd7
 8000f7c:	08001019 	.word	0x08001019
 8000f80:	0800101f 	.word	0x0800101f
 8000f84:	0800101f 	.word	0x0800101f
 8000f88:	0800101f 	.word	0x0800101f
 8000f8c:	0800101f 	.word	0x0800101f
 8000f90:	0800101f 	.word	0x0800101f
 8000f94:	0800101f 	.word	0x0800101f
 8000f98:	0800101f 	.word	0x0800101f
 8000f9c:	0800101f 	.word	0x0800101f
 8000fa0:	0800101f 	.word	0x0800101f
 8000fa4:	0800101f 	.word	0x0800101f
 8000fa8:	0800101f 	.word	0x0800101f
 8000fac:	0800101f 	.word	0x0800101f
 8000fb0:	0800101f 	.word	0x0800101f
 8000fb4:	08000fcd 	.word	0x08000fcd
 8000fb8:	08000fe1 	.word	0x08000fe1
 8000fbc:	4a76      	ldr	r2, [pc, #472]	@ (8001198 <HAL_GPIO_Init+0x2a8>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d013      	beq.n	8000fea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000fc2:	e02c      	b.n	800101e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	68db      	ldr	r3, [r3, #12]
 8000fc8:	623b      	str	r3, [r7, #32]
          break;
 8000fca:	e029      	b.n	8001020 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	3304      	adds	r3, #4
 8000fd2:	623b      	str	r3, [r7, #32]
          break;
 8000fd4:	e024      	b.n	8001020 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	68db      	ldr	r3, [r3, #12]
 8000fda:	3308      	adds	r3, #8
 8000fdc:	623b      	str	r3, [r7, #32]
          break;
 8000fde:	e01f      	b.n	8001020 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	330c      	adds	r3, #12
 8000fe6:	623b      	str	r3, [r7, #32]
          break;
 8000fe8:	e01a      	b.n	8001020 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	689b      	ldr	r3, [r3, #8]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d102      	bne.n	8000ff8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ff2:	2304      	movs	r3, #4
 8000ff4:	623b      	str	r3, [r7, #32]
          break;
 8000ff6:	e013      	b.n	8001020 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	689b      	ldr	r3, [r3, #8]
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d105      	bne.n	800100c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001000:	2308      	movs	r3, #8
 8001002:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	69fa      	ldr	r2, [r7, #28]
 8001008:	611a      	str	r2, [r3, #16]
          break;
 800100a:	e009      	b.n	8001020 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800100c:	2308      	movs	r3, #8
 800100e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	69fa      	ldr	r2, [r7, #28]
 8001014:	615a      	str	r2, [r3, #20]
          break;
 8001016:	e003      	b.n	8001020 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001018:	2300      	movs	r3, #0
 800101a:	623b      	str	r3, [r7, #32]
          break;
 800101c:	e000      	b.n	8001020 <HAL_GPIO_Init+0x130>
          break;
 800101e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001020:	69bb      	ldr	r3, [r7, #24]
 8001022:	2bff      	cmp	r3, #255	@ 0xff
 8001024:	d801      	bhi.n	800102a <HAL_GPIO_Init+0x13a>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	e001      	b.n	800102e <HAL_GPIO_Init+0x13e>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	3304      	adds	r3, #4
 800102e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001030:	69bb      	ldr	r3, [r7, #24]
 8001032:	2bff      	cmp	r3, #255	@ 0xff
 8001034:	d802      	bhi.n	800103c <HAL_GPIO_Init+0x14c>
 8001036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	e002      	b.n	8001042 <HAL_GPIO_Init+0x152>
 800103c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800103e:	3b08      	subs	r3, #8
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	210f      	movs	r1, #15
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	fa01 f303 	lsl.w	r3, r1, r3
 8001050:	43db      	mvns	r3, r3
 8001052:	401a      	ands	r2, r3
 8001054:	6a39      	ldr	r1, [r7, #32]
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	fa01 f303 	lsl.w	r3, r1, r3
 800105c:	431a      	orrs	r2, r3
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800106a:	2b00      	cmp	r3, #0
 800106c:	f000 80a9 	beq.w	80011c2 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001070:	4b4a      	ldr	r3, [pc, #296]	@ (800119c <HAL_GPIO_Init+0x2ac>)
 8001072:	699b      	ldr	r3, [r3, #24]
 8001074:	4a49      	ldr	r2, [pc, #292]	@ (800119c <HAL_GPIO_Init+0x2ac>)
 8001076:	f043 0301 	orr.w	r3, r3, #1
 800107a:	6193      	str	r3, [r2, #24]
 800107c:	4b47      	ldr	r3, [pc, #284]	@ (800119c <HAL_GPIO_Init+0x2ac>)
 800107e:	699b      	ldr	r3, [r3, #24]
 8001080:	f003 0301 	and.w	r3, r3, #1
 8001084:	60bb      	str	r3, [r7, #8]
 8001086:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001088:	4a45      	ldr	r2, [pc, #276]	@ (80011a0 <HAL_GPIO_Init+0x2b0>)
 800108a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800108c:	089b      	lsrs	r3, r3, #2
 800108e:	3302      	adds	r3, #2
 8001090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001094:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001098:	f003 0303 	and.w	r3, r3, #3
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	220f      	movs	r2, #15
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	43db      	mvns	r3, r3
 80010a6:	68fa      	ldr	r2, [r7, #12]
 80010a8:	4013      	ands	r3, r2
 80010aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	4a3d      	ldr	r2, [pc, #244]	@ (80011a4 <HAL_GPIO_Init+0x2b4>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d00d      	beq.n	80010d0 <HAL_GPIO_Init+0x1e0>
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	4a3c      	ldr	r2, [pc, #240]	@ (80011a8 <HAL_GPIO_Init+0x2b8>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d007      	beq.n	80010cc <HAL_GPIO_Init+0x1dc>
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	4a3b      	ldr	r2, [pc, #236]	@ (80011ac <HAL_GPIO_Init+0x2bc>)
 80010c0:	4293      	cmp	r3, r2
 80010c2:	d101      	bne.n	80010c8 <HAL_GPIO_Init+0x1d8>
 80010c4:	2302      	movs	r3, #2
 80010c6:	e004      	b.n	80010d2 <HAL_GPIO_Init+0x1e2>
 80010c8:	2303      	movs	r3, #3
 80010ca:	e002      	b.n	80010d2 <HAL_GPIO_Init+0x1e2>
 80010cc:	2301      	movs	r3, #1
 80010ce:	e000      	b.n	80010d2 <HAL_GPIO_Init+0x1e2>
 80010d0:	2300      	movs	r3, #0
 80010d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010d4:	f002 0203 	and.w	r2, r2, #3
 80010d8:	0092      	lsls	r2, r2, #2
 80010da:	4093      	lsls	r3, r2
 80010dc:	68fa      	ldr	r2, [r7, #12]
 80010de:	4313      	orrs	r3, r2
 80010e0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80010e2:	492f      	ldr	r1, [pc, #188]	@ (80011a0 <HAL_GPIO_Init+0x2b0>)
 80010e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010e6:	089b      	lsrs	r3, r3, #2
 80010e8:	3302      	adds	r3, #2
 80010ea:	68fa      	ldr	r2, [r7, #12]
 80010ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d006      	beq.n	800110a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80010fc:	4b2c      	ldr	r3, [pc, #176]	@ (80011b0 <HAL_GPIO_Init+0x2c0>)
 80010fe:	689a      	ldr	r2, [r3, #8]
 8001100:	492b      	ldr	r1, [pc, #172]	@ (80011b0 <HAL_GPIO_Init+0x2c0>)
 8001102:	69bb      	ldr	r3, [r7, #24]
 8001104:	4313      	orrs	r3, r2
 8001106:	608b      	str	r3, [r1, #8]
 8001108:	e006      	b.n	8001118 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800110a:	4b29      	ldr	r3, [pc, #164]	@ (80011b0 <HAL_GPIO_Init+0x2c0>)
 800110c:	689a      	ldr	r2, [r3, #8]
 800110e:	69bb      	ldr	r3, [r7, #24]
 8001110:	43db      	mvns	r3, r3
 8001112:	4927      	ldr	r1, [pc, #156]	@ (80011b0 <HAL_GPIO_Init+0x2c0>)
 8001114:	4013      	ands	r3, r2
 8001116:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001120:	2b00      	cmp	r3, #0
 8001122:	d006      	beq.n	8001132 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001124:	4b22      	ldr	r3, [pc, #136]	@ (80011b0 <HAL_GPIO_Init+0x2c0>)
 8001126:	68da      	ldr	r2, [r3, #12]
 8001128:	4921      	ldr	r1, [pc, #132]	@ (80011b0 <HAL_GPIO_Init+0x2c0>)
 800112a:	69bb      	ldr	r3, [r7, #24]
 800112c:	4313      	orrs	r3, r2
 800112e:	60cb      	str	r3, [r1, #12]
 8001130:	e006      	b.n	8001140 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001132:	4b1f      	ldr	r3, [pc, #124]	@ (80011b0 <HAL_GPIO_Init+0x2c0>)
 8001134:	68da      	ldr	r2, [r3, #12]
 8001136:	69bb      	ldr	r3, [r7, #24]
 8001138:	43db      	mvns	r3, r3
 800113a:	491d      	ldr	r1, [pc, #116]	@ (80011b0 <HAL_GPIO_Init+0x2c0>)
 800113c:	4013      	ands	r3, r2
 800113e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001148:	2b00      	cmp	r3, #0
 800114a:	d006      	beq.n	800115a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800114c:	4b18      	ldr	r3, [pc, #96]	@ (80011b0 <HAL_GPIO_Init+0x2c0>)
 800114e:	685a      	ldr	r2, [r3, #4]
 8001150:	4917      	ldr	r1, [pc, #92]	@ (80011b0 <HAL_GPIO_Init+0x2c0>)
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	4313      	orrs	r3, r2
 8001156:	604b      	str	r3, [r1, #4]
 8001158:	e006      	b.n	8001168 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800115a:	4b15      	ldr	r3, [pc, #84]	@ (80011b0 <HAL_GPIO_Init+0x2c0>)
 800115c:	685a      	ldr	r2, [r3, #4]
 800115e:	69bb      	ldr	r3, [r7, #24]
 8001160:	43db      	mvns	r3, r3
 8001162:	4913      	ldr	r1, [pc, #76]	@ (80011b0 <HAL_GPIO_Init+0x2c0>)
 8001164:	4013      	ands	r3, r2
 8001166:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001170:	2b00      	cmp	r3, #0
 8001172:	d01f      	beq.n	80011b4 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001174:	4b0e      	ldr	r3, [pc, #56]	@ (80011b0 <HAL_GPIO_Init+0x2c0>)
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	490d      	ldr	r1, [pc, #52]	@ (80011b0 <HAL_GPIO_Init+0x2c0>)
 800117a:	69bb      	ldr	r3, [r7, #24]
 800117c:	4313      	orrs	r3, r2
 800117e:	600b      	str	r3, [r1, #0]
 8001180:	e01f      	b.n	80011c2 <HAL_GPIO_Init+0x2d2>
 8001182:	bf00      	nop
 8001184:	10320000 	.word	0x10320000
 8001188:	10310000 	.word	0x10310000
 800118c:	10220000 	.word	0x10220000
 8001190:	10210000 	.word	0x10210000
 8001194:	10120000 	.word	0x10120000
 8001198:	10110000 	.word	0x10110000
 800119c:	40021000 	.word	0x40021000
 80011a0:	40010000 	.word	0x40010000
 80011a4:	40010800 	.word	0x40010800
 80011a8:	40010c00 	.word	0x40010c00
 80011ac:	40011000 	.word	0x40011000
 80011b0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80011b4:	4b0b      	ldr	r3, [pc, #44]	@ (80011e4 <HAL_GPIO_Init+0x2f4>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	69bb      	ldr	r3, [r7, #24]
 80011ba:	43db      	mvns	r3, r3
 80011bc:	4909      	ldr	r1, [pc, #36]	@ (80011e4 <HAL_GPIO_Init+0x2f4>)
 80011be:	4013      	ands	r3, r2
 80011c0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80011c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c4:	3301      	adds	r3, #1
 80011c6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ce:	fa22 f303 	lsr.w	r3, r2, r3
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	f47f ae96 	bne.w	8000f04 <HAL_GPIO_Init+0x14>
  }
}
 80011d8:	bf00      	nop
 80011da:	bf00      	nop
 80011dc:	372c      	adds	r7, #44	@ 0x2c
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr
 80011e4:	40010400 	.word	0x40010400

080011e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	460b      	mov	r3, r1
 80011f2:	807b      	strh	r3, [r7, #2]
 80011f4:	4613      	mov	r3, r2
 80011f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80011f8:	787b      	ldrb	r3, [r7, #1]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d003      	beq.n	8001206 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011fe:	887a      	ldrh	r2, [r7, #2]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001204:	e003      	b.n	800120e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001206:	887b      	ldrh	r3, [r7, #2]
 8001208:	041a      	lsls	r2, r3, #16
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	611a      	str	r2, [r3, #16]
}
 800120e:	bf00      	nop
 8001210:	370c      	adds	r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	bc80      	pop	{r7}
 8001216:	4770      	bx	lr

08001218 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001218:	b480      	push	{r7}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	460b      	mov	r3, r1
 8001222:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	68db      	ldr	r3, [r3, #12]
 8001228:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800122a:	887a      	ldrh	r2, [r7, #2]
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	4013      	ands	r3, r2
 8001230:	041a      	lsls	r2, r3, #16
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	43d9      	mvns	r1, r3
 8001236:	887b      	ldrh	r3, [r7, #2]
 8001238:	400b      	ands	r3, r1
 800123a:	431a      	orrs	r2, r3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	611a      	str	r2, [r3, #16]
}
 8001240:	bf00      	nop
 8001242:	3714      	adds	r7, #20
 8001244:	46bd      	mov	sp, r7
 8001246:	bc80      	pop	{r7}
 8001248:	4770      	bx	lr
	...

0800124c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8001250:	4b03      	ldr	r3, [pc, #12]	@ (8001260 <HAL_PWR_EnableBkUpAccess+0x14>)
 8001252:	2201      	movs	r2, #1
 8001254:	601a      	str	r2, [r3, #0]
}
 8001256:	bf00      	nop
 8001258:	46bd      	mov	sp, r7
 800125a:	bc80      	pop	{r7}
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	420e0020 	.word	0x420e0020

08001264 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d101      	bne.n	8001276 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	e272      	b.n	800175c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	2b00      	cmp	r3, #0
 8001280:	f000 8087 	beq.w	8001392 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001284:	4b92      	ldr	r3, [pc, #584]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	f003 030c 	and.w	r3, r3, #12
 800128c:	2b04      	cmp	r3, #4
 800128e:	d00c      	beq.n	80012aa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001290:	4b8f      	ldr	r3, [pc, #572]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f003 030c 	and.w	r3, r3, #12
 8001298:	2b08      	cmp	r3, #8
 800129a:	d112      	bne.n	80012c2 <HAL_RCC_OscConfig+0x5e>
 800129c:	4b8c      	ldr	r3, [pc, #560]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012a8:	d10b      	bne.n	80012c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012aa:	4b89      	ldr	r3, [pc, #548]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d06c      	beq.n	8001390 <HAL_RCC_OscConfig+0x12c>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d168      	bne.n	8001390 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e24c      	b.n	800175c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012ca:	d106      	bne.n	80012da <HAL_RCC_OscConfig+0x76>
 80012cc:	4b80      	ldr	r3, [pc, #512]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a7f      	ldr	r2, [pc, #508]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 80012d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012d6:	6013      	str	r3, [r2, #0]
 80012d8:	e02e      	b.n	8001338 <HAL_RCC_OscConfig+0xd4>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d10c      	bne.n	80012fc <HAL_RCC_OscConfig+0x98>
 80012e2:	4b7b      	ldr	r3, [pc, #492]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a7a      	ldr	r2, [pc, #488]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 80012e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012ec:	6013      	str	r3, [r2, #0]
 80012ee:	4b78      	ldr	r3, [pc, #480]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a77      	ldr	r2, [pc, #476]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 80012f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012f8:	6013      	str	r3, [r2, #0]
 80012fa:	e01d      	b.n	8001338 <HAL_RCC_OscConfig+0xd4>
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001304:	d10c      	bne.n	8001320 <HAL_RCC_OscConfig+0xbc>
 8001306:	4b72      	ldr	r3, [pc, #456]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a71      	ldr	r2, [pc, #452]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 800130c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001310:	6013      	str	r3, [r2, #0]
 8001312:	4b6f      	ldr	r3, [pc, #444]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a6e      	ldr	r2, [pc, #440]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 8001318:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800131c:	6013      	str	r3, [r2, #0]
 800131e:	e00b      	b.n	8001338 <HAL_RCC_OscConfig+0xd4>
 8001320:	4b6b      	ldr	r3, [pc, #428]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a6a      	ldr	r2, [pc, #424]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 8001326:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800132a:	6013      	str	r3, [r2, #0]
 800132c:	4b68      	ldr	r3, [pc, #416]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a67      	ldr	r2, [pc, #412]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 8001332:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001336:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d013      	beq.n	8001368 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001340:	f7ff fc8e 	bl	8000c60 <HAL_GetTick>
 8001344:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001346:	e008      	b.n	800135a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001348:	f7ff fc8a 	bl	8000c60 <HAL_GetTick>
 800134c:	4602      	mov	r2, r0
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	2b64      	cmp	r3, #100	@ 0x64
 8001354:	d901      	bls.n	800135a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001356:	2303      	movs	r3, #3
 8001358:	e200      	b.n	800175c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135a:	4b5d      	ldr	r3, [pc, #372]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d0f0      	beq.n	8001348 <HAL_RCC_OscConfig+0xe4>
 8001366:	e014      	b.n	8001392 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001368:	f7ff fc7a 	bl	8000c60 <HAL_GetTick>
 800136c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800136e:	e008      	b.n	8001382 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001370:	f7ff fc76 	bl	8000c60 <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	2b64      	cmp	r3, #100	@ 0x64
 800137c:	d901      	bls.n	8001382 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800137e:	2303      	movs	r3, #3
 8001380:	e1ec      	b.n	800175c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001382:	4b53      	ldr	r3, [pc, #332]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d1f0      	bne.n	8001370 <HAL_RCC_OscConfig+0x10c>
 800138e:	e000      	b.n	8001392 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001390:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0302 	and.w	r3, r3, #2
 800139a:	2b00      	cmp	r3, #0
 800139c:	d063      	beq.n	8001466 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800139e:	4b4c      	ldr	r3, [pc, #304]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f003 030c 	and.w	r3, r3, #12
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d00b      	beq.n	80013c2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013aa:	4b49      	ldr	r3, [pc, #292]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f003 030c 	and.w	r3, r3, #12
 80013b2:	2b08      	cmp	r3, #8
 80013b4:	d11c      	bne.n	80013f0 <HAL_RCC_OscConfig+0x18c>
 80013b6:	4b46      	ldr	r3, [pc, #280]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d116      	bne.n	80013f0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013c2:	4b43      	ldr	r3, [pc, #268]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 0302 	and.w	r3, r3, #2
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d005      	beq.n	80013da <HAL_RCC_OscConfig+0x176>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	691b      	ldr	r3, [r3, #16]
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d001      	beq.n	80013da <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e1c0      	b.n	800175c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013da:	4b3d      	ldr	r3, [pc, #244]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	695b      	ldr	r3, [r3, #20]
 80013e6:	00db      	lsls	r3, r3, #3
 80013e8:	4939      	ldr	r1, [pc, #228]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 80013ea:	4313      	orrs	r3, r2
 80013ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ee:	e03a      	b.n	8001466 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	691b      	ldr	r3, [r3, #16]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d020      	beq.n	800143a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013f8:	4b36      	ldr	r3, [pc, #216]	@ (80014d4 <HAL_RCC_OscConfig+0x270>)
 80013fa:	2201      	movs	r2, #1
 80013fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013fe:	f7ff fc2f 	bl	8000c60 <HAL_GetTick>
 8001402:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001404:	e008      	b.n	8001418 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001406:	f7ff fc2b 	bl	8000c60 <HAL_GetTick>
 800140a:	4602      	mov	r2, r0
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	2b02      	cmp	r3, #2
 8001412:	d901      	bls.n	8001418 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001414:	2303      	movs	r3, #3
 8001416:	e1a1      	b.n	800175c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001418:	4b2d      	ldr	r3, [pc, #180]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f003 0302 	and.w	r3, r3, #2
 8001420:	2b00      	cmp	r3, #0
 8001422:	d0f0      	beq.n	8001406 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001424:	4b2a      	ldr	r3, [pc, #168]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	695b      	ldr	r3, [r3, #20]
 8001430:	00db      	lsls	r3, r3, #3
 8001432:	4927      	ldr	r1, [pc, #156]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 8001434:	4313      	orrs	r3, r2
 8001436:	600b      	str	r3, [r1, #0]
 8001438:	e015      	b.n	8001466 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800143a:	4b26      	ldr	r3, [pc, #152]	@ (80014d4 <HAL_RCC_OscConfig+0x270>)
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001440:	f7ff fc0e 	bl	8000c60 <HAL_GetTick>
 8001444:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001446:	e008      	b.n	800145a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001448:	f7ff fc0a 	bl	8000c60 <HAL_GetTick>
 800144c:	4602      	mov	r2, r0
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	2b02      	cmp	r3, #2
 8001454:	d901      	bls.n	800145a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001456:	2303      	movs	r3, #3
 8001458:	e180      	b.n	800175c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800145a:	4b1d      	ldr	r3, [pc, #116]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0302 	and.w	r3, r3, #2
 8001462:	2b00      	cmp	r3, #0
 8001464:	d1f0      	bne.n	8001448 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 0308 	and.w	r3, r3, #8
 800146e:	2b00      	cmp	r3, #0
 8001470:	d03a      	beq.n	80014e8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	699b      	ldr	r3, [r3, #24]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d019      	beq.n	80014ae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800147a:	4b17      	ldr	r3, [pc, #92]	@ (80014d8 <HAL_RCC_OscConfig+0x274>)
 800147c:	2201      	movs	r2, #1
 800147e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001480:	f7ff fbee 	bl	8000c60 <HAL_GetTick>
 8001484:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001486:	e008      	b.n	800149a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001488:	f7ff fbea 	bl	8000c60 <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	2b02      	cmp	r3, #2
 8001494:	d901      	bls.n	800149a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001496:	2303      	movs	r3, #3
 8001498:	e160      	b.n	800175c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800149a:	4b0d      	ldr	r3, [pc, #52]	@ (80014d0 <HAL_RCC_OscConfig+0x26c>)
 800149c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800149e:	f003 0302 	and.w	r3, r3, #2
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d0f0      	beq.n	8001488 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80014a6:	2001      	movs	r0, #1
 80014a8:	f000 faba 	bl	8001a20 <RCC_Delay>
 80014ac:	e01c      	b.n	80014e8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014ae:	4b0a      	ldr	r3, [pc, #40]	@ (80014d8 <HAL_RCC_OscConfig+0x274>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b4:	f7ff fbd4 	bl	8000c60 <HAL_GetTick>
 80014b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014ba:	e00f      	b.n	80014dc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014bc:	f7ff fbd0 	bl	8000c60 <HAL_GetTick>
 80014c0:	4602      	mov	r2, r0
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d908      	bls.n	80014dc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80014ca:	2303      	movs	r3, #3
 80014cc:	e146      	b.n	800175c <HAL_RCC_OscConfig+0x4f8>
 80014ce:	bf00      	nop
 80014d0:	40021000 	.word	0x40021000
 80014d4:	42420000 	.word	0x42420000
 80014d8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014dc:	4b92      	ldr	r3, [pc, #584]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 80014de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014e0:	f003 0302 	and.w	r3, r3, #2
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d1e9      	bne.n	80014bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 0304 	and.w	r3, r3, #4
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	f000 80a6 	beq.w	8001642 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014f6:	2300      	movs	r3, #0
 80014f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014fa:	4b8b      	ldr	r3, [pc, #556]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 80014fc:	69db      	ldr	r3, [r3, #28]
 80014fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d10d      	bne.n	8001522 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001506:	4b88      	ldr	r3, [pc, #544]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 8001508:	69db      	ldr	r3, [r3, #28]
 800150a:	4a87      	ldr	r2, [pc, #540]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 800150c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001510:	61d3      	str	r3, [r2, #28]
 8001512:	4b85      	ldr	r3, [pc, #532]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 8001514:	69db      	ldr	r3, [r3, #28]
 8001516:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800151a:	60bb      	str	r3, [r7, #8]
 800151c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800151e:	2301      	movs	r3, #1
 8001520:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001522:	4b82      	ldr	r3, [pc, #520]	@ (800172c <HAL_RCC_OscConfig+0x4c8>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800152a:	2b00      	cmp	r3, #0
 800152c:	d118      	bne.n	8001560 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800152e:	4b7f      	ldr	r3, [pc, #508]	@ (800172c <HAL_RCC_OscConfig+0x4c8>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a7e      	ldr	r2, [pc, #504]	@ (800172c <HAL_RCC_OscConfig+0x4c8>)
 8001534:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001538:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800153a:	f7ff fb91 	bl	8000c60 <HAL_GetTick>
 800153e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001540:	e008      	b.n	8001554 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001542:	f7ff fb8d 	bl	8000c60 <HAL_GetTick>
 8001546:	4602      	mov	r2, r0
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	2b64      	cmp	r3, #100	@ 0x64
 800154e:	d901      	bls.n	8001554 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001550:	2303      	movs	r3, #3
 8001552:	e103      	b.n	800175c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001554:	4b75      	ldr	r3, [pc, #468]	@ (800172c <HAL_RCC_OscConfig+0x4c8>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800155c:	2b00      	cmp	r3, #0
 800155e:	d0f0      	beq.n	8001542 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	2b01      	cmp	r3, #1
 8001566:	d106      	bne.n	8001576 <HAL_RCC_OscConfig+0x312>
 8001568:	4b6f      	ldr	r3, [pc, #444]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 800156a:	6a1b      	ldr	r3, [r3, #32]
 800156c:	4a6e      	ldr	r2, [pc, #440]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 800156e:	f043 0301 	orr.w	r3, r3, #1
 8001572:	6213      	str	r3, [r2, #32]
 8001574:	e02d      	b.n	80015d2 <HAL_RCC_OscConfig+0x36e>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	68db      	ldr	r3, [r3, #12]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d10c      	bne.n	8001598 <HAL_RCC_OscConfig+0x334>
 800157e:	4b6a      	ldr	r3, [pc, #424]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 8001580:	6a1b      	ldr	r3, [r3, #32]
 8001582:	4a69      	ldr	r2, [pc, #420]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 8001584:	f023 0301 	bic.w	r3, r3, #1
 8001588:	6213      	str	r3, [r2, #32]
 800158a:	4b67      	ldr	r3, [pc, #412]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 800158c:	6a1b      	ldr	r3, [r3, #32]
 800158e:	4a66      	ldr	r2, [pc, #408]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 8001590:	f023 0304 	bic.w	r3, r3, #4
 8001594:	6213      	str	r3, [r2, #32]
 8001596:	e01c      	b.n	80015d2 <HAL_RCC_OscConfig+0x36e>
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	2b05      	cmp	r3, #5
 800159e:	d10c      	bne.n	80015ba <HAL_RCC_OscConfig+0x356>
 80015a0:	4b61      	ldr	r3, [pc, #388]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 80015a2:	6a1b      	ldr	r3, [r3, #32]
 80015a4:	4a60      	ldr	r2, [pc, #384]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 80015a6:	f043 0304 	orr.w	r3, r3, #4
 80015aa:	6213      	str	r3, [r2, #32]
 80015ac:	4b5e      	ldr	r3, [pc, #376]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 80015ae:	6a1b      	ldr	r3, [r3, #32]
 80015b0:	4a5d      	ldr	r2, [pc, #372]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 80015b2:	f043 0301 	orr.w	r3, r3, #1
 80015b6:	6213      	str	r3, [r2, #32]
 80015b8:	e00b      	b.n	80015d2 <HAL_RCC_OscConfig+0x36e>
 80015ba:	4b5b      	ldr	r3, [pc, #364]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 80015bc:	6a1b      	ldr	r3, [r3, #32]
 80015be:	4a5a      	ldr	r2, [pc, #360]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 80015c0:	f023 0301 	bic.w	r3, r3, #1
 80015c4:	6213      	str	r3, [r2, #32]
 80015c6:	4b58      	ldr	r3, [pc, #352]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 80015c8:	6a1b      	ldr	r3, [r3, #32]
 80015ca:	4a57      	ldr	r2, [pc, #348]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 80015cc:	f023 0304 	bic.w	r3, r3, #4
 80015d0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	68db      	ldr	r3, [r3, #12]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d015      	beq.n	8001606 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015da:	f7ff fb41 	bl	8000c60 <HAL_GetTick>
 80015de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015e0:	e00a      	b.n	80015f8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015e2:	f7ff fb3d 	bl	8000c60 <HAL_GetTick>
 80015e6:	4602      	mov	r2, r0
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d901      	bls.n	80015f8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80015f4:	2303      	movs	r3, #3
 80015f6:	e0b1      	b.n	800175c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015f8:	4b4b      	ldr	r3, [pc, #300]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 80015fa:	6a1b      	ldr	r3, [r3, #32]
 80015fc:	f003 0302 	and.w	r3, r3, #2
 8001600:	2b00      	cmp	r3, #0
 8001602:	d0ee      	beq.n	80015e2 <HAL_RCC_OscConfig+0x37e>
 8001604:	e014      	b.n	8001630 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001606:	f7ff fb2b 	bl	8000c60 <HAL_GetTick>
 800160a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800160c:	e00a      	b.n	8001624 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800160e:	f7ff fb27 	bl	8000c60 <HAL_GetTick>
 8001612:	4602      	mov	r2, r0
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	f241 3288 	movw	r2, #5000	@ 0x1388
 800161c:	4293      	cmp	r3, r2
 800161e:	d901      	bls.n	8001624 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001620:	2303      	movs	r3, #3
 8001622:	e09b      	b.n	800175c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001624:	4b40      	ldr	r3, [pc, #256]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 8001626:	6a1b      	ldr	r3, [r3, #32]
 8001628:	f003 0302 	and.w	r3, r3, #2
 800162c:	2b00      	cmp	r3, #0
 800162e:	d1ee      	bne.n	800160e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001630:	7dfb      	ldrb	r3, [r7, #23]
 8001632:	2b01      	cmp	r3, #1
 8001634:	d105      	bne.n	8001642 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001636:	4b3c      	ldr	r3, [pc, #240]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 8001638:	69db      	ldr	r3, [r3, #28]
 800163a:	4a3b      	ldr	r2, [pc, #236]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 800163c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001640:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	69db      	ldr	r3, [r3, #28]
 8001646:	2b00      	cmp	r3, #0
 8001648:	f000 8087 	beq.w	800175a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800164c:	4b36      	ldr	r3, [pc, #216]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	f003 030c 	and.w	r3, r3, #12
 8001654:	2b08      	cmp	r3, #8
 8001656:	d061      	beq.n	800171c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	69db      	ldr	r3, [r3, #28]
 800165c:	2b02      	cmp	r3, #2
 800165e:	d146      	bne.n	80016ee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001660:	4b33      	ldr	r3, [pc, #204]	@ (8001730 <HAL_RCC_OscConfig+0x4cc>)
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001666:	f7ff fafb 	bl	8000c60 <HAL_GetTick>
 800166a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800166c:	e008      	b.n	8001680 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800166e:	f7ff faf7 	bl	8000c60 <HAL_GetTick>
 8001672:	4602      	mov	r2, r0
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	2b02      	cmp	r3, #2
 800167a:	d901      	bls.n	8001680 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800167c:	2303      	movs	r3, #3
 800167e:	e06d      	b.n	800175c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001680:	4b29      	ldr	r3, [pc, #164]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d1f0      	bne.n	800166e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6a1b      	ldr	r3, [r3, #32]
 8001690:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001694:	d108      	bne.n	80016a8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001696:	4b24      	ldr	r3, [pc, #144]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	4921      	ldr	r1, [pc, #132]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 80016a4:	4313      	orrs	r3, r2
 80016a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6a19      	ldr	r1, [r3, #32]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016b8:	430b      	orrs	r3, r1
 80016ba:	491b      	ldr	r1, [pc, #108]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 80016bc:	4313      	orrs	r3, r2
 80016be:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001730 <HAL_RCC_OscConfig+0x4cc>)
 80016c2:	2201      	movs	r2, #1
 80016c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c6:	f7ff facb 	bl	8000c60 <HAL_GetTick>
 80016ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016cc:	e008      	b.n	80016e0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ce:	f7ff fac7 	bl	8000c60 <HAL_GetTick>
 80016d2:	4602      	mov	r2, r0
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d901      	bls.n	80016e0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80016dc:	2303      	movs	r3, #3
 80016de:	e03d      	b.n	800175c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016e0:	4b11      	ldr	r3, [pc, #68]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d0f0      	beq.n	80016ce <HAL_RCC_OscConfig+0x46a>
 80016ec:	e035      	b.n	800175a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ee:	4b10      	ldr	r3, [pc, #64]	@ (8001730 <HAL_RCC_OscConfig+0x4cc>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f4:	f7ff fab4 	bl	8000c60 <HAL_GetTick>
 80016f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016fa:	e008      	b.n	800170e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016fc:	f7ff fab0 	bl	8000c60 <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	2b02      	cmp	r3, #2
 8001708:	d901      	bls.n	800170e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e026      	b.n	800175c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800170e:	4b06      	ldr	r3, [pc, #24]	@ (8001728 <HAL_RCC_OscConfig+0x4c4>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d1f0      	bne.n	80016fc <HAL_RCC_OscConfig+0x498>
 800171a:	e01e      	b.n	800175a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	69db      	ldr	r3, [r3, #28]
 8001720:	2b01      	cmp	r3, #1
 8001722:	d107      	bne.n	8001734 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	e019      	b.n	800175c <HAL_RCC_OscConfig+0x4f8>
 8001728:	40021000 	.word	0x40021000
 800172c:	40007000 	.word	0x40007000
 8001730:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001734:	4b0b      	ldr	r3, [pc, #44]	@ (8001764 <HAL_RCC_OscConfig+0x500>)
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6a1b      	ldr	r3, [r3, #32]
 8001744:	429a      	cmp	r2, r3
 8001746:	d106      	bne.n	8001756 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001752:	429a      	cmp	r2, r3
 8001754:	d001      	beq.n	800175a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e000      	b.n	800175c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800175a:	2300      	movs	r3, #0
}
 800175c:	4618      	mov	r0, r3
 800175e:	3718      	adds	r7, #24
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	40021000 	.word	0x40021000

08001768 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d101      	bne.n	800177c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e0d0      	b.n	800191e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800177c:	4b6a      	ldr	r3, [pc, #424]	@ (8001928 <HAL_RCC_ClockConfig+0x1c0>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0307 	and.w	r3, r3, #7
 8001784:	683a      	ldr	r2, [r7, #0]
 8001786:	429a      	cmp	r2, r3
 8001788:	d910      	bls.n	80017ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800178a:	4b67      	ldr	r3, [pc, #412]	@ (8001928 <HAL_RCC_ClockConfig+0x1c0>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f023 0207 	bic.w	r2, r3, #7
 8001792:	4965      	ldr	r1, [pc, #404]	@ (8001928 <HAL_RCC_ClockConfig+0x1c0>)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	4313      	orrs	r3, r2
 8001798:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800179a:	4b63      	ldr	r3, [pc, #396]	@ (8001928 <HAL_RCC_ClockConfig+0x1c0>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 0307 	and.w	r3, r3, #7
 80017a2:	683a      	ldr	r2, [r7, #0]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d001      	beq.n	80017ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e0b8      	b.n	800191e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 0302 	and.w	r3, r3, #2
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d020      	beq.n	80017fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0304 	and.w	r3, r3, #4
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d005      	beq.n	80017d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017c4:	4b59      	ldr	r3, [pc, #356]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	4a58      	ldr	r2, [pc, #352]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80017ca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80017ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 0308 	and.w	r3, r3, #8
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d005      	beq.n	80017e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017dc:	4b53      	ldr	r3, [pc, #332]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	4a52      	ldr	r2, [pc, #328]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80017e2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80017e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017e8:	4b50      	ldr	r3, [pc, #320]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	494d      	ldr	r1, [pc, #308]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80017f6:	4313      	orrs	r3, r2
 80017f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	2b00      	cmp	r3, #0
 8001804:	d040      	beq.n	8001888 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	2b01      	cmp	r3, #1
 800180c:	d107      	bne.n	800181e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800180e:	4b47      	ldr	r3, [pc, #284]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001816:	2b00      	cmp	r3, #0
 8001818:	d115      	bne.n	8001846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e07f      	b.n	800191e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	2b02      	cmp	r3, #2
 8001824:	d107      	bne.n	8001836 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001826:	4b41      	ldr	r3, [pc, #260]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d109      	bne.n	8001846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e073      	b.n	800191e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001836:	4b3d      	ldr	r3, [pc, #244]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	2b00      	cmp	r3, #0
 8001840:	d101      	bne.n	8001846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e06b      	b.n	800191e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001846:	4b39      	ldr	r3, [pc, #228]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f023 0203 	bic.w	r2, r3, #3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	4936      	ldr	r1, [pc, #216]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 8001854:	4313      	orrs	r3, r2
 8001856:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001858:	f7ff fa02 	bl	8000c60 <HAL_GetTick>
 800185c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800185e:	e00a      	b.n	8001876 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001860:	f7ff f9fe 	bl	8000c60 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800186e:	4293      	cmp	r3, r2
 8001870:	d901      	bls.n	8001876 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e053      	b.n	800191e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001876:	4b2d      	ldr	r3, [pc, #180]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f003 020c 	and.w	r2, r3, #12
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	429a      	cmp	r2, r3
 8001886:	d1eb      	bne.n	8001860 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001888:	4b27      	ldr	r3, [pc, #156]	@ (8001928 <HAL_RCC_ClockConfig+0x1c0>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0307 	and.w	r3, r3, #7
 8001890:	683a      	ldr	r2, [r7, #0]
 8001892:	429a      	cmp	r2, r3
 8001894:	d210      	bcs.n	80018b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001896:	4b24      	ldr	r3, [pc, #144]	@ (8001928 <HAL_RCC_ClockConfig+0x1c0>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f023 0207 	bic.w	r2, r3, #7
 800189e:	4922      	ldr	r1, [pc, #136]	@ (8001928 <HAL_RCC_ClockConfig+0x1c0>)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018a6:	4b20      	ldr	r3, [pc, #128]	@ (8001928 <HAL_RCC_ClockConfig+0x1c0>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 0307 	and.w	r3, r3, #7
 80018ae:	683a      	ldr	r2, [r7, #0]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d001      	beq.n	80018b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e032      	b.n	800191e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f003 0304 	and.w	r3, r3, #4
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d008      	beq.n	80018d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018c4:	4b19      	ldr	r3, [pc, #100]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	4916      	ldr	r1, [pc, #88]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80018d2:	4313      	orrs	r3, r2
 80018d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0308 	and.w	r3, r3, #8
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d009      	beq.n	80018f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80018e2:	4b12      	ldr	r3, [pc, #72]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	691b      	ldr	r3, [r3, #16]
 80018ee:	00db      	lsls	r3, r3, #3
 80018f0:	490e      	ldr	r1, [pc, #56]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80018f2:	4313      	orrs	r3, r2
 80018f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80018f6:	f000 f821 	bl	800193c <HAL_RCC_GetSysClockFreq>
 80018fa:	4602      	mov	r2, r0
 80018fc:	4b0b      	ldr	r3, [pc, #44]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	091b      	lsrs	r3, r3, #4
 8001902:	f003 030f 	and.w	r3, r3, #15
 8001906:	490a      	ldr	r1, [pc, #40]	@ (8001930 <HAL_RCC_ClockConfig+0x1c8>)
 8001908:	5ccb      	ldrb	r3, [r1, r3]
 800190a:	fa22 f303 	lsr.w	r3, r2, r3
 800190e:	4a09      	ldr	r2, [pc, #36]	@ (8001934 <HAL_RCC_ClockConfig+0x1cc>)
 8001910:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001912:	4b09      	ldr	r3, [pc, #36]	@ (8001938 <HAL_RCC_ClockConfig+0x1d0>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4618      	mov	r0, r3
 8001918:	f7ff f960 	bl	8000bdc <HAL_InitTick>

  return HAL_OK;
 800191c:	2300      	movs	r3, #0
}
 800191e:	4618      	mov	r0, r3
 8001920:	3710      	adds	r7, #16
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40022000 	.word	0x40022000
 800192c:	40021000 	.word	0x40021000
 8001930:	08002b7c 	.word	0x08002b7c
 8001934:	20000400 	.word	0x20000400
 8001938:	20000404 	.word	0x20000404

0800193c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800193c:	b480      	push	{r7}
 800193e:	b087      	sub	sp, #28
 8001940:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001942:	2300      	movs	r3, #0
 8001944:	60fb      	str	r3, [r7, #12]
 8001946:	2300      	movs	r3, #0
 8001948:	60bb      	str	r3, [r7, #8]
 800194a:	2300      	movs	r3, #0
 800194c:	617b      	str	r3, [r7, #20]
 800194e:	2300      	movs	r3, #0
 8001950:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001952:	2300      	movs	r3, #0
 8001954:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001956:	4b1e      	ldr	r3, [pc, #120]	@ (80019d0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	f003 030c 	and.w	r3, r3, #12
 8001962:	2b04      	cmp	r3, #4
 8001964:	d002      	beq.n	800196c <HAL_RCC_GetSysClockFreq+0x30>
 8001966:	2b08      	cmp	r3, #8
 8001968:	d003      	beq.n	8001972 <HAL_RCC_GetSysClockFreq+0x36>
 800196a:	e027      	b.n	80019bc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800196c:	4b19      	ldr	r3, [pc, #100]	@ (80019d4 <HAL_RCC_GetSysClockFreq+0x98>)
 800196e:	613b      	str	r3, [r7, #16]
      break;
 8001970:	e027      	b.n	80019c2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	0c9b      	lsrs	r3, r3, #18
 8001976:	f003 030f 	and.w	r3, r3, #15
 800197a:	4a17      	ldr	r2, [pc, #92]	@ (80019d8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800197c:	5cd3      	ldrb	r3, [r2, r3]
 800197e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001986:	2b00      	cmp	r3, #0
 8001988:	d010      	beq.n	80019ac <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800198a:	4b11      	ldr	r3, [pc, #68]	@ (80019d0 <HAL_RCC_GetSysClockFreq+0x94>)
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	0c5b      	lsrs	r3, r3, #17
 8001990:	f003 0301 	and.w	r3, r3, #1
 8001994:	4a11      	ldr	r2, [pc, #68]	@ (80019dc <HAL_RCC_GetSysClockFreq+0xa0>)
 8001996:	5cd3      	ldrb	r3, [r2, r3]
 8001998:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a0d      	ldr	r2, [pc, #52]	@ (80019d4 <HAL_RCC_GetSysClockFreq+0x98>)
 800199e:	fb03 f202 	mul.w	r2, r3, r2
 80019a2:	68bb      	ldr	r3, [r7, #8]
 80019a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019a8:	617b      	str	r3, [r7, #20]
 80019aa:	e004      	b.n	80019b6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4a0c      	ldr	r2, [pc, #48]	@ (80019e0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80019b0:	fb02 f303 	mul.w	r3, r2, r3
 80019b4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	613b      	str	r3, [r7, #16]
      break;
 80019ba:	e002      	b.n	80019c2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019bc:	4b05      	ldr	r3, [pc, #20]	@ (80019d4 <HAL_RCC_GetSysClockFreq+0x98>)
 80019be:	613b      	str	r3, [r7, #16]
      break;
 80019c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019c2:	693b      	ldr	r3, [r7, #16]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	371c      	adds	r7, #28
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bc80      	pop	{r7}
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	40021000 	.word	0x40021000
 80019d4:	007a1200 	.word	0x007a1200
 80019d8:	08002b94 	.word	0x08002b94
 80019dc:	08002ba4 	.word	0x08002ba4
 80019e0:	003d0900 	.word	0x003d0900

080019e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019e8:	4b02      	ldr	r3, [pc, #8]	@ (80019f4 <HAL_RCC_GetHCLKFreq+0x10>)
 80019ea:	681b      	ldr	r3, [r3, #0]
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bc80      	pop	{r7}
 80019f2:	4770      	bx	lr
 80019f4:	20000400 	.word	0x20000400

080019f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80019fc:	f7ff fff2 	bl	80019e4 <HAL_RCC_GetHCLKFreq>
 8001a00:	4602      	mov	r2, r0
 8001a02:	4b05      	ldr	r3, [pc, #20]	@ (8001a18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	0adb      	lsrs	r3, r3, #11
 8001a08:	f003 0307 	and.w	r3, r3, #7
 8001a0c:	4903      	ldr	r1, [pc, #12]	@ (8001a1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a0e:	5ccb      	ldrb	r3, [r1, r3]
 8001a10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	08002b8c 	.word	0x08002b8c

08001a20 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b085      	sub	sp, #20
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a28:	4b0a      	ldr	r3, [pc, #40]	@ (8001a54 <RCC_Delay+0x34>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a0a      	ldr	r2, [pc, #40]	@ (8001a58 <RCC_Delay+0x38>)
 8001a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a32:	0a5b      	lsrs	r3, r3, #9
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	fb02 f303 	mul.w	r3, r2, r3
 8001a3a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a3c:	bf00      	nop
  }
  while (Delay --);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	1e5a      	subs	r2, r3, #1
 8001a42:	60fa      	str	r2, [r7, #12]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d1f9      	bne.n	8001a3c <RCC_Delay+0x1c>
}
 8001a48:	bf00      	nop
 8001a4a:	bf00      	nop
 8001a4c:	3714      	adds	r7, #20
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bc80      	pop	{r7}
 8001a52:	4770      	bx	lr
 8001a54:	20000400 	.word	0x20000400
 8001a58:	10624dd3 	.word	0x10624dd3

08001a5c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001a64:	2300      	movs	r3, #0
 8001a66:	613b      	str	r3, [r7, #16]
 8001a68:	2300      	movs	r3, #0
 8001a6a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f003 0301 	and.w	r3, r3, #1
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d07d      	beq.n	8001b74 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a7c:	4b4f      	ldr	r3, [pc, #316]	@ (8001bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a7e:	69db      	ldr	r3, [r3, #28]
 8001a80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d10d      	bne.n	8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a88:	4b4c      	ldr	r3, [pc, #304]	@ (8001bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a8a:	69db      	ldr	r3, [r3, #28]
 8001a8c:	4a4b      	ldr	r2, [pc, #300]	@ (8001bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a92:	61d3      	str	r3, [r2, #28]
 8001a94:	4b49      	ldr	r3, [pc, #292]	@ (8001bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a96:	69db      	ldr	r3, [r3, #28]
 8001a98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a9c:	60bb      	str	r3, [r7, #8]
 8001a9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa4:	4b46      	ldr	r3, [pc, #280]	@ (8001bc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d118      	bne.n	8001ae2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ab0:	4b43      	ldr	r3, [pc, #268]	@ (8001bc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a42      	ldr	r2, [pc, #264]	@ (8001bc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ab6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001abc:	f7ff f8d0 	bl	8000c60 <HAL_GetTick>
 8001ac0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ac2:	e008      	b.n	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ac4:	f7ff f8cc 	bl	8000c60 <HAL_GetTick>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	2b64      	cmp	r3, #100	@ 0x64
 8001ad0:	d901      	bls.n	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e06d      	b.n	8001bb2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad6:	4b3a      	ldr	r3, [pc, #232]	@ (8001bc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d0f0      	beq.n	8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001ae2:	4b36      	ldr	r3, [pc, #216]	@ (8001bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ae4:	6a1b      	ldr	r3, [r3, #32]
 8001ae6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001aea:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d02e      	beq.n	8001b50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001afa:	68fa      	ldr	r2, [r7, #12]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d027      	beq.n	8001b50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b00:	4b2e      	ldr	r3, [pc, #184]	@ (8001bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b02:	6a1b      	ldr	r3, [r3, #32]
 8001b04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001b08:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b0a:	4b2e      	ldr	r3, [pc, #184]	@ (8001bc4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b10:	4b2c      	ldr	r3, [pc, #176]	@ (8001bc4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001b16:	4a29      	ldr	r2, [pc, #164]	@ (8001bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d014      	beq.n	8001b50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b26:	f7ff f89b 	bl	8000c60 <HAL_GetTick>
 8001b2a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b2c:	e00a      	b.n	8001b44 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b2e:	f7ff f897 	bl	8000c60 <HAL_GetTick>
 8001b32:	4602      	mov	r2, r0
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d901      	bls.n	8001b44 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001b40:	2303      	movs	r3, #3
 8001b42:	e036      	b.n	8001bb2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b44:	4b1d      	ldr	r3, [pc, #116]	@ (8001bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b46:	6a1b      	ldr	r3, [r3, #32]
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d0ee      	beq.n	8001b2e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b50:	4b1a      	ldr	r3, [pc, #104]	@ (8001bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b52:	6a1b      	ldr	r3, [r3, #32]
 8001b54:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	4917      	ldr	r1, [pc, #92]	@ (8001bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b62:	7dfb      	ldrb	r3, [r7, #23]
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d105      	bne.n	8001b74 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b68:	4b14      	ldr	r3, [pc, #80]	@ (8001bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b6a:	69db      	ldr	r3, [r3, #28]
 8001b6c:	4a13      	ldr	r2, [pc, #76]	@ (8001bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b72:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 0302 	and.w	r3, r3, #2
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d008      	beq.n	8001b92 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001b80:	4b0e      	ldr	r3, [pc, #56]	@ (8001bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	490b      	ldr	r1, [pc, #44]	@ (8001bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0310 	and.w	r3, r3, #16
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d008      	beq.n	8001bb0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001b9e:	4b07      	ldr	r3, [pc, #28]	@ (8001bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	68db      	ldr	r3, [r3, #12]
 8001baa:	4904      	ldr	r1, [pc, #16]	@ (8001bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001bac:	4313      	orrs	r3, r2
 8001bae:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001bb0:	2300      	movs	r3, #0
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3718      	adds	r7, #24
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	40021000 	.word	0x40021000
 8001bc0:	40007000 	.word	0x40007000
 8001bc4:	42420440 	.word	0x42420440

08001bc8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b088      	sub	sp, #32
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	617b      	str	r3, [r7, #20]
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	61fb      	str	r3, [r7, #28]
 8001bd8:	2300      	movs	r3, #0
 8001bda:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	2300      	movs	r3, #0
 8001be2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2b10      	cmp	r3, #16
 8001be8:	d00a      	beq.n	8001c00 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2b10      	cmp	r3, #16
 8001bee:	f200 808a 	bhi.w	8001d06 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d045      	beq.n	8001c84 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d075      	beq.n	8001cea <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8001bfe:	e082      	b.n	8001d06 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8001c00:	4b46      	ldr	r3, [pc, #280]	@ (8001d1c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001c06:	4b45      	ldr	r3, [pc, #276]	@ (8001d1c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d07b      	beq.n	8001d0a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	0c9b      	lsrs	r3, r3, #18
 8001c16:	f003 030f 	and.w	r3, r3, #15
 8001c1a:	4a41      	ldr	r2, [pc, #260]	@ (8001d20 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8001c1c:	5cd3      	ldrb	r3, [r2, r3]
 8001c1e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d015      	beq.n	8001c56 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001c2a:	4b3c      	ldr	r3, [pc, #240]	@ (8001d1c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	0c5b      	lsrs	r3, r3, #17
 8001c30:	f003 0301 	and.w	r3, r3, #1
 8001c34:	4a3b      	ldr	r2, [pc, #236]	@ (8001d24 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8001c36:	5cd3      	ldrb	r3, [r2, r3]
 8001c38:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d00d      	beq.n	8001c60 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001c44:	4a38      	ldr	r2, [pc, #224]	@ (8001d28 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	fb02 f303 	mul.w	r3, r2, r3
 8001c52:	61fb      	str	r3, [r7, #28]
 8001c54:	e004      	b.n	8001c60 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	4a34      	ldr	r2, [pc, #208]	@ (8001d2c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8001c5a:	fb02 f303 	mul.w	r3, r2, r3
 8001c5e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001c60:	4b2e      	ldr	r3, [pc, #184]	@ (8001d1c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001c6c:	d102      	bne.n	8001c74 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	61bb      	str	r3, [r7, #24]
      break;
 8001c72:	e04a      	b.n	8001d0a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	005b      	lsls	r3, r3, #1
 8001c78:	4a2d      	ldr	r2, [pc, #180]	@ (8001d30 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c7e:	085b      	lsrs	r3, r3, #1
 8001c80:	61bb      	str	r3, [r7, #24]
      break;
 8001c82:	e042      	b.n	8001d0a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8001c84:	4b25      	ldr	r3, [pc, #148]	@ (8001d1c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001c86:	6a1b      	ldr	r3, [r3, #32]
 8001c88:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c94:	d108      	bne.n	8001ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	f003 0302 	and.w	r3, r3, #2
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d003      	beq.n	8001ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8001ca0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ca4:	61bb      	str	r3, [r7, #24]
 8001ca6:	e01f      	b.n	8001ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001cae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001cb2:	d109      	bne.n	8001cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8001cb4:	4b19      	ldr	r3, [pc, #100]	@ (8001d1c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb8:	f003 0302 	and.w	r3, r3, #2
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d003      	beq.n	8001cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8001cc0:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8001cc4:	61bb      	str	r3, [r7, #24]
 8001cc6:	e00f      	b.n	8001ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001cce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001cd2:	d11c      	bne.n	8001d0e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8001cd4:	4b11      	ldr	r3, [pc, #68]	@ (8001d1c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d016      	beq.n	8001d0e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8001ce0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8001ce4:	61bb      	str	r3, [r7, #24]
      break;
 8001ce6:	e012      	b.n	8001d0e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8001ce8:	e011      	b.n	8001d0e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001cea:	f7ff fe85 	bl	80019f8 <HAL_RCC_GetPCLK2Freq>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	4b0a      	ldr	r3, [pc, #40]	@ (8001d1c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	0b9b      	lsrs	r3, r3, #14
 8001cf6:	f003 0303 	and.w	r3, r3, #3
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d02:	61bb      	str	r3, [r7, #24]
      break;
 8001d04:	e004      	b.n	8001d10 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8001d06:	bf00      	nop
 8001d08:	e002      	b.n	8001d10 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8001d0a:	bf00      	nop
 8001d0c:	e000      	b.n	8001d10 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8001d0e:	bf00      	nop
    }
  }
  return (frequency);
 8001d10:	69bb      	ldr	r3, [r7, #24]
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3720      	adds	r7, #32
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40021000 	.word	0x40021000
 8001d20:	08002ba8 	.word	0x08002ba8
 8001d24:	08002bb8 	.word	0x08002bb8
 8001d28:	007a1200 	.word	0x007a1200
 8001d2c:	003d0900 	.word	0x003d0900
 8001d30:	aaaaaaab 	.word	0xaaaaaaab

08001d34 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d101      	bne.n	8001d4a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e07a      	b.n	8001e40 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	7c5b      	ldrb	r3, [r3, #17]
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d105      	bne.n	8001d60 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2200      	movs	r2, #0
 8001d58:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001d5a:	6878      	ldr	r0, [r7, #4]
 8001d5c:	f7fe fe1e 	bl	800099c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2202      	movs	r2, #2
 8001d64:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f000 f97b 	bl	8002062 <HAL_RTC_WaitForSynchro>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d004      	beq.n	8001d7c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2204      	movs	r2, #4
 8001d76:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e061      	b.n	8001e40 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f000 fa34 	bl	80021ea <RTC_EnterInitMode>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d004      	beq.n	8001d92 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2204      	movs	r2, #4
 8001d8c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e056      	b.n	8001e40 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	685a      	ldr	r2, [r3, #4]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f022 0207 	bic.w	r2, r2, #7
 8001da0:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d005      	beq.n	8001db6 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8001daa:	4b27      	ldr	r3, [pc, #156]	@ (8001e48 <HAL_RTC_Init+0x114>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dae:	4a26      	ldr	r2, [pc, #152]	@ (8001e48 <HAL_RTC_Init+0x114>)
 8001db0:	f023 0301 	bic.w	r3, r3, #1
 8001db4:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8001db6:	4b24      	ldr	r3, [pc, #144]	@ (8001e48 <HAL_RTC_Init+0x114>)
 8001db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dba:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	4921      	ldr	r1, [pc, #132]	@ (8001e48 <HAL_RTC_Init+0x114>)
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001dd0:	d003      	beq.n	8001dda <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	e00e      	b.n	8001df8 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8001dda:	2001      	movs	r0, #1
 8001ddc:	f7ff fef4 	bl	8001bc8 <HAL_RCCEx_GetPeriphCLKFreq>
 8001de0:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d104      	bne.n	8001df2 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2204      	movs	r2, #4
 8001dec:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e026      	b.n	8001e40 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	3b01      	subs	r3, #1
 8001df6:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	0c1a      	lsrs	r2, r3, #16
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f002 020f 	and.w	r2, r2, #15
 8001e04:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	b292      	uxth	r2, r2
 8001e0e:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	f000 fa12 	bl	800223a <RTC_ExitInitMode>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d004      	beq.n	8001e26 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2204      	movs	r2, #4
 8001e20:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e00c      	b.n	8001e40 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2201      	movs	r2, #1
 8001e30:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2201      	movs	r2, #1
 8001e36:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8001e3e:	2300      	movs	r3, #0
  }
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3710      	adds	r7, #16
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	40006c00 	.word	0x40006c00

08001e4c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b088      	sub	sp, #32
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	61bb      	str	r3, [r7, #24]
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	61fb      	str	r3, [r7, #28]
 8001e60:	2300      	movs	r3, #0
 8001e62:	617b      	str	r3, [r7, #20]
 8001e64:	2300      	movs	r3, #0
 8001e66:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d002      	beq.n	8001e74 <HAL_RTC_GetTime+0x28>
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d101      	bne.n	8001e78 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e0b5      	b.n	8001fe4 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f003 0304 	and.w	r3, r3, #4
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e0ac      	b.n	8001fe4 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8001e8a:	68f8      	ldr	r0, [r7, #12]
 8001e8c:	f000 f916 	bl	80020bc <RTC_ReadTimeCounter>
 8001e90:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	4a55      	ldr	r2, [pc, #340]	@ (8001fec <HAL_RTC_GetTime+0x1a0>)
 8001e96:	fba2 2303 	umull	r2, r3, r2, r3
 8001e9a:	0adb      	lsrs	r3, r3, #11
 8001e9c:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8001e9e:	69ba      	ldr	r2, [r7, #24]
 8001ea0:	4b52      	ldr	r3, [pc, #328]	@ (8001fec <HAL_RTC_GetTime+0x1a0>)
 8001ea2:	fba3 1302 	umull	r1, r3, r3, r2
 8001ea6:	0adb      	lsrs	r3, r3, #11
 8001ea8:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8001eac:	fb01 f303 	mul.w	r3, r1, r3
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	4a4f      	ldr	r2, [pc, #316]	@ (8001ff0 <HAL_RTC_GetTime+0x1a4>)
 8001eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb8:	095b      	lsrs	r3, r3, #5
 8001eba:	b2da      	uxtb	r2, r3
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8001ec0:	69bb      	ldr	r3, [r7, #24]
 8001ec2:	4a4a      	ldr	r2, [pc, #296]	@ (8001fec <HAL_RTC_GetTime+0x1a0>)
 8001ec4:	fba2 1203 	umull	r1, r2, r2, r3
 8001ec8:	0ad2      	lsrs	r2, r2, #11
 8001eca:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8001ece:	fb01 f202 	mul.w	r2, r1, r2
 8001ed2:	1a9a      	subs	r2, r3, r2
 8001ed4:	4b46      	ldr	r3, [pc, #280]	@ (8001ff0 <HAL_RTC_GetTime+0x1a4>)
 8001ed6:	fba3 1302 	umull	r1, r3, r3, r2
 8001eda:	0959      	lsrs	r1, r3, #5
 8001edc:	460b      	mov	r3, r1
 8001ede:	011b      	lsls	r3, r3, #4
 8001ee0:	1a5b      	subs	r3, r3, r1
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	1ad1      	subs	r1, r2, r3
 8001ee6:	b2ca      	uxtb	r2, r1
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	2b17      	cmp	r3, #23
 8001ef0:	d955      	bls.n	8001f9e <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	4a3f      	ldr	r2, [pc, #252]	@ (8001ff4 <HAL_RTC_GetTime+0x1a8>)
 8001ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8001efa:	091b      	lsrs	r3, r3, #4
 8001efc:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8001efe:	6939      	ldr	r1, [r7, #16]
 8001f00:	4b3c      	ldr	r3, [pc, #240]	@ (8001ff4 <HAL_RTC_GetTime+0x1a8>)
 8001f02:	fba3 2301 	umull	r2, r3, r3, r1
 8001f06:	091a      	lsrs	r2, r3, #4
 8001f08:	4613      	mov	r3, r2
 8001f0a:	005b      	lsls	r3, r3, #1
 8001f0c:	4413      	add	r3, r2
 8001f0e:	00db      	lsls	r3, r3, #3
 8001f10:	1aca      	subs	r2, r1, r3
 8001f12:	b2d2      	uxtb	r2, r2
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001f18:	68f8      	ldr	r0, [r7, #12]
 8001f1a:	f000 f926 	bl	800216a <RTC_ReadAlarmCounter>
 8001f1e:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f26:	d008      	beq.n	8001f3a <HAL_RTC_GetTime+0xee>
 8001f28:	69fa      	ldr	r2, [r7, #28]
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d904      	bls.n	8001f3a <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8001f30:	69fa      	ldr	r2, [r7, #28]
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	61fb      	str	r3, [r7, #28]
 8001f38:	e002      	b.n	8001f40 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8001f3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f3e:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	4a2d      	ldr	r2, [pc, #180]	@ (8001ff8 <HAL_RTC_GetTime+0x1ac>)
 8001f44:	fb02 f303 	mul.w	r3, r2, r3
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001f4e:	69b9      	ldr	r1, [r7, #24]
 8001f50:	68f8      	ldr	r0, [r7, #12]
 8001f52:	f000 f8e3 	bl	800211c <RTC_WriteTimeCounter>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e041      	b.n	8001fe4 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001f60:	69fb      	ldr	r3, [r7, #28]
 8001f62:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f66:	d00c      	beq.n	8001f82 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8001f68:	69fa      	ldr	r2, [r7, #28]
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	4413      	add	r3, r2
 8001f6e:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001f70:	69f9      	ldr	r1, [r7, #28]
 8001f72:	68f8      	ldr	r0, [r7, #12]
 8001f74:	f000 f912 	bl	800219c <RTC_WriteAlarmCounter>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d00a      	beq.n	8001f94 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e030      	b.n	8001fe4 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001f82:	69f9      	ldr	r1, [r7, #28]
 8001f84:	68f8      	ldr	r0, [r7, #12]
 8001f86:	f000 f909 	bl	800219c <RTC_WriteAlarmCounter>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e027      	b.n	8001fe4 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8001f94:	6979      	ldr	r1, [r7, #20]
 8001f96:	68f8      	ldr	r0, [r7, #12]
 8001f98:	f000 f994 	bl	80022c4 <RTC_DateUpdate>
 8001f9c:	e003      	b.n	8001fa6 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	b2da      	uxtb	r2, r3
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d01a      	beq.n	8001fe2 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f000 f96a 	bl	800228a <RTC_ByteToBcd2>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	461a      	mov	r2, r3
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	785b      	ldrb	r3, [r3, #1]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f000 f961 	bl	800228a <RTC_ByteToBcd2>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	461a      	mov	r2, r3
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	789b      	ldrb	r3, [r3, #2]
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f000 f958 	bl	800228a <RTC_ByteToBcd2>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	461a      	mov	r2, r3
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8001fe2:	2300      	movs	r3, #0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3720      	adds	r7, #32
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	91a2b3c5 	.word	0x91a2b3c5
 8001ff0:	88888889 	.word	0x88888889
 8001ff4:	aaaaaaab 	.word	0xaaaaaaab
 8001ff8:	00015180 	.word	0x00015180

08001ffc <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0302 	and.w	r3, r3, #2
 800200e:	2b00      	cmp	r3, #0
 8002010:	d011      	beq.n	8002036 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f003 0302 	and.w	r3, r3, #2
 800201c:	2b00      	cmp	r3, #0
 800201e:	d00a      	beq.n	8002036 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	f000 f815 	bl	8002050 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	685a      	ldr	r2, [r3, #4]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f022 0202 	bic.w	r2, r2, #2
 8002034:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002036:	4b05      	ldr	r3, [pc, #20]	@ (800204c <HAL_RTC_AlarmIRQHandler+0x50>)
 8002038:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800203c:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2201      	movs	r2, #1
 8002042:	745a      	strb	r2, [r3, #17]
}
 8002044:	bf00      	nop
 8002046:	3708      	adds	r7, #8
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	40010400 	.word	0x40010400

08002050 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8002058:	bf00      	nop
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	bc80      	pop	{r7}
 8002060:	4770      	bx	lr

08002062 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	b084      	sub	sp, #16
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800206a:	2300      	movs	r3, #0
 800206c:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d101      	bne.n	8002078 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e01d      	b.n	80020b4 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	685a      	ldr	r2, [r3, #4]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f022 0208 	bic.w	r2, r2, #8
 8002086:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8002088:	f7fe fdea 	bl	8000c60 <HAL_GetTick>
 800208c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800208e:	e009      	b.n	80020a4 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002090:	f7fe fde6 	bl	8000c60 <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800209e:	d901      	bls.n	80020a4 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e007      	b.n	80020b4 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	f003 0308 	and.w	r3, r3, #8
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d0ee      	beq.n	8002090 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80020b2:	2300      	movs	r3, #0
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3710      	adds	r7, #16
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 80020bc:	b480      	push	{r7}
 80020be:	b087      	sub	sp, #28
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 80020c4:	2300      	movs	r3, #0
 80020c6:	827b      	strh	r3, [r7, #18]
 80020c8:	2300      	movs	r3, #0
 80020ca:	823b      	strh	r3, [r7, #16]
 80020cc:	2300      	movs	r3, #0
 80020ce:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80020d0:	2300      	movs	r3, #0
 80020d2:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	699b      	ldr	r3, [r3, #24]
 80020da:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	69db      	ldr	r3, [r3, #28]
 80020e2:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	699b      	ldr	r3, [r3, #24]
 80020ea:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 80020ec:	8a7a      	ldrh	r2, [r7, #18]
 80020ee:	8a3b      	ldrh	r3, [r7, #16]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d008      	beq.n	8002106 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80020f4:	8a3b      	ldrh	r3, [r7, #16]
 80020f6:	041a      	lsls	r2, r3, #16
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	69db      	ldr	r3, [r3, #28]
 80020fe:	b29b      	uxth	r3, r3
 8002100:	4313      	orrs	r3, r2
 8002102:	617b      	str	r3, [r7, #20]
 8002104:	e004      	b.n	8002110 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8002106:	8a7b      	ldrh	r3, [r7, #18]
 8002108:	041a      	lsls	r2, r3, #16
 800210a:	89fb      	ldrh	r3, [r7, #14]
 800210c:	4313      	orrs	r3, r2
 800210e:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8002110:	697b      	ldr	r3, [r7, #20]
}
 8002112:	4618      	mov	r0, r3
 8002114:	371c      	adds	r7, #28
 8002116:	46bd      	mov	sp, r7
 8002118:	bc80      	pop	{r7}
 800211a:	4770      	bx	lr

0800211c <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002126:	2300      	movs	r3, #0
 8002128:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f000 f85d 	bl	80021ea <RTC_EnterInitMode>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d002      	beq.n	800213c <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	73fb      	strb	r3, [r7, #15]
 800213a:	e011      	b.n	8002160 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	683a      	ldr	r2, [r7, #0]
 8002142:	0c12      	lsrs	r2, r2, #16
 8002144:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	683a      	ldr	r2, [r7, #0]
 800214c:	b292      	uxth	r2, r2
 800214e:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f000 f872 	bl	800223a <RTC_ExitInitMode>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002160:	7bfb      	ldrb	r3, [r7, #15]
}
 8002162:	4618      	mov	r0, r3
 8002164:	3710      	adds	r7, #16
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}

0800216a <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 800216a:	b480      	push	{r7}
 800216c:	b085      	sub	sp, #20
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8002172:	2300      	movs	r3, #0
 8002174:	81fb      	strh	r3, [r7, #14]
 8002176:	2300      	movs	r3, #0
 8002178:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	6a1b      	ldr	r3, [r3, #32]
 8002180:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002188:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800218a:	89fb      	ldrh	r3, [r7, #14]
 800218c:	041a      	lsls	r2, r3, #16
 800218e:	89bb      	ldrh	r3, [r7, #12]
 8002190:	4313      	orrs	r3, r2
}
 8002192:	4618      	mov	r0, r3
 8002194:	3714      	adds	r7, #20
 8002196:	46bd      	mov	sp, r7
 8002198:	bc80      	pop	{r7}
 800219a:	4770      	bx	lr

0800219c <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021a6:	2300      	movs	r3, #0
 80021a8:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f000 f81d 	bl	80021ea <RTC_EnterInitMode>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d002      	beq.n	80021bc <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	73fb      	strb	r3, [r7, #15]
 80021ba:	e011      	b.n	80021e0 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	0c12      	lsrs	r2, r2, #16
 80021c4:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	683a      	ldr	r2, [r7, #0]
 80021cc:	b292      	uxth	r2, r2
 80021ce:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f000 f832 	bl	800223a <RTC_ExitInitMode>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80021e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3710      	adds	r7, #16
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}

080021ea <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80021ea:	b580      	push	{r7, lr}
 80021ec:	b084      	sub	sp, #16
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021f2:	2300      	movs	r3, #0
 80021f4:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80021f6:	f7fe fd33 	bl	8000c60 <HAL_GetTick>
 80021fa:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80021fc:	e009      	b.n	8002212 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80021fe:	f7fe fd2f 	bl	8000c60 <HAL_GetTick>
 8002202:	4602      	mov	r2, r0
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800220c:	d901      	bls.n	8002212 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e00f      	b.n	8002232 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f003 0320 	and.w	r3, r3, #32
 800221c:	2b00      	cmp	r3, #0
 800221e:	d0ee      	beq.n	80021fe <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	685a      	ldr	r2, [r3, #4]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f042 0210 	orr.w	r2, r2, #16
 800222e:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8002230:	2300      	movs	r3, #0
}
 8002232:	4618      	mov	r0, r3
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b084      	sub	sp, #16
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002242:	2300      	movs	r3, #0
 8002244:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	685a      	ldr	r2, [r3, #4]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f022 0210 	bic.w	r2, r2, #16
 8002254:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8002256:	f7fe fd03 	bl	8000c60 <HAL_GetTick>
 800225a:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800225c:	e009      	b.n	8002272 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800225e:	f7fe fcff 	bl	8000c60 <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800226c:	d901      	bls.n	8002272 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e007      	b.n	8002282 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f003 0320 	and.w	r3, r3, #32
 800227c:	2b00      	cmp	r3, #0
 800227e:	d0ee      	beq.n	800225e <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8002280:	2300      	movs	r3, #0
}
 8002282:	4618      	mov	r0, r3
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800228a:	b480      	push	{r7}
 800228c:	b085      	sub	sp, #20
 800228e:	af00      	add	r7, sp, #0
 8002290:	4603      	mov	r3, r0
 8002292:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002294:	2300      	movs	r3, #0
 8002296:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8002298:	e005      	b.n	80022a6 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	3301      	adds	r3, #1
 800229e:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80022a0:	79fb      	ldrb	r3, [r7, #7]
 80022a2:	3b0a      	subs	r3, #10
 80022a4:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80022a6:	79fb      	ldrb	r3, [r7, #7]
 80022a8:	2b09      	cmp	r3, #9
 80022aa:	d8f6      	bhi.n	800229a <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	011b      	lsls	r3, r3, #4
 80022b2:	b2da      	uxtb	r2, r3
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	b2db      	uxtb	r3, r3
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3714      	adds	r7, #20
 80022be:	46bd      	mov	sp, r7
 80022c0:	bc80      	pop	{r7}
 80022c2:	4770      	bx	lr

080022c4 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b086      	sub	sp, #24
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 80022ce:	2300      	movs	r3, #0
 80022d0:	617b      	str	r3, [r7, #20]
 80022d2:	2300      	movs	r3, #0
 80022d4:	613b      	str	r3, [r7, #16]
 80022d6:	2300      	movs	r3, #0
 80022d8:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 80022da:	2300      	movs	r3, #0
 80022dc:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	7bdb      	ldrb	r3, [r3, #15]
 80022e2:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	7b5b      	ldrb	r3, [r3, #13]
 80022e8:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	7b9b      	ldrb	r3, [r3, #14]
 80022ee:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 80022f0:	2300      	movs	r3, #0
 80022f2:	60bb      	str	r3, [r7, #8]
 80022f4:	e06f      	b.n	80023d6 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d011      	beq.n	8002320 <RTC_DateUpdate+0x5c>
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	2b03      	cmp	r3, #3
 8002300:	d00e      	beq.n	8002320 <RTC_DateUpdate+0x5c>
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	2b05      	cmp	r3, #5
 8002306:	d00b      	beq.n	8002320 <RTC_DateUpdate+0x5c>
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	2b07      	cmp	r3, #7
 800230c:	d008      	beq.n	8002320 <RTC_DateUpdate+0x5c>
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	2b08      	cmp	r3, #8
 8002312:	d005      	beq.n	8002320 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	2b0a      	cmp	r3, #10
 8002318:	d002      	beq.n	8002320 <RTC_DateUpdate+0x5c>
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	2b0c      	cmp	r3, #12
 800231e:	d117      	bne.n	8002350 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2b1e      	cmp	r3, #30
 8002324:	d803      	bhi.n	800232e <RTC_DateUpdate+0x6a>
      {
        day++;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	3301      	adds	r3, #1
 800232a:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800232c:	e050      	b.n	80023d0 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	2b0c      	cmp	r3, #12
 8002332:	d005      	beq.n	8002340 <RTC_DateUpdate+0x7c>
        {
          month++;
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	3301      	adds	r3, #1
 8002338:	613b      	str	r3, [r7, #16]
          day = 1U;
 800233a:	2301      	movs	r3, #1
 800233c:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800233e:	e047      	b.n	80023d0 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8002340:	2301      	movs	r3, #1
 8002342:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002344:	2301      	movs	r3, #1
 8002346:	60fb      	str	r3, [r7, #12]
          year++;
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	3301      	adds	r3, #1
 800234c:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 800234e:	e03f      	b.n	80023d0 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	2b04      	cmp	r3, #4
 8002354:	d008      	beq.n	8002368 <RTC_DateUpdate+0xa4>
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	2b06      	cmp	r3, #6
 800235a:	d005      	beq.n	8002368 <RTC_DateUpdate+0xa4>
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	2b09      	cmp	r3, #9
 8002360:	d002      	beq.n	8002368 <RTC_DateUpdate+0xa4>
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	2b0b      	cmp	r3, #11
 8002366:	d10c      	bne.n	8002382 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2b1d      	cmp	r3, #29
 800236c:	d803      	bhi.n	8002376 <RTC_DateUpdate+0xb2>
      {
        day++;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	3301      	adds	r3, #1
 8002372:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002374:	e02c      	b.n	80023d0 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	3301      	adds	r3, #1
 800237a:	613b      	str	r3, [r7, #16]
        day = 1U;
 800237c:	2301      	movs	r3, #1
 800237e:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002380:	e026      	b.n	80023d0 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	2b02      	cmp	r3, #2
 8002386:	d123      	bne.n	80023d0 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2b1b      	cmp	r3, #27
 800238c:	d803      	bhi.n	8002396 <RTC_DateUpdate+0xd2>
      {
        day++;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	3301      	adds	r3, #1
 8002392:	60fb      	str	r3, [r7, #12]
 8002394:	e01c      	b.n	80023d0 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2b1c      	cmp	r3, #28
 800239a:	d111      	bne.n	80023c0 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	b29b      	uxth	r3, r3
 80023a0:	4618      	mov	r0, r3
 80023a2:	f000 f839 	bl	8002418 <RTC_IsLeapYear>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d003      	beq.n	80023b4 <RTC_DateUpdate+0xf0>
        {
          day++;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	3301      	adds	r3, #1
 80023b0:	60fb      	str	r3, [r7, #12]
 80023b2:	e00d      	b.n	80023d0 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	3301      	adds	r3, #1
 80023b8:	613b      	str	r3, [r7, #16]
          day = 1U;
 80023ba:	2301      	movs	r3, #1
 80023bc:	60fb      	str	r3, [r7, #12]
 80023be:	e007      	b.n	80023d0 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2b1d      	cmp	r3, #29
 80023c4:	d104      	bne.n	80023d0 <RTC_DateUpdate+0x10c>
      {
        month++;
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	3301      	adds	r3, #1
 80023ca:	613b      	str	r3, [r7, #16]
        day = 1U;
 80023cc:	2301      	movs	r3, #1
 80023ce:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	3301      	adds	r3, #1
 80023d4:	60bb      	str	r3, [r7, #8]
 80023d6:	68ba      	ldr	r2, [r7, #8]
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	429a      	cmp	r2, r3
 80023dc:	d38b      	bcc.n	80022f6 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	b2da      	uxtb	r2, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	b2da      	uxtb	r2, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	b2da      	uxtb	r2, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	68fa      	ldr	r2, [r7, #12]
 80023fc:	b2d2      	uxtb	r2, r2
 80023fe:	4619      	mov	r1, r3
 8002400:	6978      	ldr	r0, [r7, #20]
 8002402:	f000 f83b 	bl	800247c <RTC_WeekDayNum>
 8002406:	4603      	mov	r3, r0
 8002408:	461a      	mov	r2, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	731a      	strb	r2, [r3, #12]
}
 800240e:	bf00      	nop
 8002410:	3718      	adds	r7, #24
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
	...

08002418 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	4603      	mov	r3, r0
 8002420:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8002422:	88fb      	ldrh	r3, [r7, #6]
 8002424:	f003 0303 	and.w	r3, r3, #3
 8002428:	b29b      	uxth	r3, r3
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800242e:	2300      	movs	r3, #0
 8002430:	e01d      	b.n	800246e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8002432:	88fb      	ldrh	r3, [r7, #6]
 8002434:	4a10      	ldr	r2, [pc, #64]	@ (8002478 <RTC_IsLeapYear+0x60>)
 8002436:	fba2 1203 	umull	r1, r2, r2, r3
 800243a:	0952      	lsrs	r2, r2, #5
 800243c:	2164      	movs	r1, #100	@ 0x64
 800243e:	fb01 f202 	mul.w	r2, r1, r2
 8002442:	1a9b      	subs	r3, r3, r2
 8002444:	b29b      	uxth	r3, r3
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800244a:	2301      	movs	r3, #1
 800244c:	e00f      	b.n	800246e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800244e:	88fb      	ldrh	r3, [r7, #6]
 8002450:	4a09      	ldr	r2, [pc, #36]	@ (8002478 <RTC_IsLeapYear+0x60>)
 8002452:	fba2 1203 	umull	r1, r2, r2, r3
 8002456:	09d2      	lsrs	r2, r2, #7
 8002458:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800245c:	fb01 f202 	mul.w	r2, r1, r2
 8002460:	1a9b      	subs	r3, r3, r2
 8002462:	b29b      	uxth	r3, r3
 8002464:	2b00      	cmp	r3, #0
 8002466:	d101      	bne.n	800246c <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8002468:	2301      	movs	r3, #1
 800246a:	e000      	b.n	800246e <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 800246c:	2300      	movs	r3, #0
  }
}
 800246e:	4618      	mov	r0, r3
 8002470:	370c      	adds	r7, #12
 8002472:	46bd      	mov	sp, r7
 8002474:	bc80      	pop	{r7}
 8002476:	4770      	bx	lr
 8002478:	51eb851f 	.word	0x51eb851f

0800247c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800247c:	b480      	push	{r7}
 800247e:	b085      	sub	sp, #20
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	460b      	mov	r3, r1
 8002486:	70fb      	strb	r3, [r7, #3]
 8002488:	4613      	mov	r3, r2
 800248a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800248c:	2300      	movs	r3, #0
 800248e:	60bb      	str	r3, [r7, #8]
 8002490:	2300      	movs	r3, #0
 8002492:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800249a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800249c:	78fb      	ldrb	r3, [r7, #3]
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d82d      	bhi.n	80024fe <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80024a2:	78fa      	ldrb	r2, [r7, #3]
 80024a4:	4613      	mov	r3, r2
 80024a6:	005b      	lsls	r3, r3, #1
 80024a8:	4413      	add	r3, r2
 80024aa:	00db      	lsls	r3, r3, #3
 80024ac:	1a9b      	subs	r3, r3, r2
 80024ae:	4a2c      	ldr	r2, [pc, #176]	@ (8002560 <RTC_WeekDayNum+0xe4>)
 80024b0:	fba2 2303 	umull	r2, r3, r2, r3
 80024b4:	085a      	lsrs	r2, r3, #1
 80024b6:	78bb      	ldrb	r3, [r7, #2]
 80024b8:	441a      	add	r2, r3
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	441a      	add	r2, r3
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	3b01      	subs	r3, #1
 80024c2:	089b      	lsrs	r3, r3, #2
 80024c4:	441a      	add	r2, r3
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	3b01      	subs	r3, #1
 80024ca:	4926      	ldr	r1, [pc, #152]	@ (8002564 <RTC_WeekDayNum+0xe8>)
 80024cc:	fba1 1303 	umull	r1, r3, r1, r3
 80024d0:	095b      	lsrs	r3, r3, #5
 80024d2:	1ad2      	subs	r2, r2, r3
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	3b01      	subs	r3, #1
 80024d8:	4922      	ldr	r1, [pc, #136]	@ (8002564 <RTC_WeekDayNum+0xe8>)
 80024da:	fba1 1303 	umull	r1, r3, r1, r3
 80024de:	09db      	lsrs	r3, r3, #7
 80024e0:	4413      	add	r3, r2
 80024e2:	1d1a      	adds	r2, r3, #4
 80024e4:	4b20      	ldr	r3, [pc, #128]	@ (8002568 <RTC_WeekDayNum+0xec>)
 80024e6:	fba3 1302 	umull	r1, r3, r3, r2
 80024ea:	1ad1      	subs	r1, r2, r3
 80024ec:	0849      	lsrs	r1, r1, #1
 80024ee:	440b      	add	r3, r1
 80024f0:	0899      	lsrs	r1, r3, #2
 80024f2:	460b      	mov	r3, r1
 80024f4:	00db      	lsls	r3, r3, #3
 80024f6:	1a5b      	subs	r3, r3, r1
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	60fb      	str	r3, [r7, #12]
 80024fc:	e029      	b.n	8002552 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80024fe:	78fa      	ldrb	r2, [r7, #3]
 8002500:	4613      	mov	r3, r2
 8002502:	005b      	lsls	r3, r3, #1
 8002504:	4413      	add	r3, r2
 8002506:	00db      	lsls	r3, r3, #3
 8002508:	1a9b      	subs	r3, r3, r2
 800250a:	4a15      	ldr	r2, [pc, #84]	@ (8002560 <RTC_WeekDayNum+0xe4>)
 800250c:	fba2 2303 	umull	r2, r3, r2, r3
 8002510:	085a      	lsrs	r2, r3, #1
 8002512:	78bb      	ldrb	r3, [r7, #2]
 8002514:	441a      	add	r2, r3
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	441a      	add	r2, r3
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	089b      	lsrs	r3, r3, #2
 800251e:	441a      	add	r2, r3
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	4910      	ldr	r1, [pc, #64]	@ (8002564 <RTC_WeekDayNum+0xe8>)
 8002524:	fba1 1303 	umull	r1, r3, r1, r3
 8002528:	095b      	lsrs	r3, r3, #5
 800252a:	1ad2      	subs	r2, r2, r3
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	490d      	ldr	r1, [pc, #52]	@ (8002564 <RTC_WeekDayNum+0xe8>)
 8002530:	fba1 1303 	umull	r1, r3, r1, r3
 8002534:	09db      	lsrs	r3, r3, #7
 8002536:	4413      	add	r3, r2
 8002538:	1c9a      	adds	r2, r3, #2
 800253a:	4b0b      	ldr	r3, [pc, #44]	@ (8002568 <RTC_WeekDayNum+0xec>)
 800253c:	fba3 1302 	umull	r1, r3, r3, r2
 8002540:	1ad1      	subs	r1, r2, r3
 8002542:	0849      	lsrs	r1, r1, #1
 8002544:	440b      	add	r3, r1
 8002546:	0899      	lsrs	r1, r3, #2
 8002548:	460b      	mov	r3, r1
 800254a:	00db      	lsls	r3, r3, #3
 800254c:	1a5b      	subs	r3, r3, r1
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	b2db      	uxtb	r3, r3
}
 8002556:	4618      	mov	r0, r3
 8002558:	3714      	adds	r7, #20
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr
 8002560:	38e38e39 	.word	0x38e38e39
 8002564:	51eb851f 	.word	0x51eb851f
 8002568:	24924925 	.word	0x24924925

0800256c <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	2b00      	cmp	r3, #0
 8002580:	d027      	beq.n	80025d2 <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f003 0301 	and.w	r3, r3, #1
 800258c:	2b00      	cmp	r3, #0
 800258e:	d020      	beq.n	80025d2 <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f003 0304 	and.w	r3, r3, #4
 800259a:	2b00      	cmp	r3, #0
 800259c:	d00b      	beq.n	80025b6 <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f000 f824 	bl	80025ec <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f06f 0204 	mvn.w	r2, #4
 80025ac:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2204      	movs	r2, #4
 80025b2:	745a      	strb	r2, [r3, #17]
 80025b4:	e005      	b.n	80025c2 <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f000 f80f 	bl	80025da <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2201      	movs	r2, #1
 80025c0:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	685a      	ldr	r2, [r3, #4]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f022 0201 	bic.w	r2, r2, #1
 80025d0:	605a      	str	r2, [r3, #4]
    }
  }
}
 80025d2:	bf00      	nop
 80025d4:	3708      	adds	r7, #8
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}

080025da <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 80025da:	b480      	push	{r7}
 80025dc:	b083      	sub	sp, #12
 80025de:	af00      	add	r7, sp, #0
 80025e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 80025e2:	bf00      	nop
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bc80      	pop	{r7}
 80025ea:	4770      	bx	lr

080025ec <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 80025f4:	bf00      	nop
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bc80      	pop	{r7}
 80025fc:	4770      	bx	lr

080025fe <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80025fe:	b580      	push	{r7, lr}
 8002600:	b082      	sub	sp, #8
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d101      	bne.n	8002610 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e076      	b.n	80026fe <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002614:	2b00      	cmp	r3, #0
 8002616:	d108      	bne.n	800262a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002620:	d009      	beq.n	8002636 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	61da      	str	r2, [r3, #28]
 8002628:	e005      	b.n	8002636 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2200      	movs	r2, #0
 800263a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002642:	b2db      	uxtb	r3, r3
 8002644:	2b00      	cmp	r3, #0
 8002646:	d106      	bne.n	8002656 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2200      	movs	r2, #0
 800264c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f7fe f9d7 	bl	8000a04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2202      	movs	r2, #2
 800265a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800266c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800267e:	431a      	orrs	r2, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002688:	431a      	orrs	r2, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	f003 0302 	and.w	r3, r3, #2
 8002692:	431a      	orrs	r2, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	695b      	ldr	r3, [r3, #20]
 8002698:	f003 0301 	and.w	r3, r3, #1
 800269c:	431a      	orrs	r2, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	699b      	ldr	r3, [r3, #24]
 80026a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026a6:	431a      	orrs	r2, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	69db      	ldr	r3, [r3, #28]
 80026ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026b0:	431a      	orrs	r2, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a1b      	ldr	r3, [r3, #32]
 80026b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026ba:	ea42 0103 	orr.w	r1, r2, r3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	430a      	orrs	r2, r1
 80026cc:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	699b      	ldr	r3, [r3, #24]
 80026d2:	0c1a      	lsrs	r2, r3, #16
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f002 0204 	and.w	r2, r2, #4
 80026dc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	69da      	ldr	r2, [r3, #28]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026ec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2200      	movs	r2, #0
 80026f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002706:	b580      	push	{r7, lr}
 8002708:	b088      	sub	sp, #32
 800270a:	af00      	add	r7, sp, #0
 800270c:	60f8      	str	r0, [r7, #12]
 800270e:	60b9      	str	r1, [r7, #8]
 8002710:	603b      	str	r3, [r7, #0]
 8002712:	4613      	mov	r3, r2
 8002714:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002716:	f7fe faa3 	bl	8000c60 <HAL_GetTick>
 800271a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800271c:	88fb      	ldrh	r3, [r7, #6]
 800271e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002726:	b2db      	uxtb	r3, r3
 8002728:	2b01      	cmp	r3, #1
 800272a:	d001      	beq.n	8002730 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800272c:	2302      	movs	r3, #2
 800272e:	e12a      	b.n	8002986 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d002      	beq.n	800273c <HAL_SPI_Transmit+0x36>
 8002736:	88fb      	ldrh	r3, [r7, #6]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d101      	bne.n	8002740 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e122      	b.n	8002986 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002746:	2b01      	cmp	r3, #1
 8002748:	d101      	bne.n	800274e <HAL_SPI_Transmit+0x48>
 800274a:	2302      	movs	r3, #2
 800274c:	e11b      	b.n	8002986 <HAL_SPI_Transmit+0x280>
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2201      	movs	r2, #1
 8002752:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2203      	movs	r2, #3
 800275a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2200      	movs	r2, #0
 8002762:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	68ba      	ldr	r2, [r7, #8]
 8002768:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	88fa      	ldrh	r2, [r7, #6]
 800276e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	88fa      	ldrh	r2, [r7, #6]
 8002774:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2200      	movs	r2, #0
 800277a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2200      	movs	r2, #0
 8002780:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2200      	movs	r2, #0
 8002786:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2200      	movs	r2, #0
 800278c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2200      	movs	r2, #0
 8002792:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800279c:	d10f      	bne.n	80027be <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80027ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80027bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027c8:	2b40      	cmp	r3, #64	@ 0x40
 80027ca:	d007      	beq.n	80027dc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80027da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80027e4:	d152      	bne.n	800288c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d002      	beq.n	80027f4 <HAL_SPI_Transmit+0xee>
 80027ee:	8b7b      	ldrh	r3, [r7, #26]
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d145      	bne.n	8002880 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f8:	881a      	ldrh	r2, [r3, #0]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002804:	1c9a      	adds	r2, r3, #2
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800280e:	b29b      	uxth	r3, r3
 8002810:	3b01      	subs	r3, #1
 8002812:	b29a      	uxth	r2, r3
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002818:	e032      	b.n	8002880 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	f003 0302 	and.w	r3, r3, #2
 8002824:	2b02      	cmp	r3, #2
 8002826:	d112      	bne.n	800284e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282c:	881a      	ldrh	r2, [r3, #0]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002838:	1c9a      	adds	r2, r3, #2
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002842:	b29b      	uxth	r3, r3
 8002844:	3b01      	subs	r3, #1
 8002846:	b29a      	uxth	r2, r3
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800284c:	e018      	b.n	8002880 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800284e:	f7fe fa07 	bl	8000c60 <HAL_GetTick>
 8002852:	4602      	mov	r2, r0
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	683a      	ldr	r2, [r7, #0]
 800285a:	429a      	cmp	r2, r3
 800285c:	d803      	bhi.n	8002866 <HAL_SPI_Transmit+0x160>
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002864:	d102      	bne.n	800286c <HAL_SPI_Transmit+0x166>
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d109      	bne.n	8002880 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2201      	movs	r2, #1
 8002870:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e082      	b.n	8002986 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002884:	b29b      	uxth	r3, r3
 8002886:	2b00      	cmp	r3, #0
 8002888:	d1c7      	bne.n	800281a <HAL_SPI_Transmit+0x114>
 800288a:	e053      	b.n	8002934 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d002      	beq.n	800289a <HAL_SPI_Transmit+0x194>
 8002894:	8b7b      	ldrh	r3, [r7, #26]
 8002896:	2b01      	cmp	r3, #1
 8002898:	d147      	bne.n	800292a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	330c      	adds	r3, #12
 80028a4:	7812      	ldrb	r2, [r2, #0]
 80028a6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ac:	1c5a      	adds	r2, r3, #1
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	3b01      	subs	r3, #1
 80028ba:	b29a      	uxth	r2, r3
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80028c0:	e033      	b.n	800292a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f003 0302 	and.w	r3, r3, #2
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d113      	bne.n	80028f8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	330c      	adds	r3, #12
 80028da:	7812      	ldrb	r2, [r2, #0]
 80028dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e2:	1c5a      	adds	r2, r3, #1
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80028ec:	b29b      	uxth	r3, r3
 80028ee:	3b01      	subs	r3, #1
 80028f0:	b29a      	uxth	r2, r3
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80028f6:	e018      	b.n	800292a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80028f8:	f7fe f9b2 	bl	8000c60 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	683a      	ldr	r2, [r7, #0]
 8002904:	429a      	cmp	r2, r3
 8002906:	d803      	bhi.n	8002910 <HAL_SPI_Transmit+0x20a>
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800290e:	d102      	bne.n	8002916 <HAL_SPI_Transmit+0x210>
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d109      	bne.n	800292a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2201      	movs	r2, #1
 800291a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2200      	movs	r2, #0
 8002922:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e02d      	b.n	8002986 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800292e:	b29b      	uxth	r3, r3
 8002930:	2b00      	cmp	r3, #0
 8002932:	d1c6      	bne.n	80028c2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002934:	69fa      	ldr	r2, [r7, #28]
 8002936:	6839      	ldr	r1, [r7, #0]
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f000 f8b1 	bl	8002aa0 <SPI_EndRxTxTransaction>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d002      	beq.n	800294a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2220      	movs	r2, #32
 8002948:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d10a      	bne.n	8002968 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002952:	2300      	movs	r3, #0
 8002954:	617b      	str	r3, [r7, #20]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	617b      	str	r3, [r7, #20]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	617b      	str	r3, [r7, #20]
 8002966:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2201      	movs	r2, #1
 800296c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800297c:	2b00      	cmp	r3, #0
 800297e:	d001      	beq.n	8002984 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e000      	b.n	8002986 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002984:	2300      	movs	r3, #0
  }
}
 8002986:	4618      	mov	r0, r3
 8002988:	3720      	adds	r7, #32
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
	...

08002990 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b088      	sub	sp, #32
 8002994:	af00      	add	r7, sp, #0
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	603b      	str	r3, [r7, #0]
 800299c:	4613      	mov	r3, r2
 800299e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80029a0:	f7fe f95e 	bl	8000c60 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029a8:	1a9b      	subs	r3, r3, r2
 80029aa:	683a      	ldr	r2, [r7, #0]
 80029ac:	4413      	add	r3, r2
 80029ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80029b0:	f7fe f956 	bl	8000c60 <HAL_GetTick>
 80029b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80029b6:	4b39      	ldr	r3, [pc, #228]	@ (8002a9c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	015b      	lsls	r3, r3, #5
 80029bc:	0d1b      	lsrs	r3, r3, #20
 80029be:	69fa      	ldr	r2, [r7, #28]
 80029c0:	fb02 f303 	mul.w	r3, r2, r3
 80029c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80029c6:	e054      	b.n	8002a72 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80029ce:	d050      	beq.n	8002a72 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80029d0:	f7fe f946 	bl	8000c60 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	69fa      	ldr	r2, [r7, #28]
 80029dc:	429a      	cmp	r2, r3
 80029de:	d902      	bls.n	80029e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d13d      	bne.n	8002a62 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	685a      	ldr	r2, [r3, #4]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80029f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80029fe:	d111      	bne.n	8002a24 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a08:	d004      	beq.n	8002a14 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a12:	d107      	bne.n	8002a24 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a22:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a2c:	d10f      	bne.n	8002a4e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a3c:	601a      	str	r2, [r3, #0]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002a4c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2201      	movs	r2, #1
 8002a52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e017      	b.n	8002a92 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d101      	bne.n	8002a6c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	68ba      	ldr	r2, [r7, #8]
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	bf0c      	ite	eq
 8002a82:	2301      	moveq	r3, #1
 8002a84:	2300      	movne	r3, #0
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	461a      	mov	r2, r3
 8002a8a:	79fb      	ldrb	r3, [r7, #7]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d19b      	bne.n	80029c8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002a90:	2300      	movs	r3, #0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3720      	adds	r7, #32
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	20000400 	.word	0x20000400

08002aa0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af02      	add	r7, sp, #8
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	9300      	str	r3, [sp, #0]
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	2102      	movs	r1, #2
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f7ff ff6a 	bl	8002990 <SPI_WaitFlagStateUntilTimeout>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d007      	beq.n	8002ad2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ac6:	f043 0220 	orr.w	r2, r3, #32
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e013      	b.n	8002afa <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	9300      	str	r3, [sp, #0]
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	2180      	movs	r1, #128	@ 0x80
 8002adc:	68f8      	ldr	r0, [r7, #12]
 8002ade:	f7ff ff57 	bl	8002990 <SPI_WaitFlagStateUntilTimeout>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d007      	beq.n	8002af8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aec:	f043 0220 	orr.w	r2, r3, #32
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e000      	b.n	8002afa <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8002af8:	2300      	movs	r3, #0
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <memset>:
 8002b02:	4603      	mov	r3, r0
 8002b04:	4402      	add	r2, r0
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d100      	bne.n	8002b0c <memset+0xa>
 8002b0a:	4770      	bx	lr
 8002b0c:	f803 1b01 	strb.w	r1, [r3], #1
 8002b10:	e7f9      	b.n	8002b06 <memset+0x4>
	...

08002b14 <__libc_init_array>:
 8002b14:	b570      	push	{r4, r5, r6, lr}
 8002b16:	2600      	movs	r6, #0
 8002b18:	4d0c      	ldr	r5, [pc, #48]	@ (8002b4c <__libc_init_array+0x38>)
 8002b1a:	4c0d      	ldr	r4, [pc, #52]	@ (8002b50 <__libc_init_array+0x3c>)
 8002b1c:	1b64      	subs	r4, r4, r5
 8002b1e:	10a4      	asrs	r4, r4, #2
 8002b20:	42a6      	cmp	r6, r4
 8002b22:	d109      	bne.n	8002b38 <__libc_init_array+0x24>
 8002b24:	f000 f81a 	bl	8002b5c <_init>
 8002b28:	2600      	movs	r6, #0
 8002b2a:	4d0a      	ldr	r5, [pc, #40]	@ (8002b54 <__libc_init_array+0x40>)
 8002b2c:	4c0a      	ldr	r4, [pc, #40]	@ (8002b58 <__libc_init_array+0x44>)
 8002b2e:	1b64      	subs	r4, r4, r5
 8002b30:	10a4      	asrs	r4, r4, #2
 8002b32:	42a6      	cmp	r6, r4
 8002b34:	d105      	bne.n	8002b42 <__libc_init_array+0x2e>
 8002b36:	bd70      	pop	{r4, r5, r6, pc}
 8002b38:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b3c:	4798      	blx	r3
 8002b3e:	3601      	adds	r6, #1
 8002b40:	e7ee      	b.n	8002b20 <__libc_init_array+0xc>
 8002b42:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b46:	4798      	blx	r3
 8002b48:	3601      	adds	r6, #1
 8002b4a:	e7f2      	b.n	8002b32 <__libc_init_array+0x1e>
 8002b4c:	08002bbc 	.word	0x08002bbc
 8002b50:	08002bbc 	.word	0x08002bbc
 8002b54:	08002bbc 	.word	0x08002bbc
 8002b58:	08002bc0 	.word	0x08002bc0

08002b5c <_init>:
 8002b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b5e:	bf00      	nop
 8002b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b62:	bc08      	pop	{r3}
 8002b64:	469e      	mov	lr, r3
 8002b66:	4770      	bx	lr

08002b68 <_fini>:
 8002b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b6a:	bf00      	nop
 8002b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b6e:	bc08      	pop	{r3}
 8002b70:	469e      	mov	lr, r3
 8002b72:	4770      	bx	lr
