From 75041624f2c06c782eb360ec5e55f49168259ea0 Mon Sep 17 00:00:00 2001
From: Adrian Alonso <aalonso@freescale.com>
Date: Mon, 30 Mar 2015 16:11:53 -0500
Subject: [PATCH 0356/1691] MLK-10500: arm: imx: clk-pllv3: fix AV pll num
 denom offsets

commit 75041624f2c06c782eb360ec5e55f49168259ea0 from
git://git.freescale.com/imx/linux-2.6-imx.git imx_4.1.15_1.0.0_ga

* Fix PLL Audio/Video Numerator/Denominator register offsets
* In imx7d pll register CCM_ANALOG_PLL_VIDEO_NUM and
  CCM_ANALOG_PLL_VIDEO_DENOM offset is different with imx6.
  For imx7D the correct setting should be:
  PLL_NUM_OFFSET         0x20
  PLL_DENOM_OFFSET       0x30
* Add additional macros to handle imx7d audio/video
  pll num/demom offset settings.

Signed-off-by: Adrian Alonso <aalonso@freescale.com>
---
 arch/arm/mach-imx/clk-pllv3.c | 24 +++++++++++++++++-------
 1 file changed, 17 insertions(+), 7 deletions(-)

diff --git a/arch/arm/mach-imx/clk-pllv3.c b/arch/arm/mach-imx/clk-pllv3.c
index 7242a04..d456993 100644
--- a/drivers/clk/imx/clk-pllv3.c
+++ b/drivers/clk/imx/clk-pllv3.c
@@ -22,6 +22,8 @@
 
 #define PLL_NUM_OFFSET		0x10
 #define PLL_DENOM_OFFSET	0x20
+#define PLL_AV_NUM_OFFSET	0x20
+#define PLL_AV_DENOM_OFFSET	0x30
 
 #define BM_PLL_POWER		(0x1 << 12)
 #define BM_PLL_LOCK		(0x1 << 31)
@@ -48,6 +50,8 @@ struct clk_pllv3 {
 	u32		div_mask;
 	u32		div_shift;
 	unsigned long	ref_clock;
+	u32		num_offset;
+	u32		denom_offset;
 };
 
 #define to_clk_pllv3(_hw) container_of(_hw, struct clk_pllv3, hw)
@@ -205,8 +209,8 @@ static unsigned long clk_pllv3_av_recalc_rate(struct clk_hw *hw,
 					      unsigned long parent_rate)
 {
 	struct clk_pllv3 *pll = to_clk_pllv3(hw);
-	u32 mfn = readl_relaxed(pll->base + PLL_NUM_OFFSET);
-	u32 mfd = readl_relaxed(pll->base + PLL_DENOM_OFFSET);
+	u32 mfn = readl_relaxed(pll->base + pll->num_offset);
+	u32 mfd = readl_relaxed(pll->base + pll->denom_offset);
 	u32 div = readl_relaxed(pll->base) & pll->div_mask;
 	u64 temp64 = (u64)parent_rate;
 
@@ -263,8 +267,8 @@ static int clk_pllv3_av_set_rate(struct clk_hw *hw, unsigned long rate,
 	val &= ~pll->div_mask;
 	val |= div;
 	writel_relaxed(val, pll->base);
-	writel_relaxed(mfn, pll->base + PLL_NUM_OFFSET);
-	writel_relaxed(mfd, pll->base + PLL_DENOM_OFFSET);
+	writel_relaxed(mfn, pll->base + pll->num_offset);
+	writel_relaxed(mfd, pll->base + pll->denom_offset);
 
 	return clk_pllv3_wait_lock(pll);
 }
@@ -327,8 +331,17 @@ struct clk *imx_clk_pllv3(enum imx_pllv3_type type, const char *name,
 	default:
 		ops = &clk_pllv3_ops;
 	}
+
 	pll->base = base;
 	pll->div_mask = div_mask;
+	pll->power_bit = BM_PLL_POWER;
+	pll->num_offset = PLL_NUM_OFFSET;
+	pll->denom_offset = PLL_DENOM_OFFSET;
+
+	if (clk_on_imx7d() && type == IMX_PLLV3_AV) {
+		pll->num_offset = PLL_AV_NUM_OFFSET;
+		pll->denom_offset = PLL_AV_DENOM_OFFSET;
+	}
 
 	init.name = name;
 	init.ops = ops;
-- 
1.9.1

