Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Tue Nov  9 02:38:03 2021
| Host              : alveo0 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_clock_utilization -file xilinx_u280_xdma_201920_3_bb_locked_clock_utilization_routed.rpt
| Design            : pfm_top_wrapper
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.28 05-08-2020
| Temperature Grade : E
| Design State      : Routed
----------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Device Cell Placement Summary for Global Clock g9
18. Device Cell Placement Summary for Global Clock g10
19. Device Cell Placement Summary for Global Clock g11
20. Device Cell Placement Summary for Global Clock g12
21. Device Cell Placement Summary for Global Clock g13
22. Device Cell Placement Summary for Global Clock g14
23. Device Cell Placement Summary for Global Clock g15
24. Device Cell Placement Summary for Global Clock g16
25. Device Cell Placement Summary for Global Clock g17
26. Device Cell Placement Summary for Global Clock g18
27. Device Cell Placement Summary for Global Clock g19
28. Device Cell Placement Summary for Global Clock g20
29. Device Cell Placement Summary for Global Clock g21
30. Device Cell Placement Summary for Global Clock g22
31. Device Cell Placement Summary for Global Clock g23
32. Device Cell Placement Summary for Global Clock g24
33. Device Cell Placement Summary for Global Clock g25
34. Device Cell Placement Summary for Global Clock g26
35. Device Cell Placement Summary for Global Clock g27
36. Device Cell Placement Summary for Global Clock g28
37. Device Cell Placement Summary for Global Clock g29
38. Device Cell Placement Summary for Global Clock g30
39. Device Cell Placement Summary for Global Clock g31
40. Device Cell Placement Summary for Global Clock g32
41. Device Cell Placement Summary for Global Clock g33
42. Device Cell Placement Summary for Global Clock g34
43. Device Cell Placement Summary for Global Clock g35
44. Device Cell Placement Summary for Global Clock g36
45. Device Cell Placement Summary for Global Clock g37
46. Device Cell Placement Summary for Global Clock g38
47. Device Cell Placement Summary for Global Clock g39
48. Device Cell Placement Summary for Global Clock g40
49. Device Cell Placement Summary for Global Clock g41
50. Device Cell Placement Summary for Global Clock g42
51. Device Cell Placement Summary for Global Clock g43
52. Device Cell Placement Summary for Global Clock g44
53. Device Cell Placement Summary for Global Clock g45
54. Device Cell Placement Summary for Global Clock g46
55. Device Cell Placement Summary for Global Clock g47
56. Device Cell Placement Summary for Global Clock g48
57. Device Cell Placement Summary for Global Clock g49
58. Device Cell Placement Summary for Global Clock g50
59. Device Cell Placement Summary for Global Clock g51
60. Device Cell Placement Summary for Global Clock g52
61. Device Cell Placement Summary for Global Clock g53
62. Device Cell Placement Summary for Global Clock g54
63. Device Cell Placement Summary for Global Clock g55
64. Device Cell Placement Summary for Global Clock g56
65. Device Cell Placement Summary for Global Clock g57
66. Clock Region Cell Placement per Global Clock: Region X0Y0
67. Clock Region Cell Placement per Global Clock: Region X1Y0
68. Clock Region Cell Placement per Global Clock: Region X2Y0
69. Clock Region Cell Placement per Global Clock: Region X3Y0
70. Clock Region Cell Placement per Global Clock: Region X4Y0
71. Clock Region Cell Placement per Global Clock: Region X5Y0
72. Clock Region Cell Placement per Global Clock: Region X6Y0
73. Clock Region Cell Placement per Global Clock: Region X7Y0
74. Clock Region Cell Placement per Global Clock: Region X0Y1
75. Clock Region Cell Placement per Global Clock: Region X1Y1
76. Clock Region Cell Placement per Global Clock: Region X2Y1
77. Clock Region Cell Placement per Global Clock: Region X3Y1
78. Clock Region Cell Placement per Global Clock: Region X4Y1
79. Clock Region Cell Placement per Global Clock: Region X5Y1
80. Clock Region Cell Placement per Global Clock: Region X6Y1
81. Clock Region Cell Placement per Global Clock: Region X7Y1
82. Clock Region Cell Placement per Global Clock: Region X0Y2
83. Clock Region Cell Placement per Global Clock: Region X1Y2
84. Clock Region Cell Placement per Global Clock: Region X2Y2
85. Clock Region Cell Placement per Global Clock: Region X3Y2
86. Clock Region Cell Placement per Global Clock: Region X4Y2
87. Clock Region Cell Placement per Global Clock: Region X5Y2
88. Clock Region Cell Placement per Global Clock: Region X6Y2
89. Clock Region Cell Placement per Global Clock: Region X7Y2
90. Clock Region Cell Placement per Global Clock: Region X0Y3
91. Clock Region Cell Placement per Global Clock: Region X1Y3
92. Clock Region Cell Placement per Global Clock: Region X2Y3
93. Clock Region Cell Placement per Global Clock: Region X3Y3
94. Clock Region Cell Placement per Global Clock: Region X4Y3
95. Clock Region Cell Placement per Global Clock: Region X5Y3
96. Clock Region Cell Placement per Global Clock: Region X6Y3
97. Clock Region Cell Placement per Global Clock: Region X7Y3
98. Clock Region Cell Placement per Global Clock: Region X0Y4
99. Clock Region Cell Placement per Global Clock: Region X1Y4
100. Clock Region Cell Placement per Global Clock: Region X2Y4
101. Clock Region Cell Placement per Global Clock: Region X3Y4
102. Clock Region Cell Placement per Global Clock: Region X4Y4
103. Clock Region Cell Placement per Global Clock: Region X5Y4
104. Clock Region Cell Placement per Global Clock: Region X6Y4
105. Clock Region Cell Placement per Global Clock: Region X7Y4
106. Clock Region Cell Placement per Global Clock: Region X0Y5
107. Clock Region Cell Placement per Global Clock: Region X1Y5
108. Clock Region Cell Placement per Global Clock: Region X2Y5
109. Clock Region Cell Placement per Global Clock: Region X3Y5
110. Clock Region Cell Placement per Global Clock: Region X4Y5
111. Clock Region Cell Placement per Global Clock: Region X5Y5
112. Clock Region Cell Placement per Global Clock: Region X6Y5
113. Clock Region Cell Placement per Global Clock: Region X7Y5
114. Clock Region Cell Placement per Global Clock: Region X0Y6
115. Clock Region Cell Placement per Global Clock: Region X1Y6
116. Clock Region Cell Placement per Global Clock: Region X2Y6
117. Clock Region Cell Placement per Global Clock: Region X3Y6
118. Clock Region Cell Placement per Global Clock: Region X4Y6
119. Clock Region Cell Placement per Global Clock: Region X5Y6
120. Clock Region Cell Placement per Global Clock: Region X6Y6
121. Clock Region Cell Placement per Global Clock: Region X7Y6
122. Clock Region Cell Placement per Global Clock: Region X0Y7
123. Clock Region Cell Placement per Global Clock: Region X1Y7
124. Clock Region Cell Placement per Global Clock: Region X2Y7
125. Clock Region Cell Placement per Global Clock: Region X3Y7
126. Clock Region Cell Placement per Global Clock: Region X4Y7
127. Clock Region Cell Placement per Global Clock: Region X5Y7
128. Clock Region Cell Placement per Global Clock: Region X6Y7
129. Clock Region Cell Placement per Global Clock: Region X7Y7
130. Clock Region Cell Placement per Global Clock: Region X0Y8
131. Clock Region Cell Placement per Global Clock: Region X1Y8
132. Clock Region Cell Placement per Global Clock: Region X2Y8
133. Clock Region Cell Placement per Global Clock: Region X3Y8
134. Clock Region Cell Placement per Global Clock: Region X4Y8
135. Clock Region Cell Placement per Global Clock: Region X5Y8
136. Clock Region Cell Placement per Global Clock: Region X6Y8
137. Clock Region Cell Placement per Global Clock: Region X7Y8
138. Clock Region Cell Placement per Global Clock: Region X0Y9
139. Clock Region Cell Placement per Global Clock: Region X1Y9
140. Clock Region Cell Placement per Global Clock: Region X2Y9
141. Clock Region Cell Placement per Global Clock: Region X3Y9
142. Clock Region Cell Placement per Global Clock: Region X4Y9
143. Clock Region Cell Placement per Global Clock: Region X5Y9
144. Clock Region Cell Placement per Global Clock: Region X6Y9
145. Clock Region Cell Placement per Global Clock: Region X7Y9
146. Clock Region Cell Placement per Global Clock: Region X0Y10
147. Clock Region Cell Placement per Global Clock: Region X1Y10
148. Clock Region Cell Placement per Global Clock: Region X2Y10
149. Clock Region Cell Placement per Global Clock: Region X3Y10
150. Clock Region Cell Placement per Global Clock: Region X4Y10
151. Clock Region Cell Placement per Global Clock: Region X5Y10
152. Clock Region Cell Placement per Global Clock: Region X6Y10
153. Clock Region Cell Placement per Global Clock: Region X7Y10
154. Clock Region Cell Placement per Global Clock: Region X0Y11
155. Clock Region Cell Placement per Global Clock: Region X1Y11
156. Clock Region Cell Placement per Global Clock: Region X2Y11
157. Clock Region Cell Placement per Global Clock: Region X3Y11
158. Clock Region Cell Placement per Global Clock: Region X4Y11
159. Clock Region Cell Placement per Global Clock: Region X5Y11
160. Clock Region Cell Placement per Global Clock: Region X6Y11
161. Clock Region Cell Placement per Global Clock: Region X7Y11

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   35 |       288 |  13 |            0 |     35 |
| BUFGCE_DIV |    0 |        48 |   0 |            0 |      0 |
| BUFGCTRL   |    1 |        96 |   1 |            0 |      1 |
| BUFG_GT    |   22 |       576 |  22 |            0 |     22 |
| MMCM       |    5 |        12 |   5 |            0 |      5 |
| PLL        |   10 |        24 |   4 |            0 |     10 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+----------------+---------------+--------------+-----------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint     | Site          | Clock Region | Root      | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                       | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Type                   |
+-----------+-----------+-----------------+----------------+---------------+--------------+-----------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
| g0        | src0      | BUFGCE/O        | BUFGCE_X0Y194* | BUFGCE_X0Y194 | X4Y8         | X3Y5      |                   |                85 |      720372 |               0 |        5.000 | clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                   | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                         | RM active (85),RM reserved (1)  |
| g1        | src1      | BUFG_GT/O       | BUFG_GT_X1Y84* | BUFG_GT_X1Y84 | X7Y3         | X7Y1(U)   | group_i0          |                29 |      107204 |               3 |        4.000 | microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O                                                                                                                                                                                                                                                                                           | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                  | RM active (29),RM reserved (67) |
| g2        | src1      | BUFG_GT/O       | BUFG_GT_X1Y86* | BUFG_GT_X1Y86 | X7Y3         | X7Y1(U)   | group_i0          |                 7 |        8349 |               0 |        2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O                                                                                                                                                                                                                                                                                           | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                  | RM active (7)                   |
| g3        | src1      | BUFG_GT/O       | BUFG_GT_X1Y92* | BUFG_GT_X1Y92 | X7Y3         | X7Y1(U)   |                   |                 4 |        4182 |               0 |        4.000 | diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                                                                                                         | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O                                                                                                                                                                                                                                                                                              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                 | RM active (4)                   |
| g4        | src1      | BUFG_GT/O       | BUFG_GT_X1Y93* | BUFG_GT_X1Y93 | X7Y3         | X7Y3      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g5        | src1      | BUFG_GT/O       | BUFG_GT_X1Y89* | BUFG_GT_X1Y89 | X7Y3         | X7Y1(U)   |                   |                 1 |          13 |               0 |     1000.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                   | RM active (1),Static (2)        |
| g6        | src1      | BUFG_GT/O       | BUFG_GT_X1Y78* | BUFG_GT_X1Y78 | X7Y3         | X7Y1(U)   |                   |                 1 |           1 |               0 |        8.000 | mcap_clk                                                                                                                                                                                                                                                                                                                                                                                         | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O                                                                                                                                                                                                                                                                                           | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                  | RM active (1),Static (2)        |
| g7        | src2      | BUFGCE/O        | PBlock         | BUFGCE_X0Y140 | X4Y5         | X4Y5      |                   |                22 |       30431 |               3 |        3.332 | mmcm_clkout0_1                                                                                                                                                                                                                                                                                                                                                                                   | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/u_bufg_divClk/O                                                                                                                                                                                                                                                                                      | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk                                                                                                                                                                                                                                                                               | RM active (22)                  |
| g8        | src3      | BUFGCE/O        | PBlock         | BUFGCE_X0Y43  | X4Y1         | X4Y1      |                   |                20 |       29323 |               3 |        3.332 | mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/u_bufg_divClk/O                                                                                                                                                                                                                                                                                      | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk                                                                                                                                                                                                                                                                               | RM active (20)                  |
| g9        | src4      | BUFGCE/O        | BUFGCE_X0Y80*  | BUFGCE_X0Y80  | X4Y3         | X3Y5      |                   |                48 |       26662 |               0 |       20.000 | clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                                | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                          | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                                                                                                                                                                                                                                                                | RM active (48),RM reserved (48) |
| g10       | src5      | BUFGCE/O        | BUFGCE_X0Y72*  | BUFGCE_X0Y72  | X4Y3         | X3Y5      |                   |                30 |       14158 |               0 |        2.222 | clk_out1_pfm_top_clkwiz_hbm_aclk_0                                                                                                                                                                                                                                                                                                                                                               | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                       | RM active (30),RM reserved (56) |
| g11       | src6      | BUFG_GT/O       | BUFG_GT_X1Y47* | BUFG_GT_X1Y47 | X7Y1         | X7Y1(U)   |                   |                 4 |        8332 |               0 |       10.000 | ref_clk                                                                                                                                                                                                                                                                                                                                                                                          | pfm_top_i/static_region/pcie/inst/bufg_gt_sysclk/O                                                                                                                                                                                                                                                                                                                                               | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                | RM active (4)                   |
| g12       | src7      | BUFGCE/O        | BUFGCE_X0Y265* | BUFGCE_X0Y265 | X4Y11        | X3Y5      |                   |                10 |        6168 |               0 |       20.000 | clk_out1_pfm_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                     | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                               | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                     | RM active (10),RM reserved (84) |
| g13       | src8      | BUFGCE/O        | BUFGCE_X0Y243* | BUFGCE_X0Y243 | X4Y10        | X7Y10     |                   |                 3 |        2954 |               0 |        4.000 | clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                        | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                                                                                                                                                                                                                                                                                                              | RM active (3),Static (3)        |
| g14       | src9      | BUFGCE/O        | PBlock         | BUFGCE_X0Y37  | X4Y1         | X4Y1      |                   |                 3 |        1634 |               0 |        6.664 | mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/u_bufg_riuClk/O                                                                                                                                                                                                                                                                                      | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                            | RM active (3)                   |
| g15       | src10     | BUFGCE/O        | PBlock         | BUFGCE_X0Y134 | X4Y5         | X4Y5      |                   |                 3 |        1634 |               0 |        6.664 | mmcm_clkout6_1                                                                                                                                                                                                                                                                                                                                                                                   | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/u_bufg_riuClk/O                                                                                                                                                                                                                                                                                      | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                            | RM active (3)                   |
| g16       | src11     | BUFGCE/O        | BUFGCE_X0Y196* | BUFGCE_X0Y196 | X4Y8         | X3Y5      |                   |                 5 |         660 |               1 |      160.000 | pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O                                                                                                                                                                                                                                                                                                           | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                                                      | RM active (5),RM reserved (82)  |
| g18       | src14     | BUFGCE/O        | BUFGCE_X0Y79*  | BUFGCE_X0Y79  | X4Y3         | X5Y6      |                   |                 9 |         511 |               3 |       10.000 | clk_out1_pfm_top_clkwiz_pcie_0                                                                                                                                                                                                                                                                                                                                                                   | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                                                                                                                                                                                                                                                                   | RM active (9),Static (17)       |
| g19       | src15     | BUFGCE/O        | BUFGCE_X0Y198* | BUFGCE_X0Y198 | X4Y8         | X7Y7      |                   |                 5 |         393 |               0 |      160.000 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                  | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                  | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                             | RM active (5),Static (5)        |
| g20       | src16     | BUFGCE/O        | BUFGCE_X0Y75*  | BUFGCE_X0Y75  | X4Y3         | X4Y3,X5Y2 |                   |                 3 |         292 |               0 |       50.000 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                              | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                         | RM active (3),Static (5)        |
| g21       | src17     | BUFGCE/O        | BUFGCE_X0Y82*  | BUFGCE_X0Y82  | X4Y3         | X4Y3,X5Y2 |                   |                 2 |          59 |               1 |      160.000 | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O                                                                                                                                                                                                                                                                                                           | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                                                      | RM active (2),Static (3)        |
| g22       | src18     | BUFGCE/O        | BUFGCE_X0Y202* | BUFGCE_X0Y202 | X4Y8         | X7Y8      |                   |                 3 |          54 |               1 |      100.000 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                       | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                       | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE                                                                                                                                                                                                                                            | RM active (3),Static (4)        |
| g23       | src19     | BUFGCE/O        | BUFGCE_X0Y280* | BUFGCE_X0Y280 | X4Y11        | X3Y5      |                   |                 2 |          38 |               1 |       10.000 | xmc_clk_p                                                                                                                                                                                                                                                                                                                                                                                        | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O                                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                  | RM active (2),RM reserved (84)  |
| g24       | src20     | BUFGCE/O        | BUFGCE_X0Y273* | BUFGCE_X0Y273 | X4Y11        | X3Y5      |                   |                 1 |          36 |               0 |        2.000 | clk_out1_pfm_top_clkwiz_kernel2_0                                                                                                                                                                                                                                                                                                                                                                | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                  | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                        | RM active (1),RM reserved (85)  |
| g25       | src21     | BUFG_GT/O       | BUFG_GT_X1Y10* | BUFG_GT_X1Y10 | X7Y0         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1),Static (1)        |
| g26       | src22     | BUFG_GT/O       | BUFG_GT_X1Y61* | BUFG_GT_X1Y61 | X7Y2         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g27       | src23     | BUFG_GT/O       | BUFG_GT_X1Y70* | BUFG_GT_X1Y70 | X7Y2         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g28       | src24     | BUFG_GT/O       | BUFG_GT_X1Y85* | BUFG_GT_X1Y85 | X7Y3         | X7Y3      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g29       | src25     | BUFG_GT/O       | BUFG_GT_X1Y87* | BUFG_GT_X1Y87 | X7Y3         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1),Static (1)        |
| g30       | src26     | BUFG_GT/O       | BUFG_GT_X1Y91* | BUFG_GT_X1Y91 | X7Y3         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1),Static (1)        |
| g31       | src27     | BUFG_GT/O       | BUFG_GT_X1Y22* | BUFG_GT_X1Y22 | X7Y0         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1),Static (1)        |
| g32       | src28     | BUFG_GT/O       | BUFG_GT_X1Y21* | BUFG_GT_X1Y21 | X7Y0         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1),Static (1)        |
| g33       | src29     | BUFG_GT/O       | BUFG_GT_X1Y15* | BUFG_GT_X1Y15 | X7Y0         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1),Static (1)        |
| g34       | src30     | BUFG_GT/O       | BUFG_GT_X1Y37* | BUFG_GT_X1Y37 | X7Y1         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g35       | src31     | BUFG_GT/O       | BUFG_GT_X1Y43* | BUFG_GT_X1Y43 | X7Y1         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g36       | src32     | BUFG_GT/O       | BUFG_GT_X1Y29* | BUFG_GT_X1Y29 | X7Y1         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g37       | src33     | BUFG_GT/O       | BUFG_GT_X1Y35* | BUFG_GT_X1Y35 | X7Y1         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g38       | src34     | BUFG_GT/O       | BUFG_GT_X1Y53* | BUFG_GT_X1Y53 | X7Y2         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g39       | src35     | BUFG_GT/O       | BUFG_GT_X1Y59* | BUFG_GT_X1Y59 | X7Y2         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g40       | src36     | BUFGCE/O        | PBlock         | BUFGCE_X0Y44  | X4Y1         | X4Y1      |                   |                 3 |          17 |               0 |        9.996 | c0_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/u_bufg_inst/O                                                                                                                                                                                                                                                                                        | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/sys_clk_in_bufg                                                                                                                                                                                                                                                                       | RM active (3)                   |
| g41       | src36     | BUFGCE/O        | PBlock         | BUFGCE_X0Y38  | X4Y1         | X4Y1      | n/a               |                 1 |           0 |               1 |        9.996 | c0_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_clk_in_BUFG_inst/O                                                                                                                                                                                                                                                | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_clk_in_BUFGCE                                                                                                                                                                                                                                      | RM active (1)                   |
| g42       | src37     | BUFGCE/O        | PBlock         | BUFGCE_X0Y123 | X4Y5         | X4Y4      |                   |                 1 |          17 |               0 |        9.996 | c1_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/u_bufg_inst/O                                                                                                                                                                                                                                                                                        | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/sys_clk_in_bufg                                                                                                                                                                                                                                                                       | RM active (1),RM reserved (1)   |
| g43       | src38     | BUFGCE/O        | PBlock         | BUFGCE_X0Y69  | X4Y2         | X4Y2      | n/a               |                 9 |           0 |            1152 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/ce_r_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                   | pfm_top_i/dynamic_region/gemm0_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                                                                                                                     | RM active (9),RM reserved (1)   |
| g44       | src39     | BUFGCE/O        | PBlock         | BUFGCE_X0Y63  | X4Y2         | X4Y2      | n/a               |                17 |           0 |            1504 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2                                                                                                                                                                                                                                                                                        | RM active (17),RM reserved (5)  |
| g45       | src40     | BUFGCE/O        | PBlock         | BUFGCE_X0Y54  | X4Y2         | X4Y2      | n/a               |                24 |           0 |            4096 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                             | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2                                                                                                                                                                                                                                                                                       | RM active (24),RM reserved (2)  |
| g46       | src41     | BUFGCE/O        | PBlock         | BUFGCE_X0Y141 | X4Y5         | X4Y5      | n/a               |                18 |           0 |            2048 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                             | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2                                                                                                                                                                                                                                                                                       | RM active (18),RM reserved (9)  |
| g47       | src42     | BUFGCE/O        | PBlock         | BUFGCE_X0Y142 | X4Y5         | X4Y5      | n/a               |                12 |           0 |            1504 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2                                                                                                                                                                                                                                                                                        | RM active (12),RM reserved (5)  |
| g48       | src43     | BUFGCE/O        | PBlock         | BUFGCE_X0Y126 | X4Y5         | X4Y5      | n/a               |                28 |           0 |           16384 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2                                                                                                                                                                                                                                                                                        | RM active (28)                  |
| g49       | src44     | BUFGCE/O        | PBlock         | BUFGCE_X0Y130 | X4Y5         | X4Y5      | n/a               |                27 |           0 |            8192 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2                                                                                                                                                                                                                                                                                        | RM active (27),RM reserved (1)  |
| g50       | src45     | BUFGCE/O        | PBlock         | BUFGCE_X0Y138 | X4Y5         | X4Y5      | n/a               |                24 |           0 |            4096 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2                                                                                                                                                                                                                                                                                        | RM active (24),RM reserved (4)  |
| g51       | src46     | BUFGCE/O        | PBlock         | BUFGCE_X0Y135 | X4Y5         | X4Y5      | n/a               |                26 |           0 |            4096 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                             | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2                                                                                                                                                                                                                                                                                       | RM active (26)                  |
| g52       | src47     | BUFGCE/O        | PBlock         | BUFGCE_X0Y221 | X4Y9         | X4Y9      | n/a               |                18 |           0 |            2048 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                             | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2                                                                                                                                                                                                                                                                                       | RM active (18),RM reserved (7)  |
| g53       | src48     | BUFGCE/O        | PBlock         | BUFGCE_X0Y227 | X4Y9         | X4Y9      | n/a               |                13 |           0 |            1504 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2                                                                                                                                                                                                                                                                                        | RM active (13),RM reserved (6)  |
| g54       | src49     | BUFGCE/O        | PBlock         | BUFGCE_X0Y231 | X4Y9         | X4Y9      | n/a               |                28 |           0 |           16384 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2                                                                                                                                                                                                                                                                                        | RM active (28)                  |
| g55       | src50     | BUFGCE/O        | PBlock         | BUFGCE_X0Y234 | X4Y9         | X4Y9      | n/a               |                27 |           0 |            8192 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2                                                                                                                                                                                                                                                                                        | RM active (27),RM reserved (1)  |
| g56       | src51     | BUFGCE/O        | PBlock         | BUFGCE_X0Y238 | X4Y9         | X4Y9      | n/a               |                25 |           0 |            4096 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2                                                                                                                                                                                                                                                                                        | RM active (25),RM reserved (3)  |
| g57       | src52     | BUFGCE/O        | PBlock         | BUFGCE_X0Y237 | X4Y9         | X4Y9      | n/a               |                21 |           0 |            4096 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                             | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2                                                                                                                                                                                                                                                                                       | RM active (21)                  |
+-----------+-----------+-----------------+----------------+---------------+--------------+-----------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** PR Clock Type column represents the clock spine usage in the clock regions (by module requirement)
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the driver. Please check for potential conflicts.
***** In Root column, symbol '(U)' indicates that the Root value matches the USER_CLOCK_ROOT (user-assigned root)


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint           | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                                                                                                                                                                                                                                                                                                    | Driver Pin                                                                                                                                                                                                                                                                                                                                                                      | Net                                                                                                                                                                                                                                                                                                                | PR Clock Source    |
+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| src0      | g0        | MMCME4_ADV/CLKOUT0     | MMCM_X0Y8*           | MMCM_X0Y8           | X4Y8         |           1 |               0 |               5.000 | clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                        | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                  | Static             |
| src1      | g1        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src1      | g2        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src1      | g3        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src1      | g4        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src1      | g5        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src1      | g6        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src2      | g7        | MMCME4_ADV/CLKOUT0     | MMCM_X0Y5*           | MMCM_X0Y5           | X4Y5         |           1 |               0 |               3.332 | mmcm_clkout0_1                                                                                                                                                                                                                                                                                                                                                                  | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                                                                           | RM: dynamic_region |
| src3      | g8        | MMCME4_ADV/CLKOUT0     | MMCM_X0Y1*           | MMCM_X0Y1           | X4Y1         |           1 |               0 |               3.332 | mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                                                                           | RM: dynamic_region |
| src4      | g9        | PLLE4_ADV/CLKOUT0      | PLL_X0Y6*            | PLL_X0Y6            | X4Y3         |           1 |               0 |              20.000 | clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                               | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/plle4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                        | Static             |
| src5      | g10       | MMCME4_ADV/CLKOUT0     | MMCM_X0Y3*           | MMCM_X0Y3           | X4Y3         |           1 |               0 |               2.222 | clk_out1_pfm_top_clkwiz_hbm_aclk_0                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                      | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_pfm_top_clkwiz_hbm_aclk_0                                                                                                                                                                                              | Static             |
| src6      | g11       | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X1Y1*   | GTYE4_COMMON_X1Y1   | X7Y1         |           2 |               0 |              10.000 | ref_clk                                                                                                                                                                                                                                                                                                                                                                         | pfm_top_i/static_region/base_clocking/buf_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2                                                                                                                                                                                                                                                                 | pfm_top_i/static_region/base_clocking/buf_refclk_ibuf/U0/IBUF_DS_ODIV2[0]                                                                                                                                                                                                                                          | Static             |
| src7      | g12       | PLLE4_ADV/CLKOUT0      | PLL_X0Y23*           | PLL_X0Y23           | X4Y11        |           1 |               0 |              20.000 | clk_out1_pfm_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                    | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                     | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1_pfm_top_clk_wiz_0_0                                                                                                                                                                                                                                  | Static             |
| src8      | g13       | PLLE4_ADV/CLKOUT0      | PLL_X0Y20*           | PLL_X0Y20           | X4Y10        |           1 |               0 |               4.000 | clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/plle4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                              | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                    | Static             |
| src9      | g14       | MMCME4_ADV/CLKOUT6     | MMCM_X0Y1*           | MMCM_X0Y1           | X4Y1         |           1 |               0 |               6.664 | mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                                                                           | RM: dynamic_region |
| src10     | g15       | MMCME4_ADV/CLKOUT6     | MMCM_X0Y5*           | MMCM_X0Y5           | X4Y5         |           1 |               0 |               6.664 | mmcm_clkout6_1                                                                                                                                                                                                                                                                                                                                                                  | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                                                                           | RM: dynamic_region |
| src11     | g16       | FDRE/Q                 | SLICE_X223Y531*      | SLICE_X223Y531      | X7Y8         |           1 |               1 |             160.000 | pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                       | Static             |
| src12     | g17       | BUFGCE/O               | BUFGCE_X0Y82*        | BUFGCE_X0Y82        | X4Y3         |          59 |               1 |             160.000 | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O                                                                                                                                                                                                                                                                                          | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                       | Static             |
| src13     | g17       | BUFGCE/O               | BUFGCE_X0Y75*        | BUFGCE_X0Y75        | X4Y3         |           0 |               0 |              50.000 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                             | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                          | Static             |
| src14     | g18       | PLLE4_ADV/CLKOUT0      | PLL_X0Y7*            | PLL_X0Y7            | X4Y3         |           1 |               0 |              10.000 | clk_out1_pfm_top_clkwiz_pcie_0                                                                                                                                                                                                                                                                                                                                                  | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/plle4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                   | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1_pfm_top_clkwiz_pcie_0                                                                                                                                                                                                                              | Static             |
| src15     | g19       | LUT6/O                 | SLICE_X206Y511*      | SLICE_X206Y511      | X7Y8         |           1 |               0 |             160.000 | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O                                                                                                                                                                                                                                                         | pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]                                                                                                                                                                                                     | Static             |
| src16     | g20       | BSCANE2/TCK            | CONFIG_SITE_X0Y0*    | CONFIG_SITE_X0Y0    | X7Y1         |           1 |               0 |              50.000 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                             | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                                                                                                      | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs                                                                                                                                                                                      | Static             |
| src17     | g21       | FDRE/Q                 | SLICE_X228Y587*      | SLICE_X228Y587      | X7Y9         |           1 |               1 |             160.000 | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                       | Static             |
| src18     | g22       | LUT3/O                 | SLICE_X206Y165*      | SLICE_X206Y165      | X7Y2         |           1 |               7 |             160.000 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                             | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O                                                                                                                                                                                                                                                                                                      | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/update                                                                                                                                                                                                                                                  | Static             |
| src19     | g23       | IBUFCTRL/O             | IOB_X0Y593*          | IOB_X0Y593          | X4Y11        |           1 |               0 |              10.000 | xmc_clk_p                                                                                                                                                                                                                                                                                                                                                                       | pfm_top_i/static_region/base_clocking/xmc_clk_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                         | pfm_top_i/static_region/base_clocking/xmc_clk_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O                                                                                                                                                                                                                          | Static             |
| src20     | g24       | MMCME4_ADV/CLKOUT0     | MMCM_X0Y11*          | MMCM_X0Y11          | X4Y11        |           1 |               0 |               2.000 | clk_out1_pfm_top_clkwiz_kernel2_0                                                                                                                                                                                                                                                                                                                                               | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                       | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_pfm_top_clkwiz_kernel2_0                                                                                                                                                                                                | Static             |
| src21     | g25       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y0*  | GTYE4_CHANNEL_X1Y0  | X7Y0         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] | Static             |
| src22     | g26       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y10* | GTYE4_CHANNEL_X1Y10 | X7Y2         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] | Static             |
| src23     | g27       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y11* | GTYE4_CHANNEL_X1Y11 | X7Y2         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src24     | g28       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y12* | GTYE4_CHANNEL_X1Y12 | X7Y3         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] | Static             |
| src25     | g29       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y13* | GTYE4_CHANNEL_X1Y13 | X7Y3         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] | Static             |
| src26     | g30       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y14* | GTYE4_CHANNEL_X1Y14 | X7Y3         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] | Static             |
| src27     | g31       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y1*  | GTYE4_CHANNEL_X1Y1  | X7Y0         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] | Static             |
| src28     | g32       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y2*  | GTYE4_CHANNEL_X1Y2  | X7Y0         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] | Static             |
| src29     | g33       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y3*  | GTYE4_CHANNEL_X1Y3  | X7Y0         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src30     | g34       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y4*  | GTYE4_CHANNEL_X1Y4  | X7Y1         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] | Static             |
| src31     | g35       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y5*  | GTYE4_CHANNEL_X1Y5  | X7Y1         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] | Static             |
| src32     | g36       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y6*  | GTYE4_CHANNEL_X1Y6  | X7Y1         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] | Static             |
| src33     | g37       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y7*  | GTYE4_CHANNEL_X1Y7  | X7Y1         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src34     | g38       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y8*  | GTYE4_CHANNEL_X1Y8  | X7Y2         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] | Static             |
| src35     | g39       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y9*  | GTYE4_CHANNEL_X1Y9  | X7Y2         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] | Static             |
| src36     | g40       | IBUFCTRL/O             | IOB_X0Y75*           | IOB_X0Y75           | X4Y1         |           2 |               0 |               9.996 | c0_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O                                                                                                                                                                                                        | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/O                                                                                                                                                         | RM: dynamic_region |
| src36     | g41       | IBUFCTRL/O             | IOB_X0Y75*           | IOB_X0Y75           | X4Y1         |           2 |               0 |               9.996 | c0_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O                                                                                                                                                                                                        | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/O                                                                                                                                                         | RM: dynamic_region |
| src37     | g42       | IBUFCTRL/O             | IOB_X0Y286*          | IOB_X0Y286          | X4Y5         |           1 |               1 |               9.996 | c1_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O                                                                                                                                                                                                        | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/O                                                                                                                                                         | RM: dynamic_region |
| src38     | g43       | LUT2/O                 | PBlock               | SLICE_X100Y143      | X3Y2         |           1 |               1 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/gemm0_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/ce_r_i_1/O                                                                                                                                                                                                                                                                                             | pfm_top_i/dynamic_region/gemm0_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0]_bufg_place                                                                                                                                                                                                                           | RM: dynamic_region |
| src39     | g44       | LUT2/O                 | PBlock               | SLICE_X77Y98        | X2Y1         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1/O                                                                                                                                                                                                                                                                                        | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2_bufg_place                                                                                                                                                                                                              | RM: dynamic_region |
| src40     | g45       | LUT1/O                 | PBlock               | SLICE_X69Y92        | X2Y1         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1/O                                                                                                                                                                                                                                                                                       | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2_bufg_place                                                                                                                                                                                                             | RM: dynamic_region |
| src41     | g46       | LUT1/O                 | PBlock               | SLICE_X86Y320       | X2Y5         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1/O                                                                                                                                                                                                                                                                                       | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2_bufg_place                                                                                                                                                                                                             | RM: dynamic_region |
| src42     | g47       | LUT2/O                 | PBlock               | SLICE_X83Y323       | X2Y5         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1/O                                                                                                                                                                                                                                                                                        | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2_bufg_place                                                                                                                                                                                                              | RM: dynamic_region |
| src43     | g48       | LUT1/O                 | PBlock               | SLICE_X83Y323       | X2Y5         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1/O                                                                                                                                                                                                                                                                                        | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2_bufg_place                                                                                                                                                                                                              | RM: dynamic_region |
| src44     | g49       | LUT1/O                 | PBlock               | SLICE_X85Y322       | X2Y5         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1/O                                                                                                                                                                                                                                                                                        | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2_bufg_place                                                                                                                                                                                                              | RM: dynamic_region |
| src45     | g50       | LUT1/O                 | PBlock               | SLICE_X85Y322       | X2Y5         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1/O                                                                                                                                                                                                                                                                                        | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2_bufg_place                                                                                                                                                                                                              | RM: dynamic_region |
| src46     | g51       | LUT1/O                 | PBlock               | SLICE_X85Y322       | X2Y5         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1/O                                                                                                                                                                                                                                                                                       | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2_bufg_place                                                                                                                                                                                                             | RM: dynamic_region |
| src47     | g52       | LUT1/O                 | PBlock               | SLICE_X60Y588       | X2Y9         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1/O                                                                                                                                                                                                                                                                                       | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2_bufg_place                                                                                                                                                                                                             | RM: dynamic_region |
| src48     | g53       | LUT2/O                 | PBlock               | SLICE_X59Y590       | X2Y9         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1/O                                                                                                                                                                                                                                                                                        | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2_bufg_place                                                                                                                                                                                                              | RM: dynamic_region |
| src49     | g54       | LUT1/O                 | PBlock               | SLICE_X59Y590       | X2Y9         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1/O                                                                                                                                                                                                                                                                                        | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2_bufg_place                                                                                                                                                                                                              | RM: dynamic_region |
| src50     | g55       | LUT1/O                 | PBlock               | SLICE_X60Y590       | X2Y9         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1/O                                                                                                                                                                                                                                                                                        | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2_bufg_place                                                                                                                                                                                                              | RM: dynamic_region |
| src51     | g56       | LUT1/O                 | PBlock               | SLICE_X60Y586       | X2Y9         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1/O                                                                                                                                                                                                                                                                                        | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2_bufg_place                                                                                                                                                                                                              | RM: dynamic_region |
| src52     | g57       | LUT1/O                 | PBlock               | SLICE_X76Y591       | X2Y9         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1/O                                                                                                                                                                                                                                                                                       | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2_bufg_place                                                                                                                                                                                                             | RM: dynamic_region |
+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock source. Please check for potential conflicts.


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y0              |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y0              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |    13 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |    13 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y0              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y0              |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y0              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y1              |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |    15 |    24 |     4 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
|  *RP1             |    15 |    24 |     4 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X5Y1              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y1              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y1              |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     5 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y2              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |    14 |    24 |     3 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |    14 |    24 |     3 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y2              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y2              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y2              |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |    13 |    24 |     5 |    24 |     0 |     4 |     1 |     8 |     0 |     0 |     1 |     1 |     2 |     2 |
|  *RP1             |    16 |    24 |     5 |     0 |     0 |     0 |     1 |     0 |     0 |     0 |     1 |     0 |     2 |     0 |
| X5Y3              |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y3              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y3              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     9 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y4              |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |    17 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |    17 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y4              |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y4              |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y4              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y5              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |    16 |    24 |     9 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
|  *RP1             |    17 |    24 |     9 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X5Y5              |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y5              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y5              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y6              |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |    16 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |    16 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y6              |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y6              |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y6              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y7              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y7              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |    14 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |    14 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y7              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y7              |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y7              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y8              |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y8              |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y8              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |    15 |    24 |     4 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
|  *RP1             |    17 |    24 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     0 |     0 |
| X5Y8              |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y8              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y8              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y9              |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y9              |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y9              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y9              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y9              |    14 |    24 |     6 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |    14 |    24 |     6 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y9              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y9              |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y9              |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y10             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y10             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y10             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y10             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y10             |    14 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     1 |     2 |
|  *RP1             |    15 |    24 |     1 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |
| X5Y10             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y10             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y10             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y11             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y11             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y11             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y11             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y11             |    14 |    24 |     3 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     1 |     2 |
|  *RP1             |    14 |    24 |     3 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |
| X5Y11             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y11             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y11             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts
** RP to Reconfigurable Instance Names Translation:
***  RP1: pfm_top_i/dynamic_region


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      9 |      24 |   2004 |   29760 |      0 |    6720 |     10 |      48 |      0 |       0 |     70 |      72 |      0 |       4 |      0 |       1 |
|  *RP1             |      9 |      24 |   2004 |   29760 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |      72 |      0 |       4 |      0 |       4 |
| X1Y0              |      9 |      24 |   4876 |   24960 |      0 |    6720 |     16 |      48 |      0 |      16 |     71 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |   4876 |   24960 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y0              |     10 |      24 |   8954 |   36480 |     96 |    7680 |     34 |      72 |      0 |       0 |     90 |      90 |      0 |       0 |      0 |       0 |
|  *RP1             |     10 |      24 |   8954 |   36480 |     96 |    7680 |      0 |     108 |      0 |       0 |      0 |      90 |      0 |       0 |      0 |       0 |
| X3Y0              |     10 |      24 |   5810 |   21120 |    634 |    5760 |     10 |      24 |      0 |      16 |     54 |      54 |      0 |       0 |      0 |       0 |
|  *RP1             |     10 |      24 |   5810 |   21120 |    634 |    5760 |      0 |      36 |      0 |      16 |      0 |      54 |      0 |       0 |      0 |       0 |
| X4Y0              |     13 |      24 |   8959 |   27840 |    112 |    6240 |     48 |      48 |      0 |      16 |     72 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     13 |      24 |   8959 |   27840 |    112 |    6240 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y0              |     10 |      24 |   6954 |   28800 |      0 |    6720 |      4 |      24 |      0 |      16 |     90 |      90 |      0 |       0 |      0 |       0 |
|  *RP1             |     10 |      24 |   6954 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
| X6Y0              |      9 |      24 |   5491 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |     90 |      90 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |   5491 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
| X7Y0              |     10 |      24 |   1194 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |     31 |      36 |      4 |       4 |      0 |       1 |
|  *RP1             |     14 |      24 |   1194 |   25920 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |      36 |      0 |       4 |      0 |       4 |
| X0Y1              |     10 |      24 |   8523 |   29760 |      0 |    6720 |     31 |      48 |      0 |       0 |     92 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     10 |      24 |   8523 |   29760 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y1              |     11 |      24 |   9406 |   24960 |    162 |    6720 |     46 |      48 |      0 |      16 |     96 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     11 |      24 |   9406 |   24960 |    162 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |     12 |      24 |  13390 |   36480 |   1980 |    7680 |     60 |      72 |      0 |       0 |    120 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |  13390 |   36480 |   1980 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y1              |     12 |      24 |   7044 |   21120 |    192 |    5760 |     20 |      24 |      0 |      16 |     72 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |   7044 |   21120 |    192 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y1              |     15 |      24 |   8903 |   27840 |    446 |    6240 |     31 |      48 |      0 |      16 |     96 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     15 |      24 |   8903 |   27840 |    446 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y1              |     12 |      24 |   8704 |   28800 |      0 |    6720 |      2 |      24 |      0 |      16 |    120 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |   8704 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y1              |     12 |      24 |   8478 |   28800 |      0 |    6720 |      6 |      24 |      0 |      16 |    114 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |   8478 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y1              |     16 |      24 |   8674 |   25920 |     18 |    6720 |      6 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y2              |     11 |      24 |  11200 |   29760 |     64 |    6720 |     37 |      48 |      0 |       0 |     84 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     11 |      24 |  11200 |   29760 |     64 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y2              |     12 |      24 |  11551 |   24960 |    706 |    6720 |     46 |      48 |      0 |      16 |     95 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |  11551 |   24960 |    706 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |     12 |      24 |  15451 |   36480 |   2662 |    7680 |     68 |      72 |      0 |       0 |    119 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |  15451 |   36480 |   2662 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y2              |     12 |      24 |   7537 |   21120 |    992 |    5760 |     10 |      24 |      0 |      16 |     70 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |   7537 |   21120 |    992 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y2              |     14 |      24 |  10991 |   27840 |    580 |    6240 |     33 |      48 |      0 |      16 |     96 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |  10991 |   27840 |    580 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y2              |     14 |      24 |  10370 |   28800 |    528 |    6720 |     22 |      24 |      0 |      16 |    120 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |  10370 |   28800 |    528 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y2              |     14 |      24 |   7816 |   28800 |      0 |    6720 |     12 |      24 |      0 |      16 |     97 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |   7816 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y2              |     16 |      24 |  11823 |   25920 |    951 |    6720 |      5 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y3              |     10 |      24 |  10546 |   27840 |     86 |    5760 |      6 |      48 |      0 |       0 |     42 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     10 |      24 |  10546 |   27840 |     86 |    5760 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y3              |     10 |      24 |  11569 |   23040 |    741 |    5760 |     28 |      48 |      0 |      16 |     90 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     10 |      24 |  11569 |   23040 |    741 |    5760 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |     12 |      24 |  15008 |   34560 |    916 |    6720 |     18 |      72 |      0 |       0 |    119 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |  15008 |   34560 |    916 |    6720 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y3              |     12 |      24 |   8780 |   19200 |    108 |    4800 |     12 |      24 |      0 |      16 |     69 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |   8780 |   19200 |    108 |    4800 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y3              |     13 |      24 |  11096 |   25920 |      3 |    5280 |     22 |      48 |      0 |      16 |     93 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     16 |      24 |  11096 |   25920 |      3 |    5280 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y3              |     11 |      24 |   9062 |   26880 |      6 |    5760 |      4 |      24 |      0 |      16 |    119 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |   9062 |   26880 |      6 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y3              |     10 |      24 |   6797 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |     80 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     11 |      24 |   6797 |   26880 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y3              |     10 |      24 |  13225 |   24000 |    845 |    5760 |     40 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      1 |       1 |
| X0Y4              |     14 |      24 |  11563 |   27840 |    864 |    5760 |     28 |      48 |      0 |       0 |     84 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     14 |      24 |  11563 |   27840 |    864 |    5760 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y4              |     15 |      24 |  10442 |   23040 |    464 |    5760 |     25 |      48 |      0 |      16 |     92 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     15 |      24 |  10442 |   23040 |    464 |    5760 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y4              |     15 |      24 |  15401 |   34560 |    151 |    6720 |     58 |      72 |      0 |       0 |    116 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     15 |      24 |  15401 |   34560 |    151 |    6720 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y4              |     15 |      24 |   8674 |   19200 |     10 |    4800 |     15 |      24 |      0 |      16 |     70 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     15 |      24 |   8674 |   19200 |     10 |    4800 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |     17 |      24 |   9960 |   25920 |    224 |    5280 |     48 |      48 |      0 |      16 |     90 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     17 |      24 |   9960 |   25920 |    224 |    5280 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y4              |     16 |      24 |   9386 |   26880 |      0 |    5760 |      7 |      24 |      0 |      16 |    120 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     16 |      24 |   9386 |   26880 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y4              |     15 |      24 |   5891 |   26880 |     34 |    5760 |      0 |      24 |      0 |      16 |     82 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     15 |      24 |   5891 |   26880 |     34 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y4              |      6 |      24 |  12559 |   24000 |      3 |    5760 |     22 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |     13 |      24 |  14081 |   29760 |   3056 |    6720 |      7 |      48 |      0 |       0 |     74 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     13 |      24 |  14081 |   29760 |   3056 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y5              |     14 |      24 |  10434 |   24960 |   1360 |    6720 |     32 |      48 |      0 |      16 |     90 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |  10434 |   24960 |   1360 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y5              |     14 |      24 |  14652 |   36480 |    493 |    7680 |     72 |      72 |      0 |       0 |    120 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |  14652 |   36480 |    493 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y5              |     14 |      24 |   8330 |   21120 |     11 |    5760 |     24 |      24 |      0 |      16 |     70 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |   8330 |   21120 |     11 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |     16 |      24 |   9622 |   27840 |    355 |    6240 |     37 |      48 |      0 |      16 |     92 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     17 |      24 |   9622 |   27840 |    355 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y5              |     16 |      24 |   9907 |   28800 |      3 |    6720 |     14 |      24 |      0 |      16 |    120 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     16 |      24 |   9907 |   28800 |      3 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y5              |     14 |      24 |   6348 |   28800 |      0 |    6720 |     14 |      24 |      0 |      16 |     80 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |   6348 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y5              |      6 |      24 |  12075 |   25920 |      2 |    6720 |     44 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y6              |     15 |      24 |  13724 |   29760 |   1568 |    6720 |     41 |      48 |      0 |       0 |     81 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     15 |      24 |  13724 |   29760 |   1568 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y6              |     15 |      24 |  11293 |   24960 |    512 |    6720 |     46 |      48 |      0 |      16 |     93 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     15 |      24 |  11293 |   24960 |    512 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y6              |     15 |      24 |  15622 |   36480 |   1119 |    7680 |     66 |      72 |      0 |       0 |    117 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     15 |      24 |  15622 |   36480 |   1119 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y6              |     15 |      24 |   8170 |   21120 |      9 |    5760 |      4 |      24 |      0 |      16 |     69 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     15 |      24 |   8170 |   21120 |      9 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |     16 |      24 |  11087 |   27840 |    169 |    6240 |     24 |      48 |      0 |      16 |     94 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     16 |      24 |  11087 |   27840 |    169 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y6              |     16 |      24 |  11279 |   28800 |     90 |    6720 |     14 |      24 |      0 |      16 |    120 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     16 |      24 |  11279 |   28800 |     90 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y6              |     15 |      24 |   7728 |   28800 |     41 |    6720 |      4 |      24 |      0 |      16 |     99 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     15 |      24 |   7728 |   28800 |     41 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y6              |      5 |      24 |   9629 |   25920 |      9 |    6720 |     47 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y7              |     14 |      24 |   9528 |   27840 |      0 |    5760 |     16 |      48 |      0 |       0 |     51 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     14 |      24 |   9528 |   27840 |      0 |    5760 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y7              |     14 |      24 |  10767 |   23040 |    317 |    5760 |     26 |      48 |      0 |      16 |     89 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |  10767 |   23040 |    317 |    5760 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y7              |     14 |      24 |  15743 |   34560 |    299 |    6720 |     28 |      72 |      0 |       0 |    108 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |  15743 |   34560 |    299 |    6720 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y7              |     14 |      24 |   9563 |   19200 |     64 |    4800 |      0 |      24 |      0 |      16 |     68 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |   9563 |   19200 |     64 |    4800 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |     14 |      24 |  11108 |   25920 |    577 |    5280 |     15 |      48 |      0 |      16 |     90 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |  11108 |   25920 |    577 |    5280 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y7              |     14 |      24 |   9888 |   26880 |     18 |    5760 |      0 |      24 |      0 |      16 |    111 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |   9888 |   26880 |     18 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y7              |     13 |      24 |   4679 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |     81 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     13 |      24 |   4679 |   26880 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y7              |      7 |      24 |   8555 |   24000 |      5 |    5760 |     48 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y8              |     13 |      24 |   1900 |   27840 |      0 |    5760 |      4 |      48 |      0 |       0 |     41 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     13 |      24 |   1900 |   27840 |      0 |    5760 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y8              |     13 |      24 |   7288 |   23040 |      0 |    5760 |     26 |      48 |      0 |      16 |     89 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     13 |      24 |   7288 |   23040 |      0 |    5760 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y8              |     14 |      24 |  13988 |   34560 |    849 |    6720 |     54 |      72 |      0 |       0 |    120 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |  13988 |   34560 |    849 |    6720 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y8              |     14 |      24 |   8787 |   19200 |    314 |    4800 |      9 |      24 |      0 |      16 |     70 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |   8787 |   19200 |    314 |    4800 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y8              |     15 |      24 |  10453 |   25920 |    539 |    5280 |     33 |      48 |      0 |      16 |     91 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     17 |      24 |  10453 |   25920 |    539 |    5280 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y8              |     15 |      24 |  11773 |   26880 |    147 |    5760 |      6 |      24 |      0 |      16 |    109 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     17 |      24 |  11773 |   26880 |    147 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y8              |     12 |      24 |  12570 |   26880 |    796 |    5760 |      0 |      24 |      0 |      16 |     64 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |  12570 |   26880 |    796 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y8              |      4 |      24 |  17549 |   24000 |     32 |    5760 |     46 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y9              |     13 |      24 |   5873 |   29760 |      0 |    6720 |     24 |      48 |      0 |       0 |     81 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     13 |      24 |   5873 |   29760 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y9              |     13 |      24 |   9228 |   24960 |      0 |    6720 |     47 |      48 |      0 |      16 |     96 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     13 |      24 |   9228 |   24960 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y9              |     14 |      24 |  14153 |   36480 |   1775 |    7680 |     72 |      72 |      0 |       0 |    120 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |  14153 |   36480 |   1775 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y9              |     14 |      24 |   7241 |   21120 |    123 |    5760 |     20 |      24 |      0 |      16 |     72 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |   7241 |   21120 |    123 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y9              |     14 |      24 |   9487 |   27840 |      5 |    6240 |     30 |      48 |      0 |      16 |     96 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |   9487 |   27840 |      5 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y9              |     14 |      24 |   9349 |   28800 |     62 |    6720 |     12 |      24 |      0 |      16 |    120 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     15 |      24 |   9349 |   28800 |     62 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y9              |     13 |      24 |   9683 |   28800 |    199 |    6720 |      0 |      24 |      0 |      16 |     94 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     13 |      24 |   9683 |   28800 |    199 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y9              |     11 |      24 |  12292 |   25920 |    171 |    6720 |     48 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y10             |     13 |      24 |   6150 |   29760 |      0 |    6720 |     24 |      48 |      0 |       0 |     96 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     13 |      24 |   6150 |   29760 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y10             |     13 |      24 |   9764 |   24960 |      0 |    6720 |     48 |      48 |      0 |      16 |     96 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     13 |      24 |   9764 |   24960 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y10             |     14 |      24 |  15333 |   36480 |   2144 |    7680 |     70 |      72 |      0 |       0 |    119 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |  15333 |   36480 |   2144 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y10             |     14 |      24 |   7488 |   21120 |   1296 |    5760 |     20 |      24 |      0 |      16 |     71 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |   7488 |   21120 |   1296 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y10             |     14 |      24 |   6721 |   27840 |    384 |    6240 |     28 |      48 |      0 |      16 |     96 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     15 |      24 |   6721 |   27840 |    384 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y10             |     14 |      24 |   7898 |   28800 |      0 |    6720 |     14 |      24 |      0 |      16 |    120 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     16 |      24 |   7898 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y10             |     14 |      24 |   6336 |   28800 |      0 |    6720 |     16 |      24 |      0 |      16 |     91 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     15 |      24 |   6336 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y10             |      6 |      24 |  12755 |   25920 |    377 |    6720 |     47 |      48 |      0 |       0 |      4 |      48 |      0 |       4 |      0 |       0 |
| X0Y11             |     12 |      24 |   4035 |   27840 |      0 |    5760 |      2 |      48 |      0 |       0 |     75 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     12 |      24 |   4035 |   27840 |      0 |    5760 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y11             |     13 |      24 |   5570 |   23040 |      0 |    5760 |     12 |      48 |      0 |      16 |     91 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     13 |      24 |   5570 |   23040 |      0 |    5760 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y11             |     13 |      24 |  10629 |   34560 |   1472 |    6720 |      6 |      72 |      0 |       0 |    109 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     13 |      24 |  10629 |   34560 |   1472 |    6720 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y11             |     13 |      24 |   6325 |   19200 |    976 |    4800 |      0 |      24 |      0 |      16 |     69 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     13 |      24 |   6325 |   19200 |    976 |    4800 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y11             |     14 |      24 |   6027 |   25920 |    304 |    5280 |      0 |      48 |      0 |      16 |     96 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |   6027 |   25920 |    304 |    5280 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y11             |     13 |      24 |   5050 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |    115 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     13 |      24 |   5050 |   26880 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y11             |     12 |      24 |   4085 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |     61 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |   4085 |   26880 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y11             |      4 |      24 |   9895 |   24000 |    271 |    5760 |     47 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts
** RP to Reconfigurable Instance Names Translation:
***  RP1: pfm_top_i/dynamic_region


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules - Total Usage Sums of Static and RP modules
+-----+----+----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 |
+-----+----+----+----+----+----+----+----+----+
| Y11 | 12 | 13 | 13 | 13 | 14 | 13 | 12 |  4 |
| Y10 | 13 | 13 | 14 | 14 | 15 | 16 | 15 |  6 |
| Y9  | 13 | 13 | 14 | 14 | 14 | 15 | 13 | 11 |
| Y8  | 13 | 13 | 14 | 14 | 17 | 17 | 14 |  6 |
| Y7  | 14 | 14 | 14 | 14 | 14 | 14 | 13 |  7 |
| Y6  | 15 | 15 | 15 | 15 | 16 | 16 | 15 |  6 |
| Y5  | 13 | 14 | 14 | 14 | 17 | 16 | 14 |  6 |
| Y4  | 14 | 15 | 15 | 15 | 17 | 16 | 15 |  6 |
| Y3  | 10 | 10 | 12 | 12 | 16 | 14 | 11 | 13 |
| Y2  | 11 | 12 | 12 | 12 | 14 | 14 | 14 | 17 |
| Y1  | 10 | 11 | 12 | 12 | 15 | 12 | 12 | 18 |
| Y0  |  9 |  9 | 10 | 10 | 13 | 10 |  9 | 14 |
+-----+----+----+----+----+----+----+----+----+


pfm_top_i/dynamic_region - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+-----+----+----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 |
+-----+----+----+----+----+----+----+----+----+
| Y11 |  4 |  5 |  5 |  5 |  5 |  4 |  4 |  0 |
| Y10 |  5 |  5 |  6 |  6 |  6 |  6 |  6 |  0 |
| Y9  |  5 |  5 |  6 |  6 |  6 |  6 |  5 |  0 |
| Y8  |  5 |  5 |  6 |  6 |  6 |  6 |  4 |  0 |
| Y7  |  6 |  6 |  6 |  6 |  6 |  5 |  4 |  0 |
| Y6  |  7 |  7 |  7 |  7 |  8 |  7 |  6 |  0 |
| Y5  |  5 |  6 |  6 |  6 |  9 |  7 |  5 |  0 |
| Y4  |  6 |  7 |  7 |  7 |  9 |  7 |  6 |  0 |
| Y3  |  2 |  2 |  4 |  4 |  4 |  2 |  2 |  0 |
| Y2  |  3 |  4 |  4 |  4 |  6 |  3 |  3 |  0 |
| Y1  |  2 |  3 |  4 |  4 |  7 |  2 |  2 |  0 |
| Y0  |  1 |  1 |  2 |  2 |  5 |  2 |  1 |  0 |
+-----+----+----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules - Total Usage Sums of Static and RP modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y0              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X5Y0              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y0              |    5 |    24 | 20.83 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y1              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y1              |    4 |    24 | 16.67 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X5Y1              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X6Y1              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y1              |    1 |    24 |  4.17 |   16 |    24 | 66.67 |    9 |    24 | 37.50 |   11 |    24 | 45.83 |
| X0Y2              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y2              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X5Y2              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X6Y2              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y2              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    8 |    24 | 33.33 |    8 |    24 | 33.33 |
| X0Y3              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    4 |    24 | 16.67 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y3              |   12 |    24 | 50.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    5 |    24 | 20.83 |   11 |    24 | 45.83 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X6Y3              |    2 |    24 |  8.33 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y3              |   10 |    24 | 41.67 |   10 |    24 | 41.67 |    8 |    24 | 33.33 |    2 |    24 |  8.33 |
| X0Y4              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    2 |    24 |  8.33 |    7 |    24 | 29.17 |
| X4Y4              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    1 |    24 |  4.17 |    9 |    24 | 37.50 |
| X5Y4              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y4              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y5              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    7 |    24 | 29.17 |    7 |    24 | 29.17 |
| X4Y5              |    5 |    24 | 20.83 |   16 |    24 | 66.67 |    1 |    24 |  4.17 |    8 |    24 | 33.33 |
| X5Y5              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y5              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y6              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    5 |    24 | 20.83 |    7 |    24 | 29.17 |
| X4Y6              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X5Y6              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y6              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y6              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y7              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    5 |    24 | 20.83 |    7 |    24 | 29.17 |
| X4Y7              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y7              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y7              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |
| X0Y8              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    4 |    24 | 16.67 |   14 |    24 | 58.33 |    5 |    24 | 20.83 |    7 |    24 | 29.17 |
| X4Y8              |    6 |    24 | 25.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X5Y8              |    4 |    24 | 16.67 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y8              |    4 |    24 | 16.67 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y8              |    2 |    24 |  8.33 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |
| X0Y9              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    3 |    24 | 12.50 |    7 |    24 | 29.17 |
| X4Y9              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X5Y9              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y9              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y9              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X0Y10             |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    3 |    24 | 12.50 |    7 |    24 | 29.17 |
| X4Y10             |    2 |    24 |  8.33 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X5Y10             |    2 |    24 |  8.33 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y10             |    2 |    24 |  8.33 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y10             |    1 |    24 |  4.17 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X0Y11             |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    5 |    24 | 20.83 |   13 |    24 | 54.17 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |
| X4Y11             |    3 |    24 | 12.50 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y11             |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y11             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


pfm_top_i/dynamic_region - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y0              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X5Y0              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y0              |    5 |    24 | 20.83 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y1              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y1              |    4 |    24 | 16.67 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X5Y1              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X6Y1              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y2              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X5Y2              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X6Y2              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    4 |    24 | 16.67 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y3              |   12 |    24 | 50.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    5 |    24 | 20.83 |   11 |    24 | 45.83 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X6Y3              |    2 |    24 |  8.33 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    2 |    24 |  8.33 |    7 |    24 | 29.17 |
| X4Y4              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    1 |    24 |  4.17 |    9 |    24 | 37.50 |
| X5Y4              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y4              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    7 |    24 | 29.17 |    7 |    24 | 29.17 |
| X4Y5              |    5 |    24 | 20.83 |   16 |    24 | 66.67 |    1 |    24 |  4.17 |    8 |    24 | 33.33 |
| X5Y5              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y5              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    5 |    24 | 20.83 |    7 |    24 | 29.17 |
| X4Y6              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X5Y6              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y6              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    5 |    24 | 20.83 |    7 |    24 | 29.17 |
| X4Y7              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y7              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y8              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    4 |    24 | 16.67 |   14 |    24 | 58.33 |    5 |    24 | 20.83 |    7 |    24 | 29.17 |
| X4Y8              |    6 |    24 | 25.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X5Y8              |    4 |    24 | 16.67 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y8              |    4 |    24 | 16.67 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y9              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    3 |    24 | 12.50 |    7 |    24 | 29.17 |
| X4Y9              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X5Y9              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y9              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y9              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X0Y10             |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    3 |    24 | 12.50 |    7 |    24 | 29.17 |
| X4Y10             |    2 |    24 |  8.33 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X5Y10             |    2 |    24 |  8.33 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y10             |    2 |    24 |  8.33 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    5 |    24 | 20.83 |   13 |    24 | 54.17 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |
| X4Y11             |    3 |    24 | 12.50 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y11             |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
| g0        | BUFGCE/O        | X4Y8              | clk_out1_pfm_top_clkwiz_kernel_0 |       5.000 | {0.000 2.500} | X3Y5     |      718306 |        0 |              0 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+--------+--------+--------+----------+-----------+--------+-------+-------+-----------------------+
|     | X0     | X1     | X2     | X3       | X4        | X5     | X6    | X7    | HORIZONTAL PROG DELAY |
+-----+--------+--------+--------+----------+-----------+--------+-------+-------+-----------------------+
| Y11 |   4111 |   5668 |  12213 |     7370 |      6427 |   5165 |  4146 |     0 |                     0 |
| Y10 |   6258 |   9884 |  17631 |     8865 |      7215 |   8025 |  5733 |     0 |                     0 |
| Y9  |   5966 |   9348 |  16069 |     7226 |      8046 |   8046 |  6497 |     0 |                     1 |
| Y8  |   1943 |   7390 |  14965 |     6696 |  (D) 5491 |   6454 |  4502 |     0 |                     2 |
| Y7  |   9453 |  11054 |  14708 |     6786 |      8755 |   9806 |  4525 |     0 |                     3 |
| Y6  |  15352 |  10977 |  15114 |     6978 |      2681 |  10400 |  7282 |     0 |                     4 |
| Y5  |  17215 |  11810 |  13026 | (R) 7104 |      2977 |   9762 |  6065 |     0 |                     4 |
| Y4  |  12525 |  11003 |  15382 |     7538 |      4267 |   9393 |  5604 |     0 |                     3 |
| Y3  |   9544 |  12207 |  14928 |     6838 |      3980 |   7966 |  6583 |     0 |                     2 |
| Y2  |  11329 |  12076 |  18234 |     8332 |      4027 |  10951 |  7908 |     0 |                     1 |
| Y1  |   8558 |   9158 |  14876 |     5819 |      3301 |   8824 |  8595 |     0 |                     0 |
| Y0  |   2079 |   4955 |   8823 |     4854 |      5324 |   6539 |  5581 |  1225 |                     0 |
+-----+--------+--------+--------+----------+-----------+--------+-------+-------+-----------------------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| g1        | BUFG_GT/O       | X7Y3              | microblaze_0_Clk |       4.000 | {0.000 2.000} | X7Y1(U)  |      106116 |        0 |              3 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK | Static          |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----+------+-------+-------+-------+-----------+-----------------------+
|     | X0 | X1 | X2  | X3   | X4    | X5    | X6    | X7        | HORIZONTAL PROG DELAY |
+-----+----+----+-----+------+-------+-------+-------+-----------+-----------------------+
| Y11 |  0 |  0 |   0 |    0 |     0 |     0 |     0 |      5287 |                     0 |
| Y10 |  0 |  0 |   0 |    0 |     1 |     0 |   176 |      3494 |                     0 |
| Y9  |  0 |  0 |   0 |   91 |  1391 |  1491 |  3479 |      4997 |                     0 |
| Y8  |  0 |  0 |   0 |  508 |  3270 |  3541 |  8805 |     14792 |                     0 |
| Y7  |  0 |  0 |  85 |  870 |   241 |    58 |    49 |      8327 |                     0 |
| Y6  |  0 |  0 |   0 |    0 |     0 |     5 |     0 |      9369 |                     0 |
| Y5  |  0 |  0 |   0 |    0 |     0 |     0 |     0 |     11605 |                     1 |
| Y4  |  0 |  0 |   0 |    0 |    25 |     0 |     0 |     11111 |                     2 |
| Y3  |  0 |  0 |   0 |    0 |     2 |     0 |     0 |  (D) 6777 |                     3 |
| Y2  |  0 |  0 |   0 |    0 |     0 |     0 |     0 |      5928 |                     4 |
| Y1  |  0 |  0 |   0 |    0 |     0 |     0 |     0 |   (R) 344 |                     4 |
| Y0  |  0 |  0 |   0 |    0 |     0 |     0 |     0 |         0 |                     3 |
+-----+----+----+-----+------+-------+-------+-------+-----------+-----------------------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| g2        | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |       2.000 | {0.000 1.000} | X7Y1(U)  |        8320 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-----------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         6 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       122 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       384 |                     1 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      1247 |                     2 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 4398 |                     3 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      2162 |                     4 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     (R) 1 |                     4 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
+-----+----+----+----+----+----+----+----+-----------+-----------------------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------+-----------------+
| g3        | BUFG_GT/O       | X7Y3              | diablo_gt.diablo_gt_phy_wrapper/pclk2_gt |       4.000 | {0.000 2.000} | X7Y1(U)  |        3862 |        0 |              0 |       16 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT | Static          |
+-----------+-----------------+-------------------+------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-----------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 1547 |                     3 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      1476 |                     4 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   (R) 851 |                     4 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         4 |                     3 |
+-----+----+----+----+----+----+----+----+-----------+-----------------------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g4        | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y3     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                 | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                             | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+-----------------+
| g5        | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O |    1000.000 | {0.000 500.000} | X7Y1(U)  |          13 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     13 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| g6        | BUFG_GT/O       | X7Y3              | mcap_clk |       8.000 | {0.000 4.000} | X7Y1(U)  |           1 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK | Static          |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 1 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                 | PR Clock Source              |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+------------------------------+
| g7        | BUFGCE/O        | X4Y5              | mmcm_clkout0_1 |       3.332 | {0.000 1.666} | X4Y5     |       29928 |        0 |              3 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+-------+-------+--------------+-----+----+----+-----------------------+
|     | X0   | X1   | X2    | X3    | X4           | X5  | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+-------+-------+--------------+-----+----+----+-----------------------+
| Y11 |    0 |    0 |     0 |     0 |            0 |   0 |  0 |  0 |                     0 |
| Y10 |    0 |    0 |     0 |     0 |            0 |   0 |  0 |  0 |                     0 |
| Y9  |    0 |    0 |     0 |     0 |            0 |   0 |  0 |  0 |                     0 |
| Y8  |    0 |    0 |     0 |     0 |            0 |   0 |  0 |  0 |                     0 |
| Y7  |  134 |  133 |  1383 |   736 |         2022 |   0 |  0 |  0 |                     0 |
| Y6  |   44 |  951 |  1736 |  1012 |         8388 |  32 |  0 |  0 |                     1 |
| Y5  |    0 |   90 |  2243 |   690 | (R) (D) 6431 |  26 |  0 |  0 |                     1 |
| Y4  |    0 |    8 |   259 |   186 |         3373 |  50 |  4 |  0 |                     0 |
| Y3  |    0 |    0 |     0 |     0 |            0 |   0 |  0 |  0 |                     0 |
| Y2  |    0 |    0 |     0 |     0 |            0 |   0 |  0 |  0 |                     0 |
| Y1  |    0 |    0 |     0 |     0 |            0 |   0 |  0 |  0 |                     0 |
| Y0  |    0 |    0 |     0 |     0 |            0 |   0 |  0 |  0 |                     0 |
+-----+------+------+-------+-------+--------------+-----+----+----+-----------------------+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                 | PR Clock Source              |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+------------------------------+
| g8        | BUFGCE/O        | X4Y1              | mmcm_clkout0 |       3.332 | {0.000 1.666} | X4Y1     |       28860 |        0 |              3 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+------+------+-------+--------------+-------+------+----+-----------------------+
|     | X0    | X1   | X2   | X3    | X4           | X5    | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+-------+------+------+-------+--------------+-------+------+----+-----------------------+
| Y11 |     0 |    0 |    0 |     0 |            0 |     0 |    0 |  0 |                     0 |
| Y10 |     0 |    0 |    0 |     0 |            0 |     0 |    0 |  0 |                     0 |
| Y9  |     0 |    0 |    0 |     0 |            0 |     0 |    0 |  0 |                     0 |
| Y8  |     0 |    0 |    0 |     0 |            0 |     0 |    0 |  0 |                     0 |
| Y7  |     0 |    0 |    0 |     0 |            0 |     0 |    0 |  0 |                     0 |
| Y6  |     0 |    0 |    0 |     0 |            0 |     0 |    0 |  0 |                     0 |
| Y5  |     0 |    0 |    0 |     0 |            0 |     0 |    0 |  0 |                     0 |
| Y4  |     0 |    0 |    0 |     0 |            0 |     0 |    0 |  0 |                     0 |
| Y3  |  1134 |  208 |  247 |  1192 |         6993 |  1147 |  109 |  0 |                     0 |
| Y2  |    38 |  306 |   32 |    66 |         7562 |    33 |   11 |  0 |                     1 |
| Y1  |    76 |  534 |  494 |   565 | (R) (D) 5852 |     0 |    0 |  0 |                     1 |
| Y0  |     0 |    0 |    0 |     0 |         2264 |     0 |    0 |  0 |                     0 |
+-----+-------+------+------+-------+--------------+-------+------+----+-----------------------+


17. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                             | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                | PR Clock Source |
+-----------+-----------------+-------------------+-----------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+-----------------+
| g9        | BUFGCE/O        | X4Y3              | clk_out1_pfm_top_clkwiz_sysclks_0 |      20.000 | {0.000 10.000} | X3Y5     |       26586 |        0 |              3 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+-----------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------+-------+----------+-------+------+-------+-----------------------+
|     | X0 | X1 | X2   | X3    | X4       | X5    | X6   | X7    | HORIZONTAL PROG DELAY |
+-----+----+----+------+-------+----------+-------+------+-------+-----------------------+
| Y11 |  0 |  0 |    0 |     0 |        1 |     0 |    0 |  4267 |                     0 |
| Y10 |  0 |  0 |    0 |     0 |        0 |     0 |  418 |  5045 |                     0 |
| Y9  |  0 |  0 |   15 |   121 |        6 |     0 |    0 |  4236 |                     1 |
| Y8  |  0 |  0 |   20 |   696 |        7 |     0 |  110 |  2070 |                     2 |
| Y7  |  0 |  0 |    0 |   916 |      189 |   153 |  184 |    33 |                     3 |
| Y6  |  0 |  0 |   50 |    38 |       29 |  1025 |  588 |     3 |                     4 |
| Y5  |  0 |  0 |   32 | (R) 0 |      181 |   249 |  370 |     5 |                     4 |
| Y4  |  0 |  0 |   56 |    30 |      631 |    53 |  399 |    28 |                     3 |
| Y3  |  0 |  0 |  807 |    32 |  (D) 209 |    76 |  169 |    21 |                     2 |
| Y2  |  0 |  0 |    0 |     0 |       90 |    29 |    0 |   554 |                     1 |
| Y1  |  0 |  0 |    0 |     0 |        0 |     1 |    0 |  1487 |                     0 |
| Y0  |  0 |  0 |    0 |     0 |      353 |   507 |    0 |     0 |                     0 |
+-----+----+----+------+-------+----------+-------+------+-------+-----------------------+


18. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                         | PR Clock Source |
+-----------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+-----------------+
| g10       | BUFGCE/O        | X4Y3              | clk_out1_pfm_top_clkwiz_hbm_aclk_0 |       2.222 | {0.000 1.111} | X3Y5     |       14086 |        0 |              0 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------+---------+---------+-------+-----+----+-----------------------+
|     | X0 | X1 | X2   | X3      | X4      | X5    | X6  | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+------+---------+---------+-------+-----+----+-----------------------+
| Y11 |  0 |  0 |    0 |       0 |       0 |     0 |   0 |  0 |                     0 |
| Y10 |  0 |  0 |    0 |       0 |       0 |     0 |  36 |  0 |                     0 |
| Y9  |  0 |  0 |    0 |       8 |     160 |     0 |   0 |  0 |                     1 |
| Y8  |  0 |  0 |    0 |    1276 |    2333 |  2037 |  13 |  0 |                     2 |
| Y7  |  0 |  0 |    0 |     387 |     576 |     0 |   0 |  0 |                     3 |
| Y6  |  0 |  0 |    0 |     222 |     235 |     0 |   0 |  0 |                     4 |
| Y5  |  0 |  0 |    0 | (R) 629 |     339 |     0 |   0 |  0 |                     4 |
| Y4  |  0 |  0 |    0 |    1008 |     435 |     0 |   0 |  0 |                     3 |
| Y3  |  0 |  0 |   73 |     907 |  (D) 32 |     2 |  16 |  0 |                     2 |
| Y2  |  0 |  0 |    1 |     206 |      19 |    16 |   0 |  0 |                     1 |
| Y1  |  0 |  0 |  149 |     934 |       4 |     0 |   0 |  0 |                     0 |
| Y0  |  0 |  0 |  334 |    1649 |      50 |     0 |   0 |  0 |                     0 |
+-----+----+----+------+---------+---------+-------+-----+----+-----------------------+


19. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                | PR Clock Source |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+-----------------+
| g11       | BUFG_GT/O       | X7Y1              | ref_clk |      10.000 | {0.000 5.000} | X7Y1(U)  |        8280 |        0 |              0 |       20 | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk | Static          |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7           | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         1020 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         2105 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 5170 |                     1 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            5 |                     0 |
+-----+----+----+----+----+----+----+----+--------------+-----------------------+


20. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                        | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           | PR Clock Source |
+-----------+-----------------+-------------------+------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+-----------------+
| g12       | BUFGCE/O        | X4Y11             | clk_out1_pfm_top_clk_wiz_0_0 |      20.000 | {0.000 10.000} | X3Y5     |        6118 |        0 |              0 |        0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-------+--------+----+----+-------+-----------------------+
|     | X0 | X1 | X2 | X3    | X4     | X5 | X6 | X7    | HORIZONTAL PROG DELAY |
+-----+----+----+----+-------+--------+----+----+-------+-----------------------+
| Y11 |  0 |  0 |  0 |     0 |  (D) 0 |  0 |  0 |    85 |                     0 |
| Y10 |  0 |  0 |  0 |     0 |      0 |  0 |  0 |  2131 |                     0 |
| Y9  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |  3054 |                     1 |
| Y8  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |   446 |                     2 |
| Y7  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |    25 |                     3 |
| Y6  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |    59 |                     4 |
| Y5  |  0 |  0 |  0 | (R) 0 |      0 |  0 |  0 |    21 |                     4 |
| Y4  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |    39 |                     3 |
| Y3  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |   257 |                     2 |
| Y2  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |     0 |                     1 |
| Y1  |  0 |  0 |  1 |     0 |      0 |  0 |  0 |     0 |                     0 |
| Y0  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |     0 |                     0 |
+-----+----+----+----+-------+--------+----+----+-------+-----------------------+


21. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+-----------------+
| g13       | BUFGCE/O        | X4Y10             | clk_out1_pfm_top_clkwiz_scheduler_0 |       4.000 | {0.000 2.000} | X7Y10    |        2886 |        0 |              0 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+----+----+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5 | X6 | X7       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+----+----+----------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      563 |                     1 |
| Y10 |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 | (R) 2318 |                     1 |
| Y9  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        5 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
+-----+----+----+----+----+--------+----+----+----------+-----------------------+


22. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                    | PR Clock Source              |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
| g14       | BUFGCE/O        | X4Y1              | mmcm_clkout6 |       6.664 | {0.000 3.332} | X4Y1     |        1594 |        0 |              0 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/c0_riu_clk | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-------------+----+----+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4          | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+-------------+----+----+----+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |          30 |  0 |  0 |  0 |                     1 |
| Y1  |  0 |  0 |  0 |  0 | (R) (D) 341 |  0 |  0 |  0 |                     1 |
| Y0  |  0 |  0 |  0 |  0 |        1223 |  0 |  0 |  0 |                     0 |
+-----+----+----+----+----+-------------+----+----+----+-----------------------+


23. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                    | PR Clock Source              |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
| g15       | BUFGCE/O        | X4Y5              | mmcm_clkout6_1 |       6.664 | {0.000 3.332} | X4Y5     |        1594 |        0 |              0 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/c0_riu_clk | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-------------+----+----+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4          | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+-------------+----+----+----+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |          78 |  0 |  0 |  0 |                     1 |
| Y5  |  0 |  0 |  0 |  0 | (R) (D) 206 |  0 |  0 |  0 |                     1 |
| Y4  |  0 |  0 |  0 |  0 |        1310 |  0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     0 |
+-----+----+----+----+----+-------------+----+----+----+-----------------------+


24. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                          | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
| g16       | BUFGCE/O        | X4Y8              | pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q |     160.000 | {0.000 80.000} | X3Y5     |         659 |        0 |              0 |        0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-------+--------+-----+----+------+-----------------------+
|     | X0 | X1 | X2 | X3    | X4     | X5  | X6 | X7   | HORIZONTAL PROG DELAY |
+-----+----+----+----+-------+--------+-----+----+------+-----------------------+
| Y11 |  0 |  0 |  0 |     0 |      0 |   0 |  0 |    0 |                     0 |
| Y10 |  0 |  0 |  0 |     0 |      0 |   0 |  0 |    0 |                     0 |
| Y9  |  0 |  0 |  0 |     0 |      0 |   0 |  0 |    0 |                     1 |
| Y8  |  0 |  0 |  0 |     0 |  (D) 0 |   0 |  0 |  320 |                     2 |
| Y7  |  0 |  0 |  0 |     0 |      0 |   0 |  2 |    0 |                     3 |
| Y6  |  0 |  0 |  0 |     0 |      0 |  34 |  0 |    0 |                     4 |
| Y5  |  0 |  0 |  0 | (R) 0 |      0 |   0 |  0 |    0 |                     4 |
| Y4  |  0 |  0 |  0 |     0 |    289 |  14 |  0 |    0 |                     3 |
| Y3  |  0 |  0 |  0 |     0 |      0 |   0 |  0 |    0 |                     2 |
| Y2  |  0 |  0 |  0 |     0 |      0 |   0 |  0 |    0 |                     1 |
| Y1  |  0 |  0 |  0 |     0 |      0 |   0 |  0 |    0 |                     0 |
| Y0  |  0 |  0 |  0 |     0 |      0 |   0 |  0 |    0 |                     0 |
+-----+----+----+----+-------+--------+-----+----+------+-----------------------+


25. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                            | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+-----------------+
| g17       | BUFGCTRL/O      | X4Y3              | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q |     160.000 | {0.000 80.000} | X7Y2     |         618 |        0 |              0 |        0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+----+----+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5 | X6 | X7      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+----+----+---------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 |      20 |                     1 |
| Y2  |  0 |  0 |  0 |  0 |      0 |  0 |  0 | (R) 285 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     313 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
+-----+----+----+----+----+--------+----+----+---------+-----------------------+


26. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                             | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------+-----------------+
| g18       | BUFGCE/O        | X4Y3              | clk_out1_pfm_top_clkwiz_pcie_0 |      10.000 | {0.000 5.000} | X5Y6     |         511 |        0 |              3 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+-------+----+------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5    | X6 | X7   | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+-------+----+------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |      1 |     0 |  0 |    0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |     0 |  0 |    0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |    0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |      1 |     0 |  0 |    0 |                     3 |
| Y7  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |  170 |                     4 |
| Y6  |  0 |  0 |  0 |  0 |      0 | (R) 0 |  0 |  111 |                     4 |
| Y5  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |   76 |                     3 |
| Y4  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |  129 |                     2 |
| Y3  |  0 |  0 |  0 |  0 |  (D) 1 |     0 |  0 |    0 |                     1 |
| Y2  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |   17 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |    8 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |    0 |                     0 |
+-----+----+----+----+----+--------+-------+----+------+-----------------------+


27. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                           | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                   | PR Clock Source |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+-----------------+
| g19       | BUFGCE/O        | X4Y8              | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O |     160.000 | {0.000 80.000} | X7Y7     |         393 |        0 |              0 |        0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Static          |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |    183 |                     1 |
| Y9  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |    168 |                     2 |
| Y8  |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |      0 |  0 |  0 | (R) 15 |                     3 |
| Y6  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      8 |                     1 |
| Y4  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     19 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     0 |
+-----+----+----+----+----+--------+----+----+--------+-----------------------+


28. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                               | Period (ns) | Waveform (ns)  | Root (R)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
| g20       | BUFGCE/O        | X4Y3              | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X4Y3,X5Y2 |         291 |        0 |              1 |        0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-----------+-------+----+------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4        | X5    | X6 | X7   | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+-----------+-------+----+------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 | (R) (D) 1 |     0 |  0 |    0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |         0 | (R) 0 |  0 |    4 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |  287 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
+-----+----+----+----+----+-----------+-------+----+------+-----------------------+


29. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                | Period (ns) | Waveform (ns)  | Root (R)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                          | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
| g21       | BUFGCE/O        | X4Y3              | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q |     160.000 | {0.000 80.000} | X4Y3,X5Y2 |          59 |        0 |              1 |        0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-----------+-------+----+-----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4        | X5    | X6 | X7  | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+-----------+-------+----+-----+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 | (R) (D) 1 |     0 |  0 |   0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |         0 | (R) 0 |  0 |  59 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
+-----+----+----+----+----+-----------+-------+----+-----+-----------------------+


30. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                      | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                    | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g22       | BUFGCE/O        | X4Y8              | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O |     100.000 | {0.000 50.000} | X7Y8     |          55 |        0 |              0 |        0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+----+----+-------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5 | X6 | X7    | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+----+----+-------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |    11 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |    36 |                     1 |
| Y8  |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 | (R) 0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     8 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |                     0 |
+-----+----+----+----+----+--------+----+----+-------+-----------------------+


31. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+-----------------+
| g23       | BUFGCE/O        | X4Y11             | xmc_clk_p |      10.000 | {0.000 5.000} | X3Y5     |          36 |        0 |              1 |        0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0] | Static          |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-------+--------+----+-----+----+-----------------------+
|     | X0 | X1 | X2 | X3    | X4     | X5 | X6  | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+-------+--------+----+-----+----+-----------------------+
| Y11 |  0 |  0 |  0 |     0 |  (D) 1 |  0 |   0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |     0 |      0 |  0 |  36 |  0 |                     1 |
| Y9  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     2 |
| Y8  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     3 |
| Y7  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     4 |
| Y6  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     5 |
| Y5  |  0 |  0 |  0 | (R) 0 |      0 |  0 |   0 |  0 |                     5 |
| Y4  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     4 |
| Y3  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     3 |
| Y2  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     2 |
| Y1  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     1 |
| Y0  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     0 |
+-----+----+----+----+-------+--------+----+-----+----+-----------------------+


32. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                        | PR Clock Source |
+-----------+-----------------+-------------------+-----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+-----------------+
| g24       | BUFGCE/O        | X4Y11             | clk_out1_pfm_top_clkwiz_kernel2_0 |       2.000 | {0.000 1.000} | X3Y5     |          36 |        0 |              0 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+-----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-------+--------+----+-----+----+-----------------------+
|     | X0 | X1 | X2 | X3    | X4     | X5 | X6  | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+-------+--------+----+-----+----+-----------------------+
| Y11 |  0 |  0 |  0 |     0 |  (D) 0 |  0 |   0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |     0 |      0 |  0 |  36 |  0 |                     1 |
| Y9  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     2 |
| Y8  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     3 |
| Y7  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     4 |
| Y6  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     5 |
| Y5  |  0 |  0 |  0 | (R) 0 |      0 |  0 |   0 |  0 |                     5 |
| Y4  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     4 |
| Y3  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     3 |
| Y2  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     2 |
| Y1  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     1 |
| Y0  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     0 |
+-----+----+----+----+-------+--------+----+-----+----+-----------------------+


33. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g25       | BUFG_GT/O       | X7Y0              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


34. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g26       | BUFG_GT/O       | X7Y2              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


35. Device Cell Placement Summary for Global Clock g27
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g27       | BUFG_GT/O       | X7Y2              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


36. Device Cell Placement Summary for Global Clock g28
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g28       | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y3     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


37. Device Cell Placement Summary for Global Clock g29
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g29       | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


38. Device Cell Placement Summary for Global Clock g30
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g30       | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


39. Device Cell Placement Summary for Global Clock g31
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g31       | BUFG_GT/O       | X7Y0              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


40. Device Cell Placement Summary for Global Clock g32
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g32       | BUFG_GT/O       | X7Y0              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


41. Device Cell Placement Summary for Global Clock g33
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g33       | BUFG_GT/O       | X7Y0              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


42. Device Cell Placement Summary for Global Clock g34
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g34       | BUFG_GT/O       | X7Y1              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


43. Device Cell Placement Summary for Global Clock g35
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g35       | BUFG_GT/O       | X7Y1              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


44. Device Cell Placement Summary for Global Clock g36
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g36       | BUFG_GT/O       | X7Y1              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


45. Device Cell Placement Summary for Global Clock g37
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g37       | BUFG_GT/O       | X7Y1              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


46. Device Cell Placement Summary for Global Clock g38
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g38       | BUFG_GT/O       | X7Y2              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


47. Device Cell Placement Summary for Global Clock g39
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g39       | BUFG_GT/O       | X7Y2              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


48. Device Cell Placement Summary for Global Clock g40
------------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                         | PR Clock Source              |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
| g40       | BUFGCE/O        | X4Y1              | c0_sys_clk_p |       9.996 | {0.000 4.998} | X4Y1     |          17 |        0 |              0 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/sys_clk_in_bufg | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-----------+----+----+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4        | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+-----------+----+----+----+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |         6 |  0 |  0 |  0 |                     1 |
| Y1  |  0 |  0 |  0 |  0 | (R) (D) 9 |  0 |  0 |  0 |                     1 |
| Y0  |  0 |  0 |  0 |  0 |         2 |  0 |  0 |  0 |                     0 |
+-----+----+----+----+----+-----------+----+----+----+-----------------------+


49. Device Cell Placement Summary for Global Clock g41
------------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                          | PR Clock Source              |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| g41       | BUFGCE/O        | X4Y1              | c0_sys_clk_p |       9.996 | {0.000 4.998} | X4Y1     |           0 |        0 |              1 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_clk_in_BUFGCE | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-----------+----+----+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4        | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+-----------+----+----+----+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 | (R) (D) 1 |  0 |  0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
+-----+----+----+----+----+-----------+----+----+----+-----------------------+


50. Device Cell Placement Summary for Global Clock g42
------------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                         | PR Clock Source              |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
| g42       | BUFGCE/O        | X4Y5              | c1_sys_clk_p |       9.996 | {0.000 4.998} | X4Y4     |          17 |        0 |              0 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/sys_clk_in_bufg | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+----+----+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+----+----+----+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 | (R) 17 |  0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |                     0 |
+-----+----+----+----+----+--------+----+----+----+-----------------------+


51. Device Cell Placement Summary for Global Clock g43
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                           | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+------------------------------+
| g43       | BUFGCE/O        | X4Y2              |       |             |               | X4Y2     |        1152 |        0 |              0 |        0 | pfm_top_i/dynamic_region/gemm0_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0] | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-----+------+------+------------+----+----+----+-----------------------+
|     | X0 | X1  | X2   | X3   | X4         | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+-----+------+------+------------+----+----+----+-----------------------+
| Y11 |  0 |   0 |    0 |    0 |          0 |  0 |  0 |  0 |                     0 |
| Y10 |  0 |   0 |    0 |    0 |          0 |  0 |  0 |  0 |                     0 |
| Y9  |  0 |   0 |    0 |    0 |          0 |  0 |  0 |  0 |                     0 |
| Y8  |  0 |   0 |    0 |    0 |          0 |  0 |  0 |  0 |                     0 |
| Y7  |  0 |   0 |    0 |    0 |          0 |  0 |  0 |  0 |                     0 |
| Y6  |  0 |   0 |    0 |    0 |          0 |  0 |  0 |  0 |                     0 |
| Y5  |  0 |   0 |    0 |    0 |          0 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |   0 |    0 |    0 |          0 |  0 |  0 |  0 |                     0 |
| Y3  |  0 |   0 |   82 |    7 |          0 |  0 |  0 |  0 |                     0 |
| Y2  |  0 |  34 |  579 |  267 | (R) (D) 83 |  0 |  0 |  0 |                     0 |
| Y1  |  0 |   0 |   38 |   59 |          3 |  0 |  0 |  0 |                     0 |
| Y0  |  0 |   0 |    0 |    0 |          0 |  0 |  0 |  0 |                     0 |
+-----+----+-----+------+------+------------+----+----+----+-----------------------+


52. Device Cell Placement Summary for Global Clock g44
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                        | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| g44       | BUFGCE/O        | X4Y2              |       |             |               | X4Y2     |        1504 |        0 |              0 |        0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-----+-----+------+-----+-----------+------+------+----+-----------------------+
|     | X0  | X1  | X2   | X3  | X4        | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+-----+-----+------+-----+-----------+------+------+----+-----------------------+
| Y11 |   0 |   0 |    0 |   0 |         0 |    0 |    0 |  0 |                     0 |
| Y10 |   0 |   0 |    0 |   0 |         0 |    0 |    0 |  0 |                     0 |
| Y9  |   0 |   0 |    0 |   0 |         0 |    0 |    0 |  0 |                     0 |
| Y8  |   0 |   0 |    0 |   0 |         0 |    0 |    0 |  0 |                     0 |
| Y7  |   0 |   0 |    0 |   0 |         0 |    0 |    0 |  0 |                     0 |
| Y6  |   0 |   0 |    0 |   0 |         0 |    0 |    0 |  0 |                     0 |
| Y5  |   0 |   0 |    0 |   0 |         0 |    0 |    0 |  0 |                     0 |
| Y4  |   0 |   0 |    0 |   0 |         0 |    0 |    0 |  0 |                     0 |
| Y3  |   0 |   0 |    2 |   0 |         0 |    0 |    3 |  0 |                     0 |
| Y2  |  28 |  75 |  127 |  33 | (R) (D) 0 |  210 |  199 |  0 |                     0 |
| Y1  |   0 |  33 |  117 |  76 |         0 |  168 |   96 |  0 |                     0 |
| Y0  |   0 |   0 |  224 |  85 |         3 |   25 |    0 |  0 |                     0 |
+-----+-----+-----+------+-----+-----------+------+------+----+-----------------------+


53. Device Cell Placement Summary for Global Clock g45
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                         | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+------------------------------+
| g45       | BUFGCE/O        | X4Y2              |       |             |               | X4Y2     |        4096 |        0 |              0 |        0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+------+------------+------+------+----+-----------------------+
|     | X0   | X1   | X2   | X3   | X4         | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+------+------------+------+------+----+-----------------------+
| Y11 |    0 |    0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y10 |    0 |    0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y9  |    0 |    0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y8  |    0 |    0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y7  |    0 |    0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y6  |    0 |    0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y5  |    0 |    0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y4  |    0 |    0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y3  |   67 |  292 |  154 |    3 |          0 |    0 |    0 |  0 |                     0 |
| Y2  |  158 |   96 |  688 |  198 | (R) (D) 48 |    0 |   31 |  0 |                     0 |
| Y1  |  343 |  143 |  172 |    2 |          5 |  326 |  174 |  0 |                     0 |
| Y0  |  142 |   42 |  279 |   35 |        280 |   76 |  342 |  0 |                     0 |
+-----+------+------+------+------+------------+------+------+----+-----------------------+


54. Device Cell Placement Summary for Global Clock g46
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                         | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+------------------------------+
| g46       | BUFGCE/O        | X4Y5              |       |             |               | X4Y5     |        2048 |        0 |              0 |        0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+------+-----------+------+------+----+-----------------------+
|     | X0   | X1   | X2   | X3   | X4        | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+------+-----------+------+------+----+-----------------------+
| Y11 |    0 |    0 |    0 |    0 |         0 |    0 |    0 |  0 |                     0 |
| Y10 |    0 |    0 |    0 |    0 |         0 |    0 |    0 |  0 |                     0 |
| Y9  |    0 |    0 |    0 |    0 |         0 |    0 |    0 |  0 |                     0 |
| Y8  |    0 |    0 |    0 |    0 |         0 |    0 |    0 |  0 |                     0 |
| Y7  |   30 |    0 |    0 |    1 |         0 |   65 |    0 |  0 |                     0 |
| Y6  |   97 |  129 |   64 |  191 |         0 |  249 |  166 |  0 |                     0 |
| Y5  |    7 |    0 |    0 |    0 | (R) (D) 0 |   42 |  151 |  0 |                     0 |
| Y4  |  217 |   32 |  254 |    2 |         0 |  255 |   96 |  0 |                     0 |
| Y3  |    0 |    0 |    0 |    0 |         0 |    0 |    0 |  0 |                     0 |
| Y2  |    0 |    0 |    0 |    0 |         0 |    0 |    0 |  0 |                     0 |
| Y1  |    0 |    0 |    0 |    0 |         0 |    0 |    0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |    0 |         0 |    0 |    0 |  0 |                     0 |
+-----+------+------+------+------+-----------+------+------+----+-----------------------+


55. Device Cell Placement Summary for Global Clock g47
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                        | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| g47       | BUFGCE/O        | X4Y5              |       |             |               | X4Y5     |        1504 |        0 |              0 |        0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+------+-----------+------+-----+----+-----------------------+
|     | X0   | X1   | X2   | X3   | X4        | X5   | X6  | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+------+-----------+------+-----+----+-----------------------+
| Y11 |    0 |    0 |    0 |    0 |         0 |    0 |   0 |  0 |                     0 |
| Y10 |    0 |    0 |    0 |    0 |         0 |    0 |   0 |  0 |                     0 |
| Y9  |    0 |    0 |    0 |    0 |         0 |    0 |   0 |  0 |                     0 |
| Y8  |    0 |    0 |    0 |    0 |         0 |    0 |   0 |  0 |                     0 |
| Y7  |    0 |    0 |    0 |    0 |         0 |    0 |   0 |  0 |                     0 |
| Y6  |   49 |  111 |   60 |  100 |         0 |  202 |  96 |  0 |                     0 |
| Y5  |    0 |    0 |    0 |    0 | (R) (D) 0 |  118 |  96 |  0 |                     0 |
| Y4  |  224 |    0 |  192 |    0 |         0 |  178 |  78 |  0 |                     0 |
| Y3  |    0 |    0 |    0 |    0 |         0 |    0 |   0 |  0 |                     0 |
| Y2  |    0 |    0 |    0 |    0 |         0 |    0 |   0 |  0 |                     0 |
| Y1  |    0 |    0 |    0 |    0 |         0 |    0 |   0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |    0 |         0 |    0 |   0 |  0 |                     0 |
+-----+------+------+------+------+-----------+------+-----+----+-----------------------+


56. Device Cell Placement Summary for Global Clock g48
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                        | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| g48       | BUFGCE/O        | X4Y5              |       |             |               | X4Y5     |       16384 |        0 |              0 |        0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+------+-------------+-------+------+----+-----------------------+
|     | X0   | X1   | X2   | X3   | X4          | X5    | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+------+-------------+-------+------+----+-----------------------+
| Y11 |    0 |    0 |    0 |    0 |           0 |     0 |    0 |  0 |                     0 |
| Y10 |    0 |    0 |    0 |    0 |           0 |     0 |    0 |  0 |                     0 |
| Y9  |    0 |    0 |    0 |    0 |           0 |     0 |    0 |  0 |                     0 |
| Y8  |    0 |    0 |    0 |    0 |           0 |     0 |    0 |  0 |                     0 |
| Y7  |  309 |  520 |  528 |  422 |         623 |   524 |  519 |  0 |                     0 |
| Y6  |  626 |  477 |  666 |  724 |         194 |  1021 |  914 |  0 |                     0 |
| Y5  |  221 |   95 |  839 |  420 | (R) (D) 303 |  1130 |  650 |  0 |                     0 |
| Y4  |  742 |  521 |  908 |  464 |         475 |  1081 |  468 |  0 |                     0 |
| Y3  |    0 |    0 |    0 |    0 |           0 |     0 |    0 |  0 |                     0 |
| Y2  |    0 |    0 |    0 |    0 |           0 |     0 |    0 |  0 |                     0 |
| Y1  |    0 |    0 |    0 |    0 |           0 |     0 |    0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |    0 |           0 |     0 |    0 |  0 |                     0 |
+-----+------+------+------+------+-------------+-------+------+----+-----------------------+


57. Device Cell Placement Summary for Global Clock g49
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                        | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| g49       | BUFGCE/O        | X4Y5              |       |             |               | X4Y5     |        8192 |        0 |              0 |        0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+------+------------+------+------+----+-----------------------+
|     | X0   | X1   | X2   | X3   | X4         | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+------+------------+------+------+----+-----------------------+
| Y11 |    0 |    0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y10 |    0 |    0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y9  |    0 |    0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y8  |    0 |    0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y7  |  128 |  321 |  255 |  224 |        287 |  302 |  195 |  0 |                     0 |
| Y6  |  272 |  240 |  288 |  284 |         81 |  687 |  529 |  0 |                     0 |
| Y5  |  156 |    0 |  317 |  131 | (R) (D) 79 |  557 |  256 |  0 |                     0 |
| Y4  |  366 |  310 |  499 |  265 |        110 |  591 |  462 |  0 |                     0 |
| Y3  |    0 |    0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y2  |    0 |    0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y1  |    0 |    0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
+-----+------+------+------+------+------------+------+------+----+-----------------------+


58. Device Cell Placement Summary for Global Clock g50
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                        | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| g50       | BUFGCE/O        | X4Y5              |       |             |               | X4Y5     |        4096 |        0 |              0 |        0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+------+-----------+------+------+----+-----------------------+
|     | X0   | X1   | X2   | X3   | X4        | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+------+-----------+------+------+----+-----------------------+
| Y11 |    0 |    0 |    0 |    0 |         0 |    0 |    0 |  0 |                     0 |
| Y10 |    0 |    0 |    0 |    0 |         0 |    0 |    0 |  0 |                     0 |
| Y9  |    0 |    0 |    0 |    0 |         0 |    0 |    0 |  0 |                     0 |
| Y8  |    0 |    0 |    0 |    0 |         0 |    0 |    0 |  0 |                     0 |
| Y7  |  142 |  158 |   53 |  152 |         0 |  208 |   64 |  0 |                     0 |
| Y6  |   96 |  136 |  128 |  158 |         2 |  463 |  193 |  0 |                     0 |
| Y5  |   40 |    0 |   95 |    1 | (R) (D) 0 |  369 |  183 |  0 |                     0 |
| Y4  |  343 |   65 |  288 |  192 |         0 |  382 |  185 |  0 |                     0 |
| Y3  |    0 |    0 |    0 |    0 |         0 |    0 |    0 |  0 |                     0 |
| Y2  |    0 |    0 |    0 |    0 |         0 |    0 |    0 |  0 |                     0 |
| Y1  |    0 |    0 |    0 |    0 |         0 |    0 |    0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |    0 |         0 |    0 |    0 |  0 |                     0 |
+-----+------+------+------+------+-----------+------+------+----+-----------------------+


59. Device Cell Placement Summary for Global Clock g51
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                         | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+------------------------------+
| g51       | BUFGCE/O        | X4Y5              |       |             |               | X4Y5     |        4096 |        0 |              0 |        0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+------+------------+------+-----+----+-----------------------+
|     | X0   | X1   | X2   | X3   | X4         | X5   | X6  | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+------+------------+------+-----+----+-----------------------+
| Y11 |    0 |    0 |    0 |    0 |          0 |    0 |   0 |  0 |                     0 |
| Y10 |    0 |    0 |    0 |    0 |          0 |    0 |   0 |  0 |                     0 |
| Y9  |    0 |    0 |    0 |    0 |          0 |    0 |   0 |  0 |                     0 |
| Y8  |    0 |    0 |    0 |    0 |          0 |    0 |   0 |  0 |                     0 |
| Y7  |  182 |   10 |  277 |  209 |        297 |  221 |  13 |  0 |                     0 |
| Y6  |   98 |   82 |  100 |    8 |         30 |  242 |  50 |  0 |                     0 |
| Y5  |  484 |  479 |  291 |  238 | (R) (D) 13 |  411 |   0 |  0 |                     0 |
| Y4  |   36 |   13 |    2 |   33 |        215 |   62 |   0 |  0 |                     0 |
| Y3  |    0 |    0 |    0 |    0 |          0 |    0 |   0 |  0 |                     0 |
| Y2  |    0 |    0 |    0 |    0 |          0 |    0 |   0 |  0 |                     0 |
| Y1  |    0 |    0 |    0 |    0 |          0 |    0 |   0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |    0 |          0 |    0 |   0 |  0 |                     0 |
+-----+------+------+------+------+------------+------+-----+----+-----------------------+


60. Device Cell Placement Summary for Global Clock g52
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                         | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+------------------------------+
| g52       | BUFGCE/O        | X4Y9              |       |             |               | X4Y9     |        2048 |        0 |              0 |        0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+-----+----+-------------+------+------+----+-----------------------+
|     | X0   | X1   | X2  | X3 | X4          | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+-----+----+-------------+------+------+----+-----------------------+
| Y11 |    1 |   64 |  32 |  0 |           0 |    0 |    0 |  0 |                     0 |
| Y10 |  191 |  158 |   2 |  0 |          96 |  129 |  256 |  0 |                     0 |
| Y9  |  160 |  128 |   0 |  0 | (R) (D) 114 |   90 |   64 |  0 |                     0 |
| Y8  |   94 |  194 |   0 |  0 |         161 |  114 |    0 |  0 |                     0 |
| Y7  |    0 |    0 |   0 |  0 |           0 |    0 |    0 |  0 |                     0 |
| Y6  |    0 |    0 |   0 |  0 |           0 |    0 |    0 |  0 |                     0 |
| Y5  |    0 |    0 |   0 |  0 |           0 |    0 |    0 |  0 |                     0 |
| Y4  |    0 |    0 |   0 |  0 |           0 |    0 |    0 |  0 |                     0 |
| Y3  |    0 |    0 |   0 |  0 |           0 |    0 |    0 |  0 |                     0 |
| Y2  |    0 |    0 |   0 |  0 |           0 |    0 |    0 |  0 |                     0 |
| Y1  |    0 |    0 |   0 |  0 |           0 |    0 |    0 |  0 |                     0 |
| Y0  |    0 |    0 |   0 |  0 |           0 |    0 |    0 |  0 |                     0 |
+-----+------+------+-----+----+-------------+------+------+----+-----------------------+


61. Device Cell Placement Summary for Global Clock g53
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                        | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| g53       | BUFGCE/O        | X4Y9              |       |             |               | X4Y9     |        1504 |        0 |              0 |        0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+----+----+-------------+------+-----+----+-----------------------+
|     | X0   | X1   | X2 | X3 | X4          | X5   | X6  | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+----+----+-------------+------+-----+----+-----------------------+
| Y11 |    0 |    0 |  0 |  0 |           0 |    0 |   0 |  0 |                     0 |
| Y10 |  178 |  135 |  0 |  0 |          33 |  275 |  62 |  0 |                     0 |
| Y9  |  195 |  108 |  0 |  0 | (R) (D) 209 |   92 |   0 |  0 |                     0 |
| Y8  |   43 |  109 |  0 |  0 |          17 |   48 |   0 |  0 |                     0 |
| Y7  |    0 |    0 |  0 |  0 |           0 |    0 |   0 |  0 |                     0 |
| Y6  |    0 |    0 |  0 |  0 |           0 |    0 |   0 |  0 |                     0 |
| Y5  |    0 |    0 |  0 |  0 |           0 |    0 |   0 |  0 |                     0 |
| Y4  |    0 |    0 |  0 |  0 |           0 |    0 |   0 |  0 |                     0 |
| Y3  |    0 |    0 |  0 |  0 |           0 |    0 |   0 |  0 |                     0 |
| Y2  |    0 |    0 |  0 |  0 |           0 |    0 |   0 |  0 |                     0 |
| Y1  |    0 |    0 |  0 |  0 |           0 |    0 |   0 |  0 |                     0 |
| Y0  |    0 |    0 |  0 |  0 |           0 |    0 |   0 |  0 |                     0 |
+-----+------+------+----+----+-------------+------+-----+----+-----------------------+


62. Device Cell Placement Summary for Global Clock g54
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                        | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| g54       | BUFGCE/O        | X4Y9              |       |             |               | X4Y9     |       16384 |        0 |              0 |        0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+------+--------------+-------+------+----+-----------------------+
|     | X0   | X1   | X2   | X3   | X4           | X5    | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+------+--------------+-------+------+----+-----------------------+
| Y11 |  392 |  613 |  659 |  305 |          534 |   352 |  296 |  0 |                     0 |
| Y10 |  788 |  700 |  442 |   39 |          726 |  1489 |  383 |  0 |                     0 |
| Y9  |  720 |  846 |  571 |  892 | (R) (D) 1363 |  1097 |  396 |  0 |                     0 |
| Y8  |  210 |  532 |  655 |  413 |          151 |   293 |  527 |  0 |                     0 |
| Y7  |    0 |    0 |    0 |    0 |            0 |     0 |    0 |  0 |                     0 |
| Y6  |    0 |    0 |    0 |    0 |            0 |     0 |    0 |  0 |                     0 |
| Y5  |    0 |    0 |    0 |    0 |            0 |     0 |    0 |  0 |                     0 |
| Y4  |    0 |    0 |    0 |    0 |            0 |     0 |    0 |  0 |                     0 |
| Y3  |    0 |    0 |    0 |    0 |            0 |     0 |    0 |  0 |                     0 |
| Y2  |    0 |    0 |    0 |    0 |            0 |     0 |    0 |  0 |                     0 |
| Y1  |    0 |    0 |    0 |    0 |            0 |     0 |    0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |    0 |            0 |     0 |    0 |  0 |                     0 |
+-----+------+------+------+------+--------------+-------+------+----+-----------------------+


63. Device Cell Placement Summary for Global Clock g55
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                        | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| g55       | BUFGCE/O        | X4Y9              |       |             |               | X4Y9     |        8192 |        0 |              0 |        0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+------+-------------+------+------+----+-----------------------+
|     | X0   | X1   | X2   | X3   | X4          | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+------+-------------+------+------+----+-----------------------+
| Y11 |  297 |  379 |  354 |   86 |         416 |  265 |  193 |  0 |                     0 |
| Y10 |  228 |  335 |  225 |    0 |         223 |  220 |  443 |  0 |                     0 |
| Y9  |  378 |  243 |  440 |    2 | (R) (D) 288 |  386 |  469 |  0 |                     0 |
| Y8  |  155 |  414 |  542 |  107 |         417 |  387 |  300 |  0 |                     0 |
| Y7  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y6  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y5  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y4  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y3  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y2  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y1  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
+-----+------+------+------+------+-------------+------+------+----+-----------------------+


64. Device Cell Placement Summary for Global Clock g56
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                        | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
| g56       | BUFGCE/O        | X4Y9              |       |             |               | X4Y9     |        4096 |        0 |              0 |        0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+-----+-------------+------+------+----+-----------------------+
|     | X0   | X1   | X2   | X3  | X4          | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+-----+-------------+------+------+----+-----------------------+
| Y11 |  125 |  217 |  162 |  30 |         105 |   38 |  184 |  0 |                     0 |
| Y10 |  222 |  156 |   48 |   0 |         145 |  153 |  265 |  0 |                     0 |
| Y9  |  203 |  303 |  108 |   0 | (R) (D) 138 |  132 |  254 |  0 |                     0 |
| Y8  |    3 |  380 |   91 |   0 |         210 |  398 |   26 |  0 |                     0 |
| Y7  |    0 |    0 |    0 |   0 |           0 |    0 |    0 |  0 |                     0 |
| Y6  |    0 |    0 |    0 |   0 |           0 |    0 |    0 |  0 |                     0 |
| Y5  |    0 |    0 |    0 |   0 |           0 |    0 |    0 |  0 |                     0 |
| Y4  |    0 |    0 |    0 |   0 |           0 |    0 |    0 |  0 |                     0 |
| Y3  |    0 |    0 |    0 |   0 |           0 |    0 |    0 |  0 |                     0 |
| Y2  |    0 |    0 |    0 |   0 |           0 |    0 |    0 |  0 |                     0 |
| Y1  |    0 |    0 |    0 |   0 |           0 |    0 |    0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |   0 |           0 |    0 |    0 |  0 |                     0 |
+-----+------+------+------+-----+-------------+------+------+----+-----------------------+


65. Device Cell Placement Summary for Global Clock g57
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                         | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+------------------------------+
| g57       | BUFGCE/O        | X4Y9              |       |             |               | X4Y9     |        4096 |        0 |              0 |        0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------+------+------------+------+------+----+-----------------------+
|     | X0 | X1 | X2   | X3   | X4         | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+------+------+------------+------+------+----+-----------------------+
| Y11 |  0 |  4 |  520 |  423 |        196 |  408 |  226 |  0 |                     0 |
| Y10 |  0 |  0 |  300 |  274 |         36 |   32 |   32 |  0 |                     0 |
| Y9  |  0 |  0 |  162 |  489 | (R) (D) 71 |  200 |  216 |  0 |                     0 |
| Y8  |  0 |  0 |   31 |  102 |         14 |  260 |  100 |  0 |                     0 |
| Y7  |  0 |  0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y6  |  0 |  0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y5  |  0 |  0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y4  |  0 |  0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y3  |  0 |  0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y2  |  0 |  0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y1  |  0 |  0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
| Y0  |  0 |  0 |    0 |    0 |          0 |    0 |    0 |  0 |                     0 |
+-----+----+----+------+------+------------+------+------+----+-----------------------+


66. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        2079 |               0 | 2004 |      0 |    5 |    0 |  70 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |             142 |  142 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


67. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        4955 |               0 | 4876 |      0 |    8 |    0 |  71 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |              42 |   42 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


68. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        8823 |               0 | 8716 |      0 |   17 |    0 |  90 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         334 |               0 |  238 |     96 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g44       | 15    | BUFGCE/O        | PBlock         |           0 |             224 |  224 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |             279 |  279 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


69. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        4854 |               0 | 4795 |      0 |    5 |    0 |  54 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |        1649 |               0 | 1015 |    634 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g44       | 15    | BUFGCE/O        | PBlock         |           0 |              85 |   85 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |              35 |   35 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


70. Clock Region Cell Placement per Global Clock: Region X4Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        5324 |               0 | 5254 |      0 |    1 |    0 |  69 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8        | 19    | BUFGCE/O        | PBlock         |        2263 |               1 | 2193 |     30 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk         |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         353 |               0 |  351 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          50 |               0 |   49 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14       | 13    | BUFGCE/O        | PBlock         |        1223 |               0 | 1110 |     81 |   21 |    0 |   3 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/c0_riu_clk      |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g40       | 20    | BUFGCE/O        | PBlock         |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/sys_clk_in_bufg |
| g44       | 15    | BUFGCE/O        | PBlock         |           0 |               3 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2                  |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |             280 |  280 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


71. Clock Region Cell Placement per Global Clock: Region X5Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        6539 |               0 | 6449 |      0 |    0 |    0 |  90 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         507 |               0 |  505 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g44       | 15    | BUFGCE/O        | PBlock         |           0 |              25 |   25 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |              76 |   76 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


72. Clock Region Cell Placement per Global Clock: Region X6Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        5581 |               0 | 5491 |      0 |    0 |    0 |  90 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |             342 |  342 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


73. Clock Region Cell Placement per Global Clock: Region X7Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        1225 |               0 | 1194 |      0 |    0 |    0 |  31 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                 |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                                                                                                                                                                                                                                                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                      |
| g11       | 23    | BUFG_GT/O       | BUFG_GT_X1Y47* |           5 |               0 |    0 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                               |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                    |
| g3        | 20    | BUFG_GT/O       | BUFG_GT_X1Y92* |           4 |               0 |    0 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                       |
| g25+      | 10    | BUFG_GT/O       | BUFG_GT_X1Y10* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g31+      | 22    | BUFG_GT/O       | BUFG_GT_X1Y22* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g32+      | 21    | BUFG_GT/O       | BUFG_GT_X1Y21* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g33+      | 15    | BUFG_GT/O       | BUFG_GT_X1Y15* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


74. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        8558 |               0 | 8450 |      0 |   16 |    0 |  92 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g8        | 19    | BUFGCE/O        | PBlock         |          76 |               0 |   73 |      0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |             343 |  343 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


75. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9158 |               0 | 8877 |    162 |   23 |    0 |  96 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g8        | 19    | BUFGCE/O        | PBlock         |         534 |               0 |  529 |      0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g44       | 15    | BUFGCE/O        | PBlock         |           0 |              33 |   33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |             143 |  143 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


76. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       14876 |               0 | 12746 |   1980 |   30 |    0 | 120 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g8        | 19    | BUFGCE/O        | PBlock         |         494 |               0 |   494 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         149 |               0 |   149 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           1 |               0 |     1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g43       | 21    | BUFGCE/O        | PBlock         |           0 |              38 |    38 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0]                       |
| g44       | 15    | BUFGCE/O        | PBlock         |           0 |             117 |   117 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |             172 |   172 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


77. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        5819 |               0 | 5545 |    192 |   10 |    0 |  72 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g8        | 19    | BUFGCE/O        | PBlock         |         565 |               0 |  565 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         934 |               0 |  934 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g43       | 21    | BUFGCE/O        | PBlock         |           0 |              59 |   59 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0]                       |
| g44       | 15    | BUFGCE/O        | PBlock         |           0 |              76 |   76 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |               2 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


78. Clock Region Cell Placement per Global Clock: Region X4Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                          |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        3301 |               0 | 3183 |     10 |   12 |    0 |  96 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                    |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                             |
| g8        | 19    | BUFGCE/O        | PBlock         |        5851 |               1 | 5378 |    435 |    1 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk                                          |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                           |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                  |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                                |
| g14       | 13    | BUFGCE/O        | PBlock         |         341 |               0 |  329 |      1 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/c0_riu_clk                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                                 |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                             |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                   |
| g40       | 20    | BUFGCE/O        | PBlock         |           9 |               0 |    9 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/sys_clk_in_bufg                                  |
| g43       | 21    | BUFGCE/O        | PBlock         |           0 |               3 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0]                                                                |
| g44+      | 15    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2                                                   |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |               5 |    5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2                                                  |
| g41       | 14    | BUFGCE/O        | PBlock         |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_clk_in_BUFGCE |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


79. Clock Region Cell Placement per Global Clock: Region X5Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        8824 |               0 | 8703 |      0 |    1 |    0 | 120 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           1 |               0 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g20+      | 3     | BUFGCE/O        | BUFGCE_X0Y75*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g44       | 15    | BUFGCE/O        | PBlock         |           0 |             168 |  168 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |             326 |  326 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


80. Clock Region Cell Placement per Global Clock: Region X6Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        8595 |               0 | 8478 |      0 |    3 |    0 | 114 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g20+      | 3     | BUFGCE/O        | BUFGCE_X0Y75*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g44       | 15    | BUFGCE/O        | PBlock         |           0 |              96 |   96 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |             174 |  174 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


81. Clock Region Cell Placement per Global Clock: Region X7Y1
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |         344 |               0 |  344 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                 |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |        1487 |               0 | 1481 |      2 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                                                                                                                                                                                                                                                               |
| g2        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86*  |           1 |               0 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                 |
| g11       | 23    | BUFG_GT/O       | BUFG_GT_X1Y47*  |        5170 |               0 | 5146 |     16 |    3 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                               |
| g3        | 20    | BUFG_GT/O       | BUFG_GT_X1Y92*  |         851 |               0 |  847 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                |
| g17       | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |         313 |               0 |  313 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                   |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*   |           8 |               0 |    7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                                                                                                                                                                                                                                                                  |
| g20       | 3     | BUFGCE/O        | BUFGCE_X0Y75*   |         287 |               0 |  287 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                        |
| g25       | 10    | BUFG_GT/O       | BUFG_GT_X1Y10*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g31       | 22    | BUFG_GT/O       | BUFG_GT_X1Y22*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g32       | 21    | BUFG_GT/O       | BUFG_GT_X1Y21*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g33       | 15    | BUFG_GT/O       | BUFG_GT_X1Y15*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g34       | 13    | BUFG_GT/O       | BUFG_GT_X1Y37*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g35       | 19    | BUFG_GT/O       | BUFG_GT_X1Y43*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g36       | 5     | BUFG_GT/O       | BUFG_GT_X1Y29*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g37       | 11    | BUFG_GT/O       | BUFG_GT_X1Y35*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g5+       | 17    | BUFG_GT/O       | BUFG_GT_X1Y89*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                  |
| g6+       | 6     | BUFG_GT/O       | BUFG_GT_X1Y78*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                 |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


82. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       11329 |               0 | 11162 |     64 |   19 |    0 |  84 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g8        | 19    | BUFGCE/O        | PBlock         |          38 |               0 |    38 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g44       | 15    | BUFGCE/O        | PBlock         |           0 |              28 |    28 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |             158 |   158 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


83. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       12076 |               0 | 11270 |    688 |   23 |    0 |  95 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g8        | 19    | BUFGCE/O        | PBlock         |         306 |               0 |   281 |     18 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g43       | 21    | BUFGCE/O        | PBlock         |           0 |              34 |    34 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0]                       |
| g44       | 15    | BUFGCE/O        | PBlock         |           0 |              75 |    75 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |              96 |    96 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


84. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       18234 |               0 | 15420 |   2661 |   34 |    0 | 119 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g8        | 19    | BUFGCE/O        | PBlock         |          32 |               0 |    30 |      1 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           1 |               0 |     1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g43       | 21    | BUFGCE/O        | PBlock         |           0 |             579 |   579 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0]                       |
| g44       | 15    | BUFGCE/O        | PBlock         |           0 |             127 |   127 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |             688 |   688 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


85. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        8332 |               0 | 7265 |    992 |    5 |    0 |  70 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g8        | 19    | BUFGCE/O        | PBlock         |          66 |               0 |   66 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         206 |               0 |  206 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g43       | 21    | BUFGCE/O        | PBlock         |           0 |             267 |  267 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0]                       |
| g44       | 15    | BUFGCE/O        | PBlock         |           0 |              33 |   33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |             198 |  198 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


86. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        4027 |               0 | 3387 |    528 |   16 |    0 |  96 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8        | 19    | BUFGCE/O        | PBlock         |        7561 |               1 | 7467 |     52 |    2 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk         |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          90 |               0 |   90 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          19 |               0 |   19 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14       | 13    | BUFGCE/O        | PBlock         |          30 |               0 |   22 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/c0_riu_clk      |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g40       | 20    | BUFGCE/O        | PBlock         |           6 |               0 |    6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/sys_clk_in_bufg |
| g43       | 21    | BUFGCE/O        | PBlock         |           0 |              83 |   83 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0]                               |
| g44+      | 15    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2                  |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |              48 |   48 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


87. Clock Region Cell Placement per Global Clock: Region X5Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       10951 |               0 | 10292 |    528 |   11 |    0 | 120 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g8        | 19    | BUFGCE/O        | PBlock         |          33 |               0 |    33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          29 |               0 |    29 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          16 |               0 |    16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                     |
| g20+      | 3     | BUFGCE/O        | BUFGCE_X0Y75*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i           |
| g21+      | 10    | BUFGCE/O        | BUFGCE_X0Y82*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g44       | 15    | BUFGCE/O        | PBlock         |           0 |             210 |   210 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g45+      | 6     | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


88. Clock Region Cell Placement per Global Clock: Region X6Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        7908 |               0 | 7805 |      0 |    6 |    0 |  97 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g8        | 19    | BUFGCE/O        | PBlock         |          11 |               0 |   11 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                     |
| g20+      | 3     | BUFGCE/O        | BUFGCE_X0Y75*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i           |
| g21+      | 10    | BUFGCE/O        | BUFGCE_X0Y82*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g44       | 15    | BUFGCE/O        | PBlock         |           0 |             199 |  199 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |              31 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


89. Clock Region Cell Placement per Global Clock: Region X7Y2
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |        5928 |               0 | 5261 |    666 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                  |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |         554 |               0 |  552 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                                                                                                                                                                                                                                                                |
| g2        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86*  |        2162 |               0 | 1880 |    280 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                  |
| g11       | 23    | BUFG_GT/O       | BUFG_GT_X1Y47*  |        2105 |               0 | 2095 |      4 |    1 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                |
| g3        | 20    | BUFG_GT/O       | BUFG_GT_X1Y92*  |        1476 |               0 | 1472 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                 |
| g17       | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |         285 |               0 |  285 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                    |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*   |          17 |               0 |   17 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                                                                                                                                                                                                                                                                   |
| g20       | 3     | BUFGCE/O        | BUFGCE_X0Y75*   |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                         |
| g21       | 10    | BUFGCE/O        | BUFGCE_X0Y82*   |          58 |               1 |   58 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                                                      |
| g26       | 13    | BUFG_GT/O       | BUFG_GT_X1Y61*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g27       | 22    | BUFG_GT/O       | BUFG_GT_X1Y70*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g29       | 15    | BUFG_GT/O       | BUFG_GT_X1Y87*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g30       | 19    | BUFG_GT/O       | BUFG_GT_X1Y91*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g38       | 5     | BUFG_GT/O       | BUFG_GT_X1Y53*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g39       | 11    | BUFG_GT/O       | BUFG_GT_X1Y59*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g5        | 17    | BUFG_GT/O       | BUFG_GT_X1Y89*  |          13 |               0 |   13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                   |
| g6+       | 6     | BUFG_GT/O       | BUFG_GT_X1Y78*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


90. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9544 |               0 | 9412 |     86 |    4 |    0 |  42 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g8        | 19    | BUFGCE/O        | PBlock         |        1134 |               0 | 1134 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |              67 |   67 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


91. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       12207 |               0 | 11362 |    741 |   14 |    0 |  90 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g8        | 19    | BUFGCE/O        | PBlock         |         208 |               0 |   207 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |             292 |   292 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


92. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       14928 |               0 | 13883 |    916 |   10 |    0 | 119 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g8        | 19    | BUFGCE/O        | PBlock         |         247 |               0 |   245 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         807 |               0 |   807 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          73 |               0 |    73 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g43       | 21    | BUFGCE/O        | PBlock         |           0 |              82 |    82 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0]                       |
| g44       | 15    | BUFGCE/O        | PBlock         |           0 |               2 |     2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |             154 |   154 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


93. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        6838 |               0 | 6659 |    104 |    6 |    0 |  69 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g8        | 19    | BUFGCE/O        | PBlock         |        1192 |               0 | 1182 |      4 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          32 |               0 |   32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         907 |               0 |  907 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g43       | 21    | BUFGCE/O        | PBlock         |           0 |               7 |    7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0]                       |
| g44+      | 15    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g45       | 6     | BUFGCE/O        | PBlock         |           0 |               3 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


94. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194*  |        3980 |               0 | 3876 |      0 |   11 |    0 |  93 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |           0 |               2 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   2 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g8        | 19    | BUFGCE/O        | PBlock          |        6993 |               0 | 6981 |      2 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |         209 |               0 |  207 |      1 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*   |          32 |               0 |   32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g17+      | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                      |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*   |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                     |
| g20       | 3     | BUFGCE/O        | BUFGCE_X0Y75*   |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i           |
| g21       | 10    | BUFGCE/O        | BUFGCE_X0Y82*   |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g43+      | 21    | BUFGCE/O        | PBlock          |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0]                       |
| g44+      | 15    | BUFGCE/O        | PBlock          |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g45+      | 6     | BUFGCE/O        | PBlock          |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


95. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194*  |        7966 |               0 | 7845 |      0 |    2 |    0 | 119 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g8        | 19    | BUFGCE/O        | PBlock          |        1147 |               0 | 1141 |      4 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |          76 |               0 |   75 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*   |           2 |               0 |    1 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g17+      | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                      |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*   |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                     |
| g20+      | 3     | BUFGCE/O        | BUFGCE_X0Y75*   |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i           |
| g21+      | 10    | BUFGCE/O        | BUFGCE_X0Y82*   |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g44+      | 15    | BUFGCE/O        | PBlock          |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


96. Clock Region Cell Placement per Global Clock: Region X6Y3
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194*  |        6583 |               0 | 6503 |      0 |    0 |    0 |  80 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g8        | 19    | BUFGCE/O        | PBlock          |         109 |               0 |  109 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |         169 |               0 |  169 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*   |          16 |               0 |   16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g17+      | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                      |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g44       | 15    | BUFGCE/O        | PBlock          |           0 |               3 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_1/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


97. Clock Region Cell Placement per Global Clock: Region X7Y3
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |        6777 |               0 | 6232 |    544 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                  |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |          21 |               0 |   21 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                                                                                                                                                                                                                                                                |
| g2        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86*  |        4398 |               0 | 4080 |    297 |   20 |    0 |   0 |  0 |    0 |   0 |       1 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                  |
| g11       | 23    | BUFG_GT/O       | BUFG_GT_X1Y47*  |        1020 |               0 | 1011 |      4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265*  |         257 |               0 |  257 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                     |
| g3        | 20    | BUFG_GT/O       | BUFG_GT_X1Y92*  |        1547 |               0 | 1542 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       1 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                 |
| g17       | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |          20 |               0 |   20 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                    |
| g28       | 13    | BUFG_GT/O       | BUFG_GT_X1Y85*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g29+      | 15    | BUFG_GT/O       | BUFG_GT_X1Y87*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g30+      | 19    | BUFG_GT/O       | BUFG_GT_X1Y91*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4        | 21    | BUFG_GT/O       | BUFG_GT_X1Y93*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g5+       | 17    | BUFG_GT/O       | BUFG_GT_X1Y89*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                   |
| g6        | 6     | BUFG_GT/O       | BUFG_GT_X1Y78*  |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


98. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       12525 |               0 | 11563 |    864 |   14 |    0 |  84 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |             217 |   217 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             224 |   224 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             742 |   742 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             366 |   366 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |             343 |   343 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |              36 |    36 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


99. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       11003 |               0 | 10434 |    464 |   13 |    0 |  92 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |           8 |               0 |     8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |              32 |    32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g47+      | 22    | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             521 |   521 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             310 |   310 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |              65 |    65 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |              13 |    13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


100. Clock Region Cell Placement per Global Clock: Region X2Y4
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       15382 |               0 | 15086 |    151 |   29 |    0 | 116 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |         259 |               0 |   259 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          56 |               0 |    56 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |             254 |   254 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             192 |   192 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             908 |   908 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             499 |   499 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |             288 |   288 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |               2 |     2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


101. Clock Region Cell Placement per Global Clock: Region X3Y4
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        7538 |               0 | 7450 |     10 |    8 |    0 |  70 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |         186 |               0 |  186 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          30 |               0 |   30 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |        1008 |               0 | 1008 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |               2 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g47+      | 22    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             464 |  464 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             265 |  265 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |             192 |  192 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |              33 |   33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


102. Clock Region Cell Placement per Global Clock: Region X4Y4
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        4267 |               0 | 4179 |      0 |    1 |    0 |  87 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |          25 |               0 |   24 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g7        | 20    | BUFGCE/O        | PBlock         |        3372 |               1 | 3190 |    141 |    1 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk         |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         631 |               0 |  631 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         435 |               0 |  435 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g15       | 14    | BUFGCE/O        | PBlock         |        1310 |               0 | 1195 |     82 |   22 |    0 |   3 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/c0_riu_clk      |
| g16       | 4     | BUFGCE/O        | BUFGCE_X0Y196* |         289 |               0 |  289 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g42       | 3     | BUFGCE/O        | PBlock         |          17 |               0 |   17 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/sys_clk_in_bufg |
| g46+      | 21    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2                 |
| g47+      | 22    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2                  |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             475 |  475 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2                  |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             110 |  110 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2                  |
| g50+      | 18    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2                  |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |             215 |  215 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


103. Clock Region Cell Placement per Global Clock: Region X5Y4
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9393 |               0 | 9269 |      0 |    4 |    0 | 120 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |          50 |               0 |   50 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          53 |               0 |   53 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16       | 4     | BUFGCE/O        | BUFGCE_X0Y196* |          14 |               0 |   14 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |             255 |  255 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             178 |  178 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |            1081 | 1081 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             591 |  591 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |             382 |  382 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |              62 |   62 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


104. Clock Region Cell Placement per Global Clock: Region X6Y4
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        5604 |               0 | 5522 |      0 |    0 |    0 |  82 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         399 |               0 |  365 |     34 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |              96 |   96 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |              78 |   78 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             468 |  468 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             462 |  462 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |             185 |  185 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


105. Clock Region Cell Placement per Global Clock: Region X7Y4
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                   |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |       11111 |               0 | 11098 |      2 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK      |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          28 |               0 |    28 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                    |
| g2        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86* |        1247 |               0 |  1247 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK      |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |          39 |               0 |    39 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                         |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |         129 |               0 |   129 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                       |
| g19       | 6     | BUFGCE/O        | BUFGCE_X0Y198* |          19 |               0 |    18 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


106. Clock Region Cell Placement per Global Clock: Region X0Y5
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       17215 |               0 | 14081 |   3056 |    4 |    0 |  74 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |               7 |     7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             221 |   221 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             156 |   156 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |              40 |    40 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |             484 |   484 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


107. Clock Region Cell Placement per Global Clock: Region X1Y5
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       11810 |               0 | 10344 |   1360 |   16 |    0 |  90 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |          90 |               0 |    90 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46+      | 21    | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |              95 |    95 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49+      | 10    | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50+      | 18    | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |             479 |   479 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


108. Clock Region Cell Placement per Global Clock: Region X2Y5
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       13026 |               0 | 12377 |    493 |   36 |    0 | 120 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |        2243 |               0 |  2243 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          32 |               0 |    32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46+      | 21    | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             839 |   839 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             317 |   317 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |              95 |    95 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |             291 |   291 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


109. Clock Region Cell Placement per Global Clock: Region X3Y5
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        7104 |               0 | 7011 |     11 |   12 |    0 |  70 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |         690 |               0 |  690 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         629 |               0 |  629 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46+      | 21    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             420 |  420 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             131 |  131 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |               1 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |             238 |  238 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


110. Clock Region Cell Placement per Global Clock: Region X4Y5
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        2977 |               0 | 2869 |      0 |   16 |    0 |  92 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g7        | 20    | BUFGCE/O        | PBlock         |        6430 |               1 | 6067 |    325 |    1 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk         |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         181 |               0 |  151 |     30 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         339 |               0 |  339 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g15       | 14    | BUFGCE/O        | PBlock         |         206 |               0 |  196 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/c0_riu_clk      |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g42+      | 3     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/sys_clk_in_bufg |
| g46+      | 21    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2                 |
| g47+      | 22    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2                  |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             303 |  303 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2                  |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |              79 |   79 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2                  |
| g50+      | 18    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2                  |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |              13 |   13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


111. Clock Region Cell Placement per Global Clock: Region X5Y5
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9762 |               0 | 9635 |      0 |    7 |    0 | 120 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |          26 |               0 |   26 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         249 |               0 |  246 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |              42 |   42 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             118 |  118 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |            1130 | 1130 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             557 |  557 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |             369 |  369 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |             411 |  411 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


112. Clock Region Cell Placement per Global Clock: Region X6Y5
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        6065 |               0 | 5978 |      0 |    7 |    0 |  80 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         370 |               0 |  370 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |             151 |  151 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |              96 |   96 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             650 |  650 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             256 |  256 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |             183 |  183 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


113. Clock Region Cell Placement per Global Clock: Region X7Y5
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                   |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |       11605 |               0 | 11583 |      0 |   22 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK      |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           5 |               0 |     5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                    |
| g2        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86* |         384 |               0 |   384 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK      |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |          21 |               0 |    21 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                         |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |          76 |               0 |    76 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                       |
| g19       | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           8 |               0 |     6 |      2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


114. Clock Region Cell Placement per Global Clock: Region X0Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       15352 |               0 | 13682 |   1568 |   21 |    0 |  81 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |          44 |               0 |    42 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |              97 |    97 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |              49 |    49 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             626 |   626 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             272 |   272 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |              96 |    96 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |              98 |    98 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


115. Clock Region Cell Placement per Global Clock: Region X1Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       10977 |               0 | 10365 |    496 |   23 |    0 |  93 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |         951 |               0 |   928 |     16 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |             129 |   129 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             111 |   111 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             477 |   477 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             240 |   240 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |             136 |   136 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |              82 |    82 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


116. Clock Region Cell Placement per Global Clock: Region X2Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       15114 |               0 | 13852 |   1112 |   33 |    0 | 117 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |        1736 |               0 |  1720 |      7 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          50 |               0 |    50 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |              64 |    64 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |              60 |    60 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             666 |   666 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             288 |   288 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |             128 |   128 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |             100 |   100 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


117. Clock Region Cell Placement per Global Clock: Region X3Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        6978 |               0 | 6903 |      4 |    2 |    0 |  69 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |        1012 |               0 | 1007 |      5 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          38 |               0 |   38 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         222 |               0 |  222 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |             191 |  191 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             100 |  100 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             724 |  724 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             284 |  284 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |             158 |  158 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |               8 |    8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


118. Clock Region Cell Placement per Global Clock: Region X4Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        2681 |               0 | 2459 |    116 |   12 |    0 |  94 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1              |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK       |
| g7        | 20    | BUFGCE/O        | PBlock         |        8387 |               1 | 8294 |     53 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk    |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          29 |               0 |   29 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                     |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         235 |               0 |  235 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1            |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                          |
| g15       | 14    | BUFGCE/O        | PBlock         |          78 |               0 |   70 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/c0_riu_clk |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                           |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                       |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1             |
| g46+      | 21    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2            |
| g47+      | 22    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2             |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             194 |  194 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2             |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |              81 |   81 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2             |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |               2 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2             |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |              30 |   30 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2            |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


119. Clock Region Cell Placement per Global Clock: Region X5Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       10400 |               0 | 10273 |      0 |    7 |    0 | 120 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           5 |               0 |     5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |          32 |               0 |    32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |        1025 |               0 |   935 |     90 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16       | 4     | BUFGCE/O        | BUFGCE_X0Y196* |          34 |               0 |    34 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |             249 |   249 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             202 |   202 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2          |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |            1021 |  1021 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             687 |   687 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |             463 |   463 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |             242 |   242 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


120. Clock Region Cell Placement per Global Clock: Region X6Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        7282 |               0 | 7181 |      0 |    2 |    0 |  99 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         588 |               0 |  547 |     41 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |             166 |  166 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |              96 |   96 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             914 |  914 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             529 |  529 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |             193 |  193 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |              50 |   50 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


121. Clock Region Cell Placement per Global Clock: Region X7Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                   |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        9369 |               0 | 9344 |      1 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK      |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           3 |               0 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                    |
| g2        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86* |         122 |               0 |  122 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK      |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |          59 |               0 |   51 |      8 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                         |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |         111 |               0 |  109 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                       |
| g19+      | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


122. Clock Region Cell Placement per Global Clock: Region X0Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9453 |               0 | 9394 |      0 |    8 |    0 |  51 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |         134 |               0 |  134 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |              30 |   30 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             309 |  309 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             128 |  128 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |             142 |  142 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |             182 |  182 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


123. Clock Region Cell Placement per Global Clock: Region X1Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       11054 |               0 | 10635 |    317 |   13 |    0 |  89 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |         133 |               0 |   132 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46+      | 21    | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             520 |   520 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             321 |   321 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |             158 |   158 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |              10 |    10 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


124. Clock Region Cell Placement per Global Clock: Region X2Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       14708 |               0 | 14286 |    299 |   15 |    0 | 108 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |          85 |               0 |    85 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |        1383 |               0 |  1372 |      0 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46+      | 21    | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             528 |   528 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             255 |   255 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |              53 |    53 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |             277 |   277 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


125. Clock Region Cell Placement per Global Clock: Region X3Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        6786 |               0 | 6715 |      3 |    0 |    0 |  68 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         870 |               0 |  870 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |         736 |               0 |  736 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         916 |               0 |  855 |     61 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         387 |               0 |  387 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |               1 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             422 |  422 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             224 |  224 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |             152 |  152 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |             209 |  209 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


126. Clock Region Cell Placement per Global Clock: Region X4Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        8755 |               0 | 8133 |    524 |    8 |    0 |  90 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         241 |               0 |  241 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 20    | BUFGCE/O        | PBlock         |        2022 |               0 | 2022 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         189 |               0 |  136 |     53 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         576 |               0 |  576 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g46+      | 21    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2         |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             623 |  623 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2          |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             287 |  287 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2          |
| g50+      | 18    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2          |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |             297 |  297 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


127. Clock Region Cell Placement per Global Clock: Region X5Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9806 |               0 | 9695 |      0 |    0 |    0 | 111 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |          58 |               0 |   57 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         153 |               0 |  136 |     17 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g46       | 21    | BUFGCE/O        | PBlock         |           0 |              65 |   65 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             524 |  524 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             302 |  302 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |             208 |  208 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |             221 |  221 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


128. Clock Region Cell Placement per Global Clock: Region X6Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        4525 |               0 | 4444 |      0 |    0 |    0 |  81 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |          49 |               0 |   49 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         184 |               0 |  184 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16       | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g48       | 6     | BUFGCE/O        | PBlock         |           0 |             519 |  519 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g49       | 10    | BUFGCE/O        | PBlock         |           0 |             195 |  195 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g50       | 18    | BUFGCE/O        | PBlock         |           0 |              64 |   64 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g51       | 15    | BUFGCE/O        | PBlock         |           0 |              13 |   13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_2/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


129. Clock Region Cell Placement per Global Clock: Region X7Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        8327 |               0 | 8302 |      1 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          33 |               0 |   33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g2        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86* |           6 |               0 |    6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                       |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |          25 |               0 |   25 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |         170 |               0 |  170 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                        |
| g19       | 6     | BUFGCE/O        | BUFGCE_X0Y198* |          15 |               0 |   11 |      4 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g22       | 10    | BUFGCE/O        | BUFGCE_X0Y202* |           8 |               0 |    8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


130. Clock Region Cell Placement per Global Clock: Region X0Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        1943 |               0 | 1900 |      0 |    2 |    0 |  41 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |              94 |   94 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g53       | 11    | BUFGCE/O        | PBlock         |           0 |              43 |   43 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             210 |  210 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             155 |  155 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |               3 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


131. Clock Region Cell Placement per Global Clock: Region X1Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        7390 |               0 | 7288 |      0 |   13 |    0 |  89 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |             194 |  194 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g53       | 11    | BUFGCE/O        | PBlock         |           0 |             109 |  109 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             532 |  532 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             414 |  414 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             380 |  380 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


132. Clock Region Cell Placement per Global Clock: Region X2Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       14965 |               0 | 13968 |    849 |   28 |    0 | 120 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          20 |               0 |    20 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52+      | 5     | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g53+      | 11    | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             655 |   655 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             542 |   542 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |              91 |    91 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |              31 |    31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


133. Clock Region Cell Placement per Global Clock: Region X3Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        6696 |               0 | 6307 |    314 |    5 |    0 |  70 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         508 |               0 |  508 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         696 |               0 |  696 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |        1276 |               0 | 1276 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52+      | 5     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g53+      | 11    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             413 |  413 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             107 |  107 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56+      | 22    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |             102 |  102 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


134. Clock Region Cell Placement per Global Clock: Region X4Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        5491 |               0 | 5369 |     14 |   17 |    0 |  91 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                              |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        3270 |               0 | 3266 |      4 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           7 |               0 |    5 |      1 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |        2333 |               0 | 1813 |    520 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                            |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                           |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                        |
| g19+      | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g22+      | 10    | BUFGCE/O        | BUFGCE_X0Y202* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                       |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                             |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |             161 |  161 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2                                            |
| g53       | 11    | BUFGCE/O        | PBlock         |           0 |              17 |   17 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2                                             |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             151 |  151 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2                                             |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             417 |  417 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2                                             |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             210 |  210 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2                                             |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |              14 |   14 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


135. Clock Region Cell Placement per Global Clock: Region X5Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        6454 |               0 | 6342 |      0 |    3 |    0 | 109 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                              |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        3541 |               0 | 3408 |    133 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |        2037 |               0 | 2023 |     14 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                            |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                           |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                        |
| g19+      | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g22+      | 10    | BUFGCE/O        | BUFGCE_X0Y202* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                       |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                             |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |             114 |  114 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2                                            |
| g53       | 11    | BUFGCE/O        | PBlock         |           0 |              48 |   48 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2                                             |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             293 |  293 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2                                             |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             387 |  387 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2                                             |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             398 |  398 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2                                             |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |             260 |  260 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


136. Clock Region Cell Placement per Global Clock: Region X6Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        4502 |               0 | 4438 |      0 |    0 |    0 |  64 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                              |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        8805 |               0 | 8009 |    796 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         110 |               0 |  110 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          13 |               0 |   13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                            |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                           |
| g19+      | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g22+      | 10    | BUFGCE/O        | BUFGCE_X0Y202* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                       |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                             |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             527 |  527 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2                                             |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             300 |  300 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2                                             |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |              26 |   26 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2                                             |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |             100 |  100 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


137. Clock Region Cell Placement per Global Clock: Region X7Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |       14792 |               0 | 14789 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |        2070 |               0 |  2046 |      1 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |         446 |               0 |   395 |     28 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g16       | 4     | BUFGCE/O        | BUFGCE_X0Y196* |         319 |               1 |   319 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                           |
| g19+      | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g22+      | 10    | BUFGCE/O        | BUFGCE_X0Y202* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


138. Clock Region Cell Placement per Global Clock: Region X0Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        5966 |               0 | 5873 |      0 |   12 |    0 |  81 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |             160 |  160 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g53       | 11    | BUFGCE/O        | PBlock         |           0 |             195 |  195 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             720 |  720 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             378 |  378 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             203 |  203 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


139. Clock Region Cell Placement per Global Clock: Region X1Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9348 |               0 | 9228 |      0 |   24 |    0 |  96 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |             128 |  128 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g53       | 11    | BUFGCE/O        | PBlock         |           0 |             108 |  108 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             846 |  846 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             243 |  243 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             303 |  303 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


140. Clock Region Cell Placement per Global Clock: Region X2Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       16069 |               0 | 14138 |   1775 |   36 |    0 | 120 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          15 |               0 |    15 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52+      | 5     | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g53+      | 11    | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             571 |   571 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             440 |   440 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             108 |   108 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |             162 |   162 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


141. Clock Region Cell Placement per Global Clock: Region X3Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        7226 |               0 | 7021 |    123 |   10 |    0 |  72 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |          91 |               0 |   91 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         121 |               0 |  121 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           8 |               0 |    8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52+      | 5     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g53+      | 11    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             892 |  892 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |               2 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56+      | 22    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |             489 |  489 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


142. Clock Region Cell Placement per Global Clock: Region X4Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        8046 |               0 | 7935 |      0 |   15 |    0 |  96 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        1391 |               0 | 1387 |      4 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           6 |               0 |    6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         160 |               0 |  159 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |             114 |  114 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g53       | 11    | BUFGCE/O        | PBlock         |           0 |             209 |  209 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |            1363 | 1363 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             288 |  288 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             138 |  138 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |              71 |   71 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


143. Clock Region Cell Placement per Global Clock: Region X5Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        8046 |               0 | 7920 |      0 |    6 |    0 | 120 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        1491 |               0 | 1429 |     62 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |              90 |   90 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g53       | 11    | BUFGCE/O        | PBlock         |           0 |              92 |   92 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |            1097 | 1097 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             386 |  386 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             132 |  132 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |             200 |  200 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


144. Clock Region Cell Placement per Global Clock: Region X6Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        6497 |               0 | 6403 |      0 |    0 |    0 |  94 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        3479 |               0 | 3280 |    199 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |              64 |   64 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             396 |  396 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             469 |  469 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             254 |  254 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |             216 |  216 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


145. Clock Region Cell Placement per Global Clock: Region X7Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                              |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        4997 |               0 | 4974 |     23 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |        4236 |               0 | 4215 |      4 |   17 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                            |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |        3054 |               0 | 2916 |    128 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g13       | 3     | BUFGCE/O        | BUFGCE_X0Y243* |           5 |               0 |    0 |      0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                                                                   |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                           |
| g19       | 6     | BUFGCE/O        | BUFGCE_X0Y198* |         168 |               0 |  152 |     16 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g22       | 10    | BUFGCE/O        | BUFGCE_X0Y202* |          35 |               1 |   35 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                       |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


146. Clock Region Cell Placement per Global Clock: Region X0Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        6258 |               0 | 6150 |      0 |   12 |    0 |  96 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |             191 |  191 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g53       | 11    | BUFGCE/O        | PBlock         |           0 |             178 |  178 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             788 |  788 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             228 |  228 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             222 |  222 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


147. Clock Region Cell Placement per Global Clock: Region X1Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9884 |               0 | 9764 |      0 |   24 |    0 |  96 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |             158 |  158 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g53       | 11    | BUFGCE/O        | PBlock         |           0 |             135 |  135 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             700 |  700 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             335 |  335 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             156 |  156 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


148. Clock Region Cell Placement per Global Clock: Region X2Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       17631 |               0 | 15333 |   2144 |   35 |    0 | 119 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |               2 |     2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g53+      | 11    | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             442 |   442 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             225 |   225 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |              48 |    48 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |             300 |   300 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


149. Clock Region Cell Placement per Global Clock: Region X3Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        8865 |               0 | 7488 |   1296 |   10 |    0 |  71 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52+      | 5     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g53+      | 11    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |              39 |   39 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55+      | 18    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56+      | 22    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |             274 |  274 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


150. Clock Region Cell Placement per Global Clock: Region X4Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        7215 |               0 | 6721 |    384 |   14 |    0 |  96 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g13+      | 3     | BUFGCE/O        | BUFGCE_X0Y243* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                             |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |              96 |   96 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g53       | 11    | BUFGCE/O        | PBlock         |           0 |              33 |   33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             726 |  726 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             223 |  223 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             145 |  145 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |              36 |   36 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


151. Clock Region Cell Placement per Global Clock: Region X5Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        8025 |               0 | 7898 |      0 |    7 |    0 | 120 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g13+      | 3     | BUFGCE/O        | BUFGCE_X0Y243* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                             |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |             129 |  129 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g53       | 11    | BUFGCE/O        | PBlock         |           0 |             275 |  275 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |            1489 | 1489 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             220 |  220 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             153 |  153 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |              32 |   32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


152. Clock Region Cell Placement per Global Clock: Region X6Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        5733 |               0 | 5634 |      0 |    8 |    0 |  91 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         176 |               0 |  176 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         418 |               0 |  418 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          36 |               0 |   36 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g13+      | 3     | BUFGCE/O        | BUFGCE_X0Y243* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                             |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23       | 16    | BUFGCE/O        | BUFGCE_X0Y280* |          36 |               0 |   36 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24       | 9     | BUFGCE/O        | BUFGCE_X0Y273* |          36 |               0 |   36 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |             256 |  256 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g53       | 11    | BUFGCE/O        | PBlock         |           0 |              62 |   62 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_76_reg_14100[31]_i_1_n_2       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             383 |  383 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             443 |  443 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             265 |  265 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |              32 |   32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


153. Clock Region Cell Placement per Global Clock: Region X7Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        3494 |               0 | 3385 |    108 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |        5045 |               0 | 4902 |    121 |   22 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |        2131 |               0 | 2073 |     54 |    0 |    0 |   4 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g13       | 3     | BUFGCE/O        | BUFGCE_X0Y243* |        2318 |               0 | 2216 |     79 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                                                                   |
| g19       | 6     | BUFGCE/O        | BUFGCE_X0Y198* |         183 |               0 |  168 |     15 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g22       | 10    | BUFGCE/O        | BUFGCE_X0Y202* |          11 |               0 |   11 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


154. Clock Region Cell Placement per Global Clock: Region X0Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        4111 |               0 | 4035 |      0 |    1 |    0 |  75 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |               1 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             392 |  392 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             297 |  297 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             125 |  125 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


155. Clock Region Cell Placement per Global Clock: Region X1Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        5668 |               0 | 5570 |      0 |    7 |    0 |  91 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |              64 |   64 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             613 |  613 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             379 |  379 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             217 |  217 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |               4 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


156. Clock Region Cell Placement per Global Clock: Region X2Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       12213 |               0 | 10629 |   1472 |    3 |    0 | 109 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52       | 5     | BUFGCE/O        | PBlock         |           0 |              32 |    32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             659 |   659 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             354 |   354 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             162 |   162 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |             520 |   520 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


157. Clock Region Cell Placement per Global Clock: Region X3Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        7370 |               0 | 6325 |    976 |    0 |    0 |  69 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52+      | 5     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             305 |  305 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |              86 |   86 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |              30 |   30 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |             423 |  423 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


158. Clock Region Cell Placement per Global Clock: Region X4Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        6427 |               0 | 6027 |    304 |    0 |    0 |  96 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23       | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g52+      | 5     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/sum_189_reg_17365[31]_i_1_n_2      |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             534 |  534 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             416 |  416 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             105 |  105 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |             196 |  196 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


159. Clock Region Cell Placement per Global Clock: Region X5Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        5165 |               0 | 5050 |      0 |    0 |    0 | 115 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             352 |  352 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             265 |  265 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |              38 |   38 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |             408 |  408 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


160. Clock Region Cell Placement per Global Clock: Region X6Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        4146 |               0 | 4085 |      0 |    0 |    0 |  61 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g54       | 15    | BUFGCE/O        | PBlock         |           0 |             296 |  296 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp301_reg_14295[31]_i_1_n_2       |
| g55       | 18    | BUFGCE/O        | PBlock         |           0 |             193 |  193 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp321_reg_16055[31]_i_1_n_2       |
| g56       | 22    | BUFGCE/O        | PBlock         |           0 |             184 |  184 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp375_reg_16955[31]_i_1_n_2       |
| g57       | 21    | BUFGCE/O        | PBlock         |           0 |             226 |  226 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/gemm0_3/inst/grp_local_gemm_fu_46100/tmp_341_reg_10344[31]_i_1_n_2      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


161. Clock Region Cell Placement per Global Clock: Region X7Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        5287 |               0 | 5055 |    229 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |        4267 |               0 | 4219 |     36 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |          85 |               0 |   84 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g13       | 3     | BUFGCE/O        | BUFGCE_X0Y243* |         563 |               0 |  537 |      6 |   20 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


