vendor_name = ModelSim
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/workSpace/decoder2to4.v
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/workSpace/comparator.v
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/workSpace/barrelShifter.v
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/workSpace/ALU.v
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/workSpace/parity.v
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/workSpace/Waveform.vwf
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/workSpace/db/digitalCircuits.cbx.xml
design_name = parity
instance = comp, \in[0]~input , in[0]~input, parity, 1
instance = comp, \in[4]~input , in[4]~input, parity, 1
instance = comp, \parityOut~output , parityOut~output, parity, 1
instance = comp, \in[5]~input , in[5]~input, parity, 1
instance = comp, \in[6]~input , in[6]~input, parity, 1
instance = comp, \in[7]~input , in[7]~input, parity, 1
instance = comp, \WideXor0~1 , WideXor0~1, parity, 1
instance = comp, \in[2]~input , in[2]~input, parity, 1
instance = comp, \in[1]~input , in[1]~input, parity, 1
instance = comp, \in[3]~input , in[3]~input, parity, 1
instance = comp, \WideXor0~0 , WideXor0~0, parity, 1
