/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [29:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [28:0] celloutsig_0_1z;
  reg [23:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [20:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_86z;
  wire celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [19:0] celloutsig_1_16z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  reg [4:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [26:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_7z[17] & celloutsig_1_17z[4]);
  assign celloutsig_0_3z = ~((celloutsig_0_1z[27] | celloutsig_0_1z[2]) & in_data[78]);
  assign celloutsig_0_15z = celloutsig_0_14z[3] | ~(celloutsig_0_14z[7]);
  assign celloutsig_0_2z = celloutsig_0_0z[11] ^ celloutsig_0_1z[4];
  assign celloutsig_0_5z = ~(celloutsig_0_2z ^ celloutsig_0_4z[0]);
  assign celloutsig_1_18z = ~(celloutsig_1_12z ^ celloutsig_1_1z[4]);
  assign celloutsig_0_18z = { celloutsig_0_10z[0], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z } + { celloutsig_0_7z[17:13], celloutsig_0_2z };
  assign celloutsig_0_26z = { celloutsig_0_14z[3:2], celloutsig_0_15z } + { celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_1z = celloutsig_0_0z[28:0] / { 1'h1, in_data[38:11] };
  assign celloutsig_1_8z = in_data[121:115] == { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_16z = celloutsig_0_13z[6:4] == celloutsig_0_13z[2:0];
  assign celloutsig_0_9z = { celloutsig_0_7z[14:7], celloutsig_0_6z, celloutsig_0_2z } <= celloutsig_0_0z[11:2];
  assign celloutsig_1_12z = in_data[117:97] <= { celloutsig_1_7z[21:7], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_5z = in_data[126:122] && celloutsig_1_0z;
  assign celloutsig_0_87z = celloutsig_0_7z[11:6] || { celloutsig_0_54z[5:1], celloutsig_0_33z };
  assign celloutsig_0_8z = celloutsig_0_7z[18:14] || { celloutsig_0_7z[17], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_6z = celloutsig_1_0z[4:2] || celloutsig_1_1z[4:2];
  assign celloutsig_0_33z = celloutsig_0_21z[20:3] || celloutsig_0_0z[29:12];
  assign celloutsig_0_0z = in_data[77:48] % { 1'h1, in_data[42:14] };
  assign celloutsig_0_7z = { in_data[65:52], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z } % { 1'h1, in_data[55:36] };
  assign celloutsig_1_3z = celloutsig_1_2z % { 1'h1, celloutsig_1_1z[3:0] };
  assign celloutsig_1_7z = { in_data[152:131], celloutsig_1_2z } % { 1'h1, in_data[174:155], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_13z = { celloutsig_0_7z[18:16], celloutsig_0_11z } % { 1'h1, celloutsig_0_7z[11:5] };
  assign celloutsig_1_4z = in_data[158:149] !== { in_data[165:162], celloutsig_1_1z };
  assign celloutsig_1_17z = ~ { celloutsig_1_16z[12:8], celloutsig_1_3z };
  assign celloutsig_0_11z = ~ { in_data[25:22], celloutsig_0_3z };
  assign celloutsig_0_14z = ~ { in_data[39:33], celloutsig_0_4z };
  assign celloutsig_0_19z = ~ { celloutsig_0_18z[3:0], celloutsig_0_3z };
  assign celloutsig_0_4z = celloutsig_0_1z[10:8] | celloutsig_0_0z[24:22];
  assign celloutsig_0_86z = celloutsig_0_21z[17:3] | celloutsig_0_1z[20:6];
  assign celloutsig_1_0z = in_data[100:96] | in_data[189:185];
  assign celloutsig_1_1z = in_data[189:184] | in_data[142:137];
  assign celloutsig_1_16z = { in_data[144:131], celloutsig_1_6z, celloutsig_1_2z } | { in_data[117:100], celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_39z = ^ { celloutsig_0_0z[4:0], celloutsig_0_33z, celloutsig_0_19z };
  assign celloutsig_0_6z = ^ { celloutsig_0_4z[1:0], celloutsig_0_5z };
  assign celloutsig_0_54z = { celloutsig_0_11z[4:1], celloutsig_0_39z, celloutsig_0_26z } - celloutsig_0_21z[14:7];
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z } ~^ { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_8z };
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_2z = in_data[128:124];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_21z = 24'h000000;
    else if (clkin_data[0]) celloutsig_0_21z = { celloutsig_0_0z[18:4], celloutsig_0_13z, celloutsig_0_9z };
  assign { out_data[128], out_data[96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
