0.7
2020.2
Oct 14 2022
05:20:55
E:/Codes/verilog-vivado/ripple_carry_adder/ripple_carry_adder.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
E:/Codes/verilog-vivado/ripple_carry_adder/ripple_carry_adder.srcs/sim_1/new/ripple_carry_adder_tb.v,1711936834,verilog,,,,ripple_carry_adder_4_bit_tb,,,,,,,,
E:/Codes/verilog-vivado/ripple_carry_adder/ripple_carry_adder.srcs/sources_1/new/ripple_carry_adder.v,1711691599,verilog,,E:/Codes/verilog-vivado/ripple_carry_adder/ripple_carry_adder.srcs/sim_1/new/ripple_carry_adder_tb.v,,ripple_carry_adder,,,,,,,,
