#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Apr 14 16:34:55 2022
# Process ID: 9208
# Current directory: C:/Users/pine1/project_4/project_4.runs/synth_1
# Command line: vivado.exe -log serial_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source serial_adder.tcl
# Log file: C:/Users/pine1/project_4/project_4.runs/synth_1/serial_adder.vds
# Journal file: C:/Users/pine1/project_4/project_4.runs/synth_1\vivado.jou
# Running On: DESKTOP-15C77GH, OS: Windows, CPU Frequency: 1114 MHz, CPU Physical cores: 4, Host memory: 8382 MB
#-----------------------------------------------------------
source serial_adder.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1252.785 ; gain = 0.000
Command: synth_design -top serial_adder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3908
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1252.785 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'serial_adder' [C:/Users/pine1/Lab5new/Lab5new.srcs/sources_1/new/serialadder.sv:41]
INFO: [Synth 8-6157] synthesizing module 'shift_register' [C:/Users/pine1/Lab5new/Lab5new.srcs/sources_1/new/serialadder.sv:15]
INFO: [Synth 8-6157] synthesizing module 'flipflop' [C:/Users/pine1/Lab5new/Lab5new.srcs/sources_1/new/serialadder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'flipflop' (1#1) [C:/Users/pine1/Lab5new/Lab5new.srcs/sources_1/new/serialadder.sv:1]
WARNING: [Synth 8-87] always_comb on 'd_reg' did not result in combinational logic [C:/Users/pine1/Lab5new/Lab5new.srcs/sources_1/new/serialadder.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (2#1) [C:/Users/pine1/Lab5new/Lab5new.srcs/sources_1/new/serialadder.sv:15]
WARNING: [Synth 8-87] always_comb on 'cout_reg' did not result in combinational logic [C:/Users/pine1/Lab5new/Lab5new.srcs/sources_1/new/serialadder.sv:52]
WARNING: [Synth 8-87] always_comb on 'sum_reg' did not result in combinational logic [C:/Users/pine1/Lab5new/Lab5new.srcs/sources_1/new/serialadder.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'serial_adder' (3#1) [C:/Users/pine1/Lab5new/Lab5new.srcs/sources_1/new/serialadder.sv:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1252.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1252.785 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'd_reg' [C:/Users/pine1/Lab5new/Lab5new.srcs/sources_1/new/serialadder.sv:25]
WARNING: [Synth 8-327] inferring latch for variable 'sum_reg' [C:/Users/pine1/Lab5new/Lab5new.srcs/sources_1/new/serialadder.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'cout_reg' [C:/Users/pine1/Lab5new/Lab5new.srcs/sources_1/new/serialadder.sv:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1252.785 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1252.785 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1252.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1252.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1252.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1252.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1252.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1252.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1252.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1252.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    15|
|3     |LUT3 |    14|
|4     |LUT6 |     2|
|5     |FDRE |    11|
|6     |LD   |     2|
|7     |LDC  |    24|
|8     |IBUF |    20|
|9     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |    97|
|2     |  f0          |flipflop         |     3|
|3     |  registerA   |shift_register   |    19|
|4     |    f7        |flipflop_11      |     3|
|5     |  registerB   |shift_register_0 |    18|
|6     |    f7        |flipflop_10      |     2|
|7     |  registerOut |shift_register_1 |    25|
|8     |    f0        |flipflop_2       |     1|
|9     |    f1        |flipflop_3       |     1|
|10    |    f2        |flipflop_4       |     1|
|11    |    f3        |flipflop_5       |     1|
|12    |    f4        |flipflop_6       |     1|
|13    |    f5        |flipflop_7       |     1|
|14    |    f6        |flipflop_8       |     1|
|15    |    f7        |flipflop_9       |     1|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1252.785 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1252.785 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1252.785 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1252.785 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1252.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  LD => LDCE: 2 instances
  LDC => LDCE: 24 instances

Synth Design complete, checksum: b9bbcee5
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1252.785 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pine1/project_4/project_4.runs/synth_1/serial_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file serial_adder_utilization_synth.rpt -pb serial_adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 16:35:40 2022...
