vendor_name = ModelSim
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_baud_counter/tx_baud_counter.v
source_file = 1, module_simulation.vwf
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_baud_counter/baud_simulation.vwf
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_baud_counter/db/tx_baud_counter.cbx.xml
design_name = tx_baud_counter
instance = comp, \Add0~16 , Add0~16, tx_baud_counter, 1
instance = comp, \Add0~20 , Add0~20, tx_baud_counter, 1
instance = comp, \count[10] , count[10], tx_baud_counter, 1
instance = comp, \count[8] , count[8], tx_baud_counter, 1
instance = comp, \clk~I , clk, tx_baud_counter, 1
instance = comp, \clk~clkctrl , clk~clkctrl, tx_baud_counter, 1
instance = comp, \Add0~0 , Add0~0, tx_baud_counter, 1
instance = comp, \count~0 , count~0, tx_baud_counter, 1
instance = comp, \reset_n~I , reset_n, tx_baud_counter, 1
instance = comp, \reset_n~clkctrl , reset_n~clkctrl, tx_baud_counter, 1
instance = comp, \count[0] , count[0], tx_baud_counter, 1
instance = comp, \Add0~2 , Add0~2, tx_baud_counter, 1
instance = comp, \count[1] , count[1], tx_baud_counter, 1
instance = comp, \Add0~4 , Add0~4, tx_baud_counter, 1
instance = comp, \count~1 , count~1, tx_baud_counter, 1
instance = comp, \count[2] , count[2], tx_baud_counter, 1
instance = comp, \Add0~6 , Add0~6, tx_baud_counter, 1
instance = comp, \Add0~8 , Add0~8, tx_baud_counter, 1
instance = comp, \Add0~10 , Add0~10, tx_baud_counter, 1
instance = comp, \count[5] , count[5], tx_baud_counter, 1
instance = comp, \Add0~12 , Add0~12, tx_baud_counter, 1
instance = comp, \Add0~14 , Add0~14, tx_baud_counter, 1
instance = comp, \count[7] , count[7], tx_baud_counter, 1
instance = comp, \Add0~18 , Add0~18, tx_baud_counter, 1
instance = comp, \count[9] , count[9], tx_baud_counter, 1
instance = comp, \Add0~22 , Add0~22, tx_baud_counter, 1
instance = comp, \count[11] , count[11], tx_baud_counter, 1
instance = comp, \Add0~24 , Add0~24, tx_baud_counter, 1
instance = comp, \count[12] , count[12], tx_baud_counter, 1
instance = comp, \Equal0~0 , Equal0~0, tx_baud_counter, 1
instance = comp, \count[4] , count[4], tx_baud_counter, 1
instance = comp, \count[3] , count[3], tx_baud_counter, 1
instance = comp, \Equal0~2 , Equal0~2, tx_baud_counter, 1
instance = comp, \count[6] , count[6], tx_baud_counter, 1
instance = comp, \Equal0~1 , Equal0~1, tx_baud_counter, 1
instance = comp, \Equal0~3 , Equal0~3, tx_baud_counter, 1
instance = comp, \baud_out~I , baud_out, tx_baud_counter, 1
