INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/project_1/project_1.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/project_1/project_1.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/project_1/project_1.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/project_1/project_1.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/project_1/project_1.srcs/sources_1/new/ALU_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/project_1/project_1.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/project_1/project_1.srcs/sources_1/new/mux_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/project_1/project_1.srcs/sources_1/new/micro-instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/project_1/project_1.srcs/sources_1/new/data_extract.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_interpreter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/project_1/project_1.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/project_1/project_1.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/project_1/project_1.srcs/sources_1/new/divide_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divide_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/project_1/project_1.srcs/sim_1/new/ALU_32bit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_32bit_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/project_1/project_1.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/project_1/project_1.srcs/sim_1/new/program_counter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter_testbench
