Loading plugins phase: Elapsed time ==> 1s.411ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Lisa Boneta\Desktop\Lab 3\BLE Lab 3\BLE Lab 3.cydsn\BLE Lab 3.cyprj -d CY8C4247LQI-BL483 -s C:\Users\Lisa Boneta\Desktop\Lab 3\BLE Lab 3\BLE Lab 3.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0012: error: Terminals "Opamp.Vplus" connected to signal "Net_1074" have mismatching types.
 * C:\Users\Lisa Boneta\Desktop\Lab 3\BLE Lab 3\BLE Lab 3.cydsn\TopDesign\TopDesign.cysch (Signal: Net_1074)
 * C:\Users\Lisa Boneta\Desktop\Lab 3\BLE Lab 3\BLE Lab 3.cydsn\TopDesign\TopDesign.cysch (Shape_100)
 * C:\Users\Lisa Boneta\Desktop\Lab 3\BLE Lab 3\BLE Lab 3.cydsn\TopDesign\TopDesign.cysch (Shape_102)
 * C:\Users\Lisa Boneta\Desktop\Lab 3\BLE Lab 3\BLE Lab 3.cydsn\TopDesign\TopDesign.cysch (cc)
 * C:\Users\Lisa Boneta\Desktop\Lab 3\BLE Lab 3\BLE Lab 3.cydsn\TopDesign\TopDesign.cysch (Shape_34.21)
 * C:\Users\Lisa Boneta\Desktop\Lab 3\BLE Lab 3\BLE Lab 3.cydsn\TopDesign\TopDesign.cysch (Shape_88.5)
 * C:\Users\Lisa Boneta\Desktop\Lab 3\BLE Lab 3\BLE Lab 3.cydsn\TopDesign\TopDesign.cysch (Vplus)

ADD: sdb.M0018: error: Multiple drivers on signal "Net_1074", bit(s) "0".
 * C:\Users\Lisa Boneta\Desktop\Lab 3\BLE Lab 3\BLE Lab 3.cydsn\TopDesign\TopDesign.cysch (Signal: Net_1074)
 * C:\Users\Lisa Boneta\Desktop\Lab 3\BLE Lab 3\BLE Lab 3.cydsn\TopDesign\TopDesign.cysch (Shape_100)
 * C:\Users\Lisa Boneta\Desktop\Lab 3\BLE Lab 3\BLE Lab 3.cydsn\TopDesign\TopDesign.cysch (Shape_102)
 * C:\Users\Lisa Boneta\Desktop\Lab 3\BLE Lab 3\BLE Lab 3.cydsn\TopDesign\TopDesign.cysch (Shape_34.21)
 * C:\Users\Lisa Boneta\Desktop\Lab 3\BLE Lab 3\BLE Lab 3.cydsn\TopDesign\TopDesign.cysch (Shape_88.5)

ADD: sdb.M0061: information: Info from component: ADC. The actual sample rate (150000 SPS) differs from the desired sample rate (166666 SPS) due to the clock configuration in the DWR.
 * C:\Users\Lisa Boneta\Desktop\Lab 3\BLE Lab 3\BLE Lab 3.cydsn\TopDesign\TopDesign.cysch (Instance:ADC)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 25s.406ms
