FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright (C) 1999 by Kaz Kojima
 *
 * Defitions for the address spaces of the SH-4 CPUs.
 */
#ifndef __ASM_CPU_SH4_ADDRSPACE_H
#define __ASM_CPU_SH4_ADDRSPACE_H

#define P0SEG		0x00000000
#define P1SEG		0x80000000
#define P2SEG		0xa0000000
#define P3SEG		0xc0000000
#define P4SEG		0xe0000000

/* Detailed P4SEG  */
#define P4SEG_STORE_QUE	(P4SEG)
#define P4SEG_IC_ADDR	0xf0000000
#define P4SEG_IC_DATA	0xf1000000
#define P4SEG_ITLB_ADDR	0xf2000000
#define P4SEG_ITLB_DATA	0xf3000000
#define P4SEG_OC_ADDR	0xf4000000
/* bench 16651.2.0 f43a08b08b63 */
/* bench 16651.2.1 962e6747a68d */
/* bench 16651.2.2 ba11caabd760 */
/* bench 16651.2.3 c0d7a5ad41d1 */
/* bench 16651.2.4 7cfccf77c5a8 */
/* bench 16651.2.5 5d0c33713aae */
/* bench 16651.2.6 6ea6259740ee */
/* bench 16651.2.7 1ec128f4f14a */
/* bench 16651.2.8 1039fd0be2e1 */
/* bench 16651.2.9 b47cf4b5f91a */
/* bench 16651.2.10 dcc09fad1dc7 */
/* bench 16651.2.11 3d21e454ea01 */
/* bench 16651.2.12 7546677b4635 */
/* bench 16651.2.13 a0f0edf980f8 */
/* bench 16651.2.14 d984f78bcff5 */
/* bench 16651.2.15 ad2e463dccc5 */
/* bench 16651.2.16 1ee839286c0b */
/* bench 16651.2.17 48280f22afea */
#define P4SEG_TLB_DATA	0xf7000000
#define P4SEG_REG_BASE	0xff000000

#define PA_AREA0	0x00000000
#define PA_AREA1	0x04000000
#define PA_AREA2	0x08000000
#define PA_AREA3	0x0c000000
#define PA_AREA4	0x10000000
#define PA_AREA5	0x14000000
#define PA_AREA6	0x18000000
#define PA_AREA7	0x1c000000

#define PA_AREA5_IO	0xb4000000	/* Area 5 IO Memory */
#define PA_AREA6_IO	0xb8000000	/* Area 6 IO Memory */

#endif /* __ASM_CPU_SH4_ADDRSPACE_H */

