verilog xil_defaultlib "../../../bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v" --include "../../../../DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/2527/hdl" --include "../../../../DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v" --include "../../../../DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/2527/hdl" --include "../../../../DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0.v" --include "../../../../DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/2527/hdl" --include "../../../../DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_DCT_0_0/sim/DARC_DCT_Design_DARC_DCT_0_0.v" --include "../../../../DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/2527/hdl" --include "../../../../DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/sim/DARC_DCT_Design_processing_system7_0_0.v" --include "../../../../DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/2527/hdl" --include "../../../../DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/DARC_DCT_Design/ip/DARC_DCT_Design_auto_pc_0/sim/DARC_DCT_Design_auto_pc_0.v" --include "../../../../DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/2527/hdl" --include "../../../../DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl"

verilog xil_defaultlib "glbl.v"

nosort
