{
  "module_name": "stm32h7-rcc.h",
  "hash_id": "2b895b6cb2e42a37577d04b22a958c875832cc687fde996d4b0cc6f4f70d16fd",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/mfd/stm32h7-rcc.h",
  "human_readable_source": " \n\n#ifndef _DT_BINDINGS_MFD_STM32H7_RCC_H\n#define _DT_BINDINGS_MFD_STM32H7_RCC_H\n\n \n#define STM32H7_RCC_AHB3_MDMA\t\t0\n#define STM32H7_RCC_AHB3_DMA2D\t\t4\n#define STM32H7_RCC_AHB3_JPGDEC\t\t5\n#define STM32H7_RCC_AHB3_FMC\t\t12\n#define STM32H7_RCC_AHB3_QUADSPI\t14\n#define STM32H7_RCC_AHB3_SDMMC1\t\t16\n#define STM32H7_RCC_AHB3_CPU\t\t31\n\n#define STM32H7_AHB3_RESET(bit) (STM32H7_RCC_AHB3_##bit + (0x7C * 8))\n\n \n#define STM32H7_RCC_AHB1_DMA1\t\t0\n#define STM32H7_RCC_AHB1_DMA2\t\t1\n#define STM32H7_RCC_AHB1_ADC12\t\t5\n#define STM32H7_RCC_AHB1_ART\t\t14\n#define STM32H7_RCC_AHB1_ETH1MAC\t15\n#define STM32H7_RCC_AHB1_USB1OTG\t25\n#define STM32H7_RCC_AHB1_USB2OTG\t27\n\n#define STM32H7_AHB1_RESET(bit) (STM32H7_RCC_AHB1_##bit + (0x80 * 8))\n\n \n#define STM32H7_RCC_AHB2_CAMITF\t\t0\n#define STM32H7_RCC_AHB2_CRYPT\t\t4\n#define STM32H7_RCC_AHB2_HASH\t\t5\n#define STM32H7_RCC_AHB2_RNG\t\t6\n#define STM32H7_RCC_AHB2_SDMMC2\t\t9\n\n#define STM32H7_AHB2_RESET(bit) (STM32H7_RCC_AHB2_##bit + (0x84 * 8))\n\n \n#define STM32H7_RCC_AHB4_GPIOA\t\t0\n#define STM32H7_RCC_AHB4_GPIOB\t\t1\n#define STM32H7_RCC_AHB4_GPIOC\t\t2\n#define STM32H7_RCC_AHB4_GPIOD\t\t3\n#define STM32H7_RCC_AHB4_GPIOE\t\t4\n#define STM32H7_RCC_AHB4_GPIOF\t\t5\n#define STM32H7_RCC_AHB4_GPIOG\t\t6\n#define STM32H7_RCC_AHB4_GPIOH\t\t7\n#define STM32H7_RCC_AHB4_GPIOI\t\t8\n#define STM32H7_RCC_AHB4_GPIOJ\t\t9\n#define STM32H7_RCC_AHB4_GPIOK\t\t10\n#define STM32H7_RCC_AHB4_CRC\t\t19\n#define STM32H7_RCC_AHB4_BDMA\t\t21\n#define STM32H7_RCC_AHB4_ADC3\t\t24\n#define STM32H7_RCC_AHB4_HSEM\t\t25\n\n#define STM32H7_AHB4_RESET(bit) (STM32H7_RCC_AHB4_##bit + (0x88 * 8))\n\n \n#define STM32H7_RCC_APB3_LTDC\t\t3\n#define STM32H7_RCC_APB3_DSI\t\t4\n\n#define STM32H7_APB3_RESET(bit) (STM32H7_RCC_APB3_##bit + (0x8C * 8))\n\n \n#define STM32H7_RCC_APB1L_TIM2\t\t0\n#define STM32H7_RCC_APB1L_TIM3\t\t1\n#define STM32H7_RCC_APB1L_TIM4\t\t2\n#define STM32H7_RCC_APB1L_TIM5\t\t3\n#define STM32H7_RCC_APB1L_TIM6\t\t4\n#define STM32H7_RCC_APB1L_TIM7\t\t5\n#define STM32H7_RCC_APB1L_TIM12\t\t6\n#define STM32H7_RCC_APB1L_TIM13\t\t7\n#define STM32H7_RCC_APB1L_TIM14\t\t8\n#define STM32H7_RCC_APB1L_LPTIM1\t9\n#define STM32H7_RCC_APB1L_SPI2\t\t14\n#define STM32H7_RCC_APB1L_SPI3\t\t15\n#define STM32H7_RCC_APB1L_SPDIF_RX\t16\n#define STM32H7_RCC_APB1L_USART2\t17\n#define STM32H7_RCC_APB1L_USART3\t18\n#define STM32H7_RCC_APB1L_UART4\t\t19\n#define STM32H7_RCC_APB1L_UART5\t\t20\n#define STM32H7_RCC_APB1L_I2C1\t\t21\n#define STM32H7_RCC_APB1L_I2C2\t\t22\n#define STM32H7_RCC_APB1L_I2C3\t\t23\n#define STM32H7_RCC_APB1L_HDMICEC\t27\n#define STM32H7_RCC_APB1L_DAC12\t\t29\n#define STM32H7_RCC_APB1L_USART7\t30\n#define STM32H7_RCC_APB1L_USART8\t31\n\n#define STM32H7_APB1L_RESET(bit) (STM32H7_RCC_APB1L_##bit + (0x90 * 8))\n\n \n#define STM32H7_RCC_APB1H_CRS\t\t1\n#define STM32H7_RCC_APB1H_SWP\t\t2\n#define STM32H7_RCC_APB1H_OPAMP\t\t4\n#define STM32H7_RCC_APB1H_MDIOS\t\t5\n#define STM32H7_RCC_APB1H_FDCAN\t\t8\n\n#define STM32H7_APB1H_RESET(bit) (STM32H7_RCC_APB1H_##bit + (0x94 * 8))\n\n \n#define STM32H7_RCC_APB2_TIM1\t\t0\n#define STM32H7_RCC_APB2_TIM8\t\t1\n#define STM32H7_RCC_APB2_USART1\t\t4\n#define STM32H7_RCC_APB2_USART6\t\t5\n#define STM32H7_RCC_APB2_SPI1\t\t12\n#define STM32H7_RCC_APB2_SPI4\t\t13\n#define STM32H7_RCC_APB2_TIM15\t\t16\n#define STM32H7_RCC_APB2_TIM16\t\t17\n#define STM32H7_RCC_APB2_TIM17\t\t18\n#define STM32H7_RCC_APB2_SPI5\t\t20\n#define STM32H7_RCC_APB2_SAI1\t\t22\n#define STM32H7_RCC_APB2_SAI2\t\t23\n#define STM32H7_RCC_APB2_SAI3\t\t24\n#define STM32H7_RCC_APB2_DFSDM1\t\t28\n#define STM32H7_RCC_APB2_HRTIM\t\t29\n\n#define STM32H7_APB2_RESET(bit) (STM32H7_RCC_APB2_##bit + (0x98 * 8))\n\n \n#define STM32H7_RCC_APB4_SYSCFG\t\t1\n#define STM32H7_RCC_APB4_LPUART1\t3\n#define STM32H7_RCC_APB4_SPI6\t\t5\n#define STM32H7_RCC_APB4_I2C4\t\t7\n#define STM32H7_RCC_APB4_LPTIM2\t\t9\n#define STM32H7_RCC_APB4_LPTIM3\t\t10\n#define STM32H7_RCC_APB4_LPTIM4\t\t11\n#define STM32H7_RCC_APB4_LPTIM5\t\t12\n#define STM32H7_RCC_APB4_COMP12\t\t14\n#define STM32H7_RCC_APB4_VREF\t\t15\n#define STM32H7_RCC_APB4_SAI4\t\t21\n#define STM32H7_RCC_APB4_TMPSENS\t26\n\n#define STM32H7_APB4_RESET(bit) (STM32H7_RCC_APB4_##bit + (0x9C * 8))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}