# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do two_comp_to_7seg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/17.1/two_comp_to_7seg/two_comp_to_7seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:22 on Apr 08,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/two_comp_to_7seg/two_comp_to_7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity two_comp_to_7seg
# -- Compiling architecture behavioral of two_comp_to_7seg
# End time: 14:22:22 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
