// Seed: 711076718
module module_0 (
    output tri0  id_0,
    input  tri1  id_1,
    output wand  id_2,
    input  wor   id_3,
    input  uwire id_4,
    output wand  id_5
    , id_13,
    input  tri1  id_6,
    output wire  id_7,
    input  tri0  id_8,
    output tri0  id_9,
    input  tri0  id_10,
    input  wor   id_11
);
  logic [7:0] id_14;
  wire id_15;
  wire id_16;
  assign id_14[1][1] = id_14;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input wand id_2,
    output wire id_3,
    output wor id_4,
    input wire id_5
);
  assign id_3 = 1;
  module_0(
      id_3, id_0, id_3, id_5, id_0, id_3, id_5, id_4, id_2, id_1, id_5, id_0
  );
  wire id_7;
endmodule
