

================================================================
== Vivado HLS Report for 'matrix_mul'
================================================================
* Date:           Wed May 13 21:29:00 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.366 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2570|     2570| 25.700 us | 25.700 us |  2570|  2570|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_mul_label6     |     2560|     2560|        20|          -|          -|   128|    no    |
        | + matrix_mul_label5    |        8|        8|         2|          -|          -|     4|    no    |
        | + matrix_mul_label6.2  |        6|        6|         2|          -|          -|     3|    no    |
        |- matrix_mul_label7     |        8|        8|         2|          -|          -|     4|    no    |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1310|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |       34|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     164|    -|
|Register         |        -|      -|     111|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       34|      0|     111|    1474|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        4|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |prod_U          |matrix_mul_1_prod     |        1|  0|   0|    0|     64|   32|     1|         2048|
    |temp_U          |matrix_mul_1_temp     |        1|  0|   0|    0|     64|   32|     1|         2048|
    |temp_matrix2_U  |matrix_mul_temp_mfYi  |       32|  0|   0|    0|  10240|   32|     1|       327680|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total           |                      |       34|  0|   0|    0|  10368|   96|     3|       331776|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |add_ln133_fu_302_p2       |     +    |      0|  0|   16|           9|           9|
    |add_ln134_fu_316_p2       |     +    |      0|  0|   21|          14|          14|
    |add_ln68_fu_602_p2        |     +    |      0|  0|   15|           3|           6|
    |i_6_fu_344_p2             |     +    |      0|  0|   12|           3|           1|
    |i_fu_268_p2               |     +    |      0|  0|   15|           1|           8|
    |j_fu_296_p2               |     +    |      0|  0|   12|           3|           1|
    |loop_fu_868_p2            |     +    |      0|  0|   12|           3|           1|
    |sub_ln68_4_fu_644_p2      |     -    |      0|  0|   15|           6|           6|
    |sub_ln68_5_fu_674_p2      |     -    |      0|  0|   15|           5|           6|
    |sub_ln68_6_fu_786_p2      |     -    |      0|  0|   15|           5|           6|
    |sub_ln68_fu_632_p2        |     -    |      0|  0|   15|           6|           6|
    |and_ln68_4_fu_700_p2      |    and   |      0|  0|   32|          32|          32|
    |and_ln68_5_fu_839_p2      |    and   |      0|  0|   32|          32|          32|
    |and_ln68_fu_737_p2        |    and   |      0|  0|    8|           8|           8|
    |prod_d0                   |    and   |      0|  0|   32|          32|          32|
    |temp_d0                   |    and   |      0|  0|   32|          32|          32|
    |icmp_ln128_fu_262_p2      |   icmp   |      0|  0|   13|           8|           9|
    |icmp_ln130_fu_290_p2      |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln140_fu_862_p2      |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln68_2_fu_749_p2     |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln68_fu_612_p2       |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln87_fu_338_p2       |   icmp   |      0|  0|    9|           3|           4|
    |lshr_ln68_3_fu_694_p2     |   lshr   |      0|  0|  101|           2|          32|
    |lshr_ln68_4_fu_833_p2     |   lshr   |      0|  0|  101|           2|          32|
    |lshr_ln68_fu_688_p2       |   lshr   |      0|  0|  101|          32|          32|
    |or_ln68_fu_743_p2         |    or    |      0|  0|    8|           8|           8|
    |select_ln68_10_fu_773_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln68_11_fu_779_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln68_12_fu_820_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln68_7_fu_658_p3   |  select  |      0|  0|   32|           1|          32|
    |select_ln68_8_fu_666_p3   |  select  |      0|  0|    6|           1|           6|
    |select_ln68_9_fu_767_p3   |  select  |      0|  0|    6|           1|           6|
    |select_ln68_fu_650_p3     |  select  |      0|  0|    6|           1|           6|
    |shl_ln68_2_fu_731_p2      |    shl   |      0|  0|   19|           8|           8|
    |shl_ln68_5_fu_804_p2      |    shl   |      0|  0|  101|          32|          32|
    |shl_ln68_6_fu_827_p2      |    shl   |      0|  0|  101|           2|          32|
    |shl_ln68_7_fu_855_p2      |    shl   |      0|  0|   11|           1|           4|
    |shl_ln68_fu_719_p2        |    shl   |      0|  0|   19|           1|           8|
    |x_2_fu_375_p2             |    xor   |      0|  0|   32|          32|          32|
    |xor_ln101_5_fu_559_p2     |    xor   |      0|  0|    2|           1|           1|
    |xor_ln101_6_fu_565_p2     |    xor   |      0|  0|    2|           1|           1|
    |xor_ln101_7_fu_571_p2     |    xor   |      0|  0|    2|           1|           1|
    |xor_ln101_8_fu_577_p2     |    xor   |      0|  0|    2|           1|           1|
    |xor_ln101_fu_553_p2       |    xor   |      0|  0|    2|           1|           1|
    |xor_ln68_2_fu_725_p2      |    xor   |      0|  0|    8|           8|           2|
    |xor_ln68_4_fu_638_p2      |    xor   |      0|  0|    6|           6|           5|
    |xor_ln68_5_fu_761_p2      |    xor   |      0|  0|    6|           6|           5|
    |xor_ln68_fu_710_p2        |    xor   |      0|  0|    3|           3|           2|
    |xor_ln97_fu_449_p2        |    xor   |      0|  0|   24|          24|          24|
    |xor_ln98_4_fu_515_p2      |    xor   |      0|  0|   24|          24|          24|
    |xor_ln98_fu_493_p2        |    xor   |      0|  0|   24|          24|          24|
    |y_4_fu_465_p2             |    xor   |      0|  0|   32|          32|          32|
    |y_5_fu_509_p2             |    xor   |      0|  0|   32|          32|          32|
    |y_6_fu_539_p2             |    xor   |      0|  0|   24|          24|          24|
    |y_fu_421_p2               |    xor   |      0|  0|   32|          32|          32|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0| 1310|         686|         874|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  53|         12|    1|         12|
    |bitNumber_assign_reg_203  |   9|          2|    8|         16|
    |i_0_i_reg_236             |   9|          2|    3|          6|
    |j_0_reg_215               |   9|          2|    3|          6|
    |loop_0_reg_247            |   9|          2|    3|          6|
    |output_r_address0         |  15|          3|    3|          9|
    |prod_address0             |  21|          4|    6|         24|
    |temp_address0             |  21|          4|    6|         24|
    |temp_we0                  |   9|          2|    4|          8|
    |x_0_i_reg_226             |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 164|         35|   69|        175|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln68_reg_969          |   3|   0|    6|          3|
    |ap_CS_fsm                 |  11|   0|   11|          0|
    |bitNumber_assign_reg_203  |   8|   0|    8|          0|
    |i_0_i_reg_236             |   3|   0|    3|          0|
    |i_6_reg_943               |   3|   0|    3|          0|
    |i_reg_897                 |   8|   0|    8|          0|
    |icmp_ln68_2_reg_980       |   1|   0|    1|          0|
    |j_0_reg_215               |   3|   0|    3|          0|
    |j_reg_910                 |   3|   0|    3|          0|
    |loop_0_reg_247            |   3|   0|    3|          0|
    |loop_reg_991              |   3|   0|    3|          0|
    |or_ln68_reg_975           |   8|   0|    8|          0|
    |shl_ln_reg_902            |   7|   0|    9|          2|
    |temp_addr_5_reg_954       |   2|   0|    6|          4|
    |tmp_16_reg_948            |   2|   0|    2|          0|
    |trunc_ln128_reg_889       |   3|   0|    3|          0|
    |x_0_i_reg_226             |  32|   0|   32|          0|
    |zext_ln134_reg_915        |   3|   0|   64|         61|
    |zext_ln141_reg_996        |   3|   0|   64|         61|
    |zext_ln68_cast_reg_964    |   2|   0|    5|          3|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 111|   0|  245|        134|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   matrix_mul  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   matrix_mul  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   matrix_mul  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   matrix_mul  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   matrix_mul  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   matrix_mul  | return value |
|output_r_address0  | out |    3|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r   |     array    |
|output_r_q0        |  in |   32|  ap_memory |    output_r   |     array    |
|matrix_offset      |  in |   14|   ap_none  | matrix_offset |    scalar    |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 10 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 2 
10 --> 11 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%matrix_offset_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %matrix_offset)"   --->   Operation 12 'read' 'matrix_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.77ns)   --->   "%prod = alloca [64 x i32], align 16" [picnic_impl.c:125]   --->   Operation 13 'alloca' 'prod' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 14 [1/1] (2.77ns)   --->   "%temp = alloca [64 x i32], align 16" [picnic_impl.c:126]   --->   Operation 14 'alloca' 'temp' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr [64 x i32]* %prod, i64 0, i64 0" [picnic_impl.c:83->picnic_impl.c:136]   --->   Operation 15 'getelementptr' 'prod_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.35ns)   --->   "br label %1" [picnic_impl.c:128]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%bitNumber_assign = phi i8 [ 0, %0 ], [ %i, %matrix_mul_label6_end ]"   --->   Operation 17 'phi' 'bitNumber_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i8 %bitNumber_assign to i3" [picnic_impl.c:128]   --->   Operation 18 'trunc' 'trunc_ln128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.24ns)   --->   "%icmp_ln128 = icmp eq i8 %bitNumber_assign, -128" [picnic_impl.c:128]   --->   Operation 19 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 0)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.71ns)   --->   "%i = add i8 1, %bitNumber_assign" [picnic_impl.c:128]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %.preheader.preheader, label %matrix_mul_label6_begin" [picnic_impl.c:128]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str928) nounwind" [picnic_impl.c:129]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str928)" [picnic_impl.c:129]   --->   Operation 24 'specregionbegin' 'tmp' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i8 %bitNumber_assign to i7" [picnic_impl.c:133]   --->   Operation 25 'trunc' 'trunc_ln133' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %trunc_ln133, i2 0)" [picnic_impl.c:133]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.35ns)   --->   "br label %2" [picnic_impl.c:130]   --->   Operation 27 'br' <Predicate = (!icmp_ln128)> <Delay = 1.35>
ST_2 : Operation 28 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:140]   --->   Operation 28 'br' <Predicate = (icmp_ln128)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %matrix_mul_label6_begin ], [ %j, %3 ]"   --->   Operation 29 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i3 %j_0 to i9" [picnic_impl.c:130]   --->   Operation 30 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.00ns)   --->   "%icmp_ln130 = icmp eq i3 %j_0, -4" [picnic_impl.c:130]   --->   Operation 31 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 32 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.34ns)   --->   "%j = add i3 %j_0, 1" [picnic_impl.c:130]   --->   Operation 33 'add' 'j' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %4, label %3" [picnic_impl.c:130]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln133 = add i9 %shl_ln, %zext_ln130" [picnic_impl.c:133]   --->   Operation 35 'add' 'add_ln133' <Predicate = (!icmp_ln130)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i9 %add_ln133 to i14" [picnic_impl.c:133]   --->   Operation 36 'zext' 'zext_ln133' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i3 %j_0 to i64" [picnic_impl.c:134]   --->   Operation 37 'zext' 'zext_ln134' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln134" [picnic_impl.c:134]   --->   Operation 38 'getelementptr' 'state_addr_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (1.75ns)   --->   "%state_load = load i32* %state_addr_1, align 4" [picnic_impl.c:134]   --->   Operation 39 'load' 'state_load' <Predicate = (!icmp_ln130)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 40 [1/1] (1.80ns)   --->   "%add_ln134 = add i14 %zext_ln133, %matrix_offset_read" [picnic_impl.c:134]   --->   Operation 40 'add' 'add_ln134' <Predicate = (!icmp_ln130)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i14 %add_ln134 to i64" [picnic_impl.c:134]   --->   Operation 41 'zext' 'zext_ln134_2' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%temp_matrix2_addr = getelementptr [10240 x i32]* @temp_matrix2, i64 0, i64 %zext_ln134_2" [picnic_impl.c:134]   --->   Operation 42 'getelementptr' 'temp_matrix2_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.77ns)   --->   "%temp_matrix2_load = load i32* %temp_matrix2_addr, align 4" [picnic_impl.c:134]   --->   Operation 43 'load' 'temp_matrix2_load' <Predicate = (!icmp_ln130)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10240> <ROM>
ST_3 : Operation 44 [2/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:85->picnic_impl.c:136]   --->   Operation 44 'load' 'x' <Predicate = (icmp_ln130)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1029) nounwind" [picnic_impl.c:131]   --->   Operation 45 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (1.75ns)   --->   "%state_load = load i32* %state_addr_1, align 4" [picnic_impl.c:134]   --->   Operation 46 'load' 'state_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 47 [1/2] (2.77ns)   --->   "%temp_matrix2_load = load i32* %temp_matrix2_addr, align 4" [picnic_impl.c:134]   --->   Operation 47 'load' 'temp_matrix2_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10240> <ROM>
ST_4 : Operation 48 [1/1] (0.80ns)   --->   "%and_ln134 = and i32 %temp_matrix2_load, %state_load" [picnic_impl.c:134]   --->   Operation 48 'and' 'and_ln134' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%prod_addr_3 = getelementptr inbounds [64 x i32]* %prod, i64 0, i64 %zext_ln134" [picnic_impl.c:134]   --->   Operation 49 'getelementptr' 'prod_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.77ns)   --->   "store i32 %and_ln134, i32* %prod_addr_3, align 4" [picnic_impl.c:134]   --->   Operation 50 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %2" [picnic_impl.c:130]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.77>
ST_5 : Operation 52 [1/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:85->picnic_impl.c:136]   --->   Operation 52 'load' 'x' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 53 [1/1] (1.35ns)   --->   "br label %5" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 53 'br' <Predicate = true> <Delay = 1.35>

State 6 <SV = 4> <Delay = 2.77>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%x_0_i = phi i32 [ %x, %4 ], [ %x_2, %6 ]"   --->   Operation 54 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ 1, %4 ], [ %i_6, %6 ]"   --->   Operation 55 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i3 %i_0_i to i64" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 56 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.00ns)   --->   "%icmp_ln87 = icmp eq i3 %i_0_i, -4" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 57 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 58 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %matrix_mul_label6_end, label %6" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%prod_addr_4 = getelementptr [64 x i32]* %prod, i64 0, i64 %zext_ln87" [picnic_impl.c:89->picnic_impl.c:136]   --->   Operation 60 'getelementptr' 'prod_addr_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_4, align 4" [picnic_impl.c:89->picnic_impl.c:136]   --->   Operation 61 'load' 'prod_load' <Predicate = (!icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 62 [1/1] (1.34ns)   --->   "%i_6 = add i3 %i_0_i, 1" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 62 'add' 'i_6' <Predicate = (!icmp_ln87)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_16 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %bitNumber_assign, i32 3, i32 4)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 63 'partselect' 'tmp_16' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_17 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %bitNumber_assign, i32 5, i32 6)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 64 'partselect' 'tmp_17' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln68_15 = zext i2 %tmp_17 to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 65 'zext' 'zext_ln68_15' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%temp_addr_5 = getelementptr [64 x i32]* %temp, i64 0, i64 %zext_ln68_15" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 66 'getelementptr' 'temp_addr_5' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (2.77ns)   --->   "%temp_load_3 = load i32* %temp_addr_5, align 4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 67 'load' 'temp_load_3' <Predicate = (icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 5> <Delay = 3.58>
ST_7 : Operation 68 [1/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_4, align 4" [picnic_impl.c:89->picnic_impl.c:136]   --->   Operation 68 'load' 'prod_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 69 [1/1] (0.80ns)   --->   "%x_2 = xor i32 %prod_load, %x_0_i" [picnic_impl.c:89->picnic_impl.c:136]   --->   Operation 69 'xor' 'x_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "br label %5" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 8.36>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %x_0_i, i32 1, i32 31)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 71 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i31 %lshr_ln to i32" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 72 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%trunc_ln96 = trunc i32 %x_0_i to i1" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 73 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_0_i, i32 1)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 74 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%trunc_ln96_2 = trunc i32 %x_0_i to i24" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 75 'trunc' 'trunc_ln96_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%trunc_ln96_6 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_0_i, i32 1, i32 24)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 76 'partselect' 'trunc_ln96_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.80ns)   --->   "%y = xor i32 %zext_ln96, %x_0_i" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 77 'xor' 'y' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %y, i32 2, i32 31)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 78 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i30 %lshr_ln5 to i32" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 79 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y, i32 2)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 80 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%xor_ln97 = xor i24 %trunc_ln96_6, %trunc_ln96_2" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 81 'xor' 'xor_ln97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%trunc_ln97_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y, i32 2, i32 25)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 82 'partselect' 'trunc_ln97_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.80ns)   --->   "%y_4 = xor i32 %zext_ln97, %y" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 83 'xor' 'y_4' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%lshr_ln6 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %y_4, i32 4, i32 31)" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 84 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i28 %lshr_ln6 to i32" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 85 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_4, i32 4)" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 86 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%xor_ln98 = xor i24 %trunc_ln97_2, %xor_ln97" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 87 'xor' 'xor_ln98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%trunc_ln98_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_4, i32 4, i32 27)" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 88 'partselect' 'trunc_ln98_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.80ns)   --->   "%y_5 = xor i32 %zext_ln98, %y_4" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 89 'xor' 'y_5' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%xor_ln98_4 = xor i24 %trunc_ln98_2, %xor_ln98" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 90 'xor' 'xor_ln98_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_5, i32 8, i32 31)" [picnic_impl.c:99->picnic_impl.c:136]   --->   Operation 91 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_5, i32 8)" [picnic_impl.c:99->picnic_impl.c:136]   --->   Operation 92 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%y_6 = xor i24 %trunc_ln, %xor_ln98_4" [picnic_impl.c:99->picnic_impl.c:136]   --->   Operation 93 'xor' 'y_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %y_6, i32 16)" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 94 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%xor_ln101 = xor i1 %trunc_ln96, %tmp_12" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 95 'xor' 'xor_ln101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%xor_ln101_5 = xor i1 %xor_ln101, %tmp_11" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 96 'xor' 'xor_ln101_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln101_6 = xor i1 %tmp_14, %tmp_15" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 97 'xor' 'xor_ln101_6' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%xor_ln101_7 = xor i1 %xor_ln101_6, %tmp_13" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 98 'xor' 'xor_ln101_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%xor_ln101_8 = xor i1 %xor_ln101_7, %xor_ln101_5" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 99 'xor' 'xor_ln101_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%zext_ln101 = zext i1 %xor_ln101_8 to i8" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 100 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln68_cast = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_16, i3 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 101 'bitconcatenate' 'zext_ln68_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 102 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln68_14 = zext i5 %zext_ln68_cast to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 103 'zext' 'zext_ln68_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/2] (2.77ns)   --->   "%temp_load_3 = load i32* %temp_addr_5, align 4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 104 'load' 'temp_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 105 [1/1] (1.54ns)   --->   "%add_ln68 = add i6 7, %zext_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 105 'add' 'add_ln68' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln68_16 = zext i6 %add_ln68 to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 106 'zext' 'zext_ln68_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (1.22ns)   --->   "%icmp_ln68 = icmp ugt i64 %zext_ln68_14, %zext_ln68_16" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 107 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln68_17 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 108 'zext' 'zext_ln68_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%tmp_18 = call i32 @llvm.part.select.i32(i32 %temp_load_3, i32 31, i32 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 109 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (1.60ns)   --->   "%sub_ln68 = sub i6 %zext_ln68_17, %add_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 110 'sub' 'sub_ln68' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%xor_ln68_4 = xor i6 %zext_ln68_17, 31" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 111 'xor' 'xor_ln68_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (1.60ns)   --->   "%sub_ln68_4 = sub i6 %add_ln68, %zext_ln68_17" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 112 'sub' 'sub_ln68_4' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_5)   --->   "%select_ln68 = select i1 %icmp_ln68, i6 %sub_ln68, i6 %sub_ln68_4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 113 'select' 'select_ln68' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%select_ln68_7 = select i1 %icmp_ln68, i32 %tmp_18, i32 %temp_load_3" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 114 'select' 'select_ln68_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%select_ln68_8 = select i1 %icmp_ln68, i6 %xor_ln68_4, i6 %zext_ln68_17" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 115 'select' 'select_ln68_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln68_5 = sub i6 31, %select_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 116 'sub' 'sub_ln68_5' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%zext_ln68_18 = zext i6 %select_ln68_8 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 117 'zext' 'zext_ln68_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%zext_ln68_19 = zext i6 %sub_ln68_5 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 118 'zext' 'zext_ln68_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln68 = lshr i32 %select_ln68_7, %zext_ln68_18" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 119 'lshr' 'lshr_ln68' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%lshr_ln68_3 = lshr i32 -1, %zext_ln68_19" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 120 'lshr' 'lshr_ln68_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%and_ln68_4 = and i32 %lshr_ln68, %lshr_ln68_3" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 121 'and' 'and_ln68_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%trunc_ln68 = trunc i32 %and_ln68_4 to i8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 122 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.80ns)   --->   "%xor_ln68 = xor i3 %trunc_ln128, -1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 123 'xor' 'xor_ln68' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i3 %xor_ln68 to i8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 124 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%shl_ln68 = shl i8 1, %zext_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 125 'shl' 'shl_ln68' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%xor_ln68_2 = xor i8 %shl_ln68, -1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 126 'xor' 'xor_ln68_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (1.68ns) (out node of the LUT)   --->   "%shl_ln68_2 = shl i8 %zext_ln101, %zext_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 127 'shl' 'shl_ln68_2' <Predicate = true> <Delay = 1.68> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%and_ln68 = and i8 %trunc_ln68, %xor_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 128 'and' 'and_ln68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (2.28ns) (out node of the LUT)   --->   "%or_ln68 = or i8 %and_ln68, %shl_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 129 'or' 'or_ln68' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (1.22ns)   --->   "%icmp_ln68_2 = icmp ugt i64 %zext_ln68_14, %zext_ln68_16" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 130 'icmp' 'icmp_ln68_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 7.46>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln68_20 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 131 'zext' 'zext_ln68_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_5)   --->   "%zext_ln68_21 = zext i8 %or_ln68 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 132 'zext' 'zext_ln68_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_5)   --->   "%xor_ln68_5 = xor i6 %zext_ln68_20, 31" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 133 'xor' 'xor_ln68_5' <Predicate = (icmp_ln68_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_6)   --->   "%select_ln68_9 = select i1 %icmp_ln68_2, i6 %zext_ln68_20, i6 %add_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 134 'select' 'select_ln68_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%select_ln68_10 = select i1 %icmp_ln68_2, i6 %add_ln68, i6 %zext_ln68_20" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 135 'select' 'select_ln68_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_5)   --->   "%select_ln68_11 = select i1 %icmp_ln68_2, i6 %xor_ln68_5, i6 %zext_ln68_20" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 136 'select' 'select_ln68_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln68_6 = sub i6 31, %select_ln68_9" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 137 'sub' 'sub_ln68_6' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_5)   --->   "%zext_ln68_22 = zext i6 %select_ln68_11 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 138 'zext' 'zext_ln68_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%zext_ln68_23 = zext i6 %select_ln68_10 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 139 'zext' 'zext_ln68_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%zext_ln68_24 = zext i6 %sub_ln68_6 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 140 'zext' 'zext_ln68_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln68_5 = shl i32 %zext_ln68_21, %zext_ln68_22" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 141 'shl' 'shl_ln68_5' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_6)   --->   "%tmp_19 = call i32 @llvm.part.select.i32(i32 %shl_ln68_5, i32 31, i32 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 142 'partselect' 'tmp_19' <Predicate = (icmp_ln68_2)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_6)   --->   "%select_ln68_12 = select i1 %icmp_ln68_2, i32 %tmp_19, i32 %shl_ln68_5" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 143 'select' 'select_ln68_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%shl_ln68_6 = shl i32 -1, %zext_ln68_23" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 144 'shl' 'shl_ln68_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%lshr_ln68_4 = lshr i32 -1, %zext_ln68_24" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 145 'lshr' 'lshr_ln68_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (2.28ns) (out node of the LUT)   --->   "%and_ln68_5 = and i32 %shl_ln68_6, %lshr_ln68_4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 146 'and' 'and_ln68_5' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln68_6 = and i32 %select_ln68_12, %and_ln68_5" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 147 'and' 'and_ln68_6' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([64 x i32]* %temp)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 148 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln68_25 = zext i2 %tmp_16 to i4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 149 'zext' 'zext_ln68_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (1.49ns)   --->   "%shl_ln68_7 = shl i4 1, %zext_ln68_25" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 150 'shl' 'shl_ln68_7' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %temp_addr_5, i32 %and_ln68_6, i4 %shl_ln68_7)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 151 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str928, i32 %tmp)" [picnic_impl.c:138]   --->   Operation 152 'specregionend' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "br label %1" [picnic_impl.c:128]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 2.77>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%loop_0 = phi i3 [ %loop, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 154 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (1.00ns)   --->   "%icmp_ln140 = icmp eq i3 %loop_0, -4" [picnic_impl.c:140]   --->   Operation 155 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 156 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (1.34ns)   --->   "%loop = add i3 %loop_0, 1" [picnic_impl.c:140]   --->   Operation 157 'add' 'loop' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %icmp_ln140, label %8, label %7" [picnic_impl.c:140]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i3 %loop_0 to i64" [picnic_impl.c:141]   --->   Operation 159 'zext' 'zext_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [64 x i32]* %temp, i64 0, i64 %zext_ln141" [picnic_impl.c:141]   --->   Operation 160 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_10 : Operation 161 [2/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 4" [picnic_impl.c:141]   --->   Operation 161 'load' 'temp_load' <Predicate = (!icmp_ln140)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "ret void" [picnic_impl.c:142]   --->   Operation 162 'ret' <Predicate = (icmp_ln140)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 4.52>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1130) nounwind" [picnic_impl.c:141]   --->   Operation 163 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 4" [picnic_impl.c:141]   --->   Operation 164 'load' 'temp_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln141" [picnic_impl.c:141]   --->   Operation 165 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (1.75ns)   --->   "store i32 %temp_load, i32* %state_addr, align 4" [picnic_impl.c:141]   --->   Operation 166 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:140]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ matrix_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_matrix2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
matrix_offset_read          (read                  ) [ 001111111100]
prod                        (alloca                ) [ 001111111100]
temp                        (alloca                ) [ 001111111111]
prod_addr                   (getelementptr         ) [ 001111111100]
br_ln128                    (br                    ) [ 011111111100]
bitNumber_assign            (phi                   ) [ 001111110000]
trunc_ln128                 (trunc                 ) [ 000111111000]
icmp_ln128                  (icmp                  ) [ 001111111100]
empty                       (speclooptripcount     ) [ 000000000000]
i                           (add                   ) [ 011111111100]
br_ln128                    (br                    ) [ 000000000000]
specloopname_ln129          (specloopname          ) [ 000000000000]
tmp                         (specregionbegin       ) [ 000111111100]
trunc_ln133                 (trunc                 ) [ 000000000000]
shl_ln                      (bitconcatenate        ) [ 000110000000]
br_ln130                    (br                    ) [ 001111111100]
br_ln140                    (br                    ) [ 001111111111]
j_0                         (phi                   ) [ 000100000000]
zext_ln130                  (zext                  ) [ 000000000000]
icmp_ln130                  (icmp                  ) [ 001111111100]
empty_41                    (speclooptripcount     ) [ 000000000000]
j                           (add                   ) [ 001111111100]
br_ln130                    (br                    ) [ 000000000000]
add_ln133                   (add                   ) [ 000000000000]
zext_ln133                  (zext                  ) [ 000000000000]
zext_ln134                  (zext                  ) [ 000010000000]
state_addr_1                (getelementptr         ) [ 000010000000]
add_ln134                   (add                   ) [ 000000000000]
zext_ln134_2                (zext                  ) [ 000000000000]
temp_matrix2_addr           (getelementptr         ) [ 000010000000]
specloopname_ln131          (specloopname          ) [ 000000000000]
state_load                  (load                  ) [ 000000000000]
temp_matrix2_load           (load                  ) [ 000000000000]
and_ln134                   (and                   ) [ 000000000000]
prod_addr_3                 (getelementptr         ) [ 000000000000]
store_ln134                 (store                 ) [ 000000000000]
br_ln130                    (br                    ) [ 001111111100]
x                           (load                  ) [ 001111111100]
br_ln87                     (br                    ) [ 001111111100]
x_0_i                       (phi                   ) [ 000000111000]
i_0_i                       (phi                   ) [ 000000100000]
zext_ln87                   (zext                  ) [ 000000000000]
icmp_ln87                   (icmp                  ) [ 001111111100]
empty_42                    (speclooptripcount     ) [ 000000000000]
br_ln87                     (br                    ) [ 000000000000]
prod_addr_4                 (getelementptr         ) [ 000000010000]
i_6                         (add                   ) [ 001111111100]
tmp_16                      (partselect            ) [ 000000001100]
tmp_17                      (partselect            ) [ 000000000000]
zext_ln68_15                (zext                  ) [ 000000000000]
temp_addr_5                 (getelementptr         ) [ 000000001100]
prod_load                   (load                  ) [ 000000000000]
x_2                         (xor                   ) [ 001111111100]
br_ln87                     (br                    ) [ 001111111100]
lshr_ln                     (partselect            ) [ 000000000000]
zext_ln96                   (zext                  ) [ 000000000000]
trunc_ln96                  (trunc                 ) [ 000000000000]
tmp_11                      (bitselect             ) [ 000000000000]
trunc_ln96_2                (trunc                 ) [ 000000000000]
trunc_ln96_6                (partselect            ) [ 000000000000]
y                           (xor                   ) [ 000000000000]
lshr_ln5                    (partselect            ) [ 000000000000]
zext_ln97                   (zext                  ) [ 000000000000]
tmp_12                      (bitselect             ) [ 000000000000]
xor_ln97                    (xor                   ) [ 000000000000]
trunc_ln97_2                (partselect            ) [ 000000000000]
y_4                         (xor                   ) [ 000000000000]
lshr_ln6                    (partselect            ) [ 000000000000]
zext_ln98                   (zext                  ) [ 000000000000]
tmp_13                      (bitselect             ) [ 000000000000]
xor_ln98                    (xor                   ) [ 000000000000]
trunc_ln98_2                (partselect            ) [ 000000000000]
y_5                         (xor                   ) [ 000000000000]
xor_ln98_4                  (xor                   ) [ 000000000000]
trunc_ln                    (partselect            ) [ 000000000000]
tmp_14                      (bitselect             ) [ 000000000000]
y_6                         (xor                   ) [ 000000000000]
tmp_15                      (bitselect             ) [ 000000000000]
xor_ln101                   (xor                   ) [ 000000000000]
xor_ln101_5                 (xor                   ) [ 000000000000]
xor_ln101_6                 (xor                   ) [ 000000000000]
xor_ln101_7                 (xor                   ) [ 000000000000]
xor_ln101_8                 (xor                   ) [ 000000000000]
zext_ln101                  (zext                  ) [ 000000000000]
zext_ln68_cast              (bitconcatenate        ) [ 000000000100]
zext_ln68                   (zext                  ) [ 000000000000]
zext_ln68_14                (zext                  ) [ 000000000000]
temp_load_3                 (load                  ) [ 000000000000]
add_ln68                    (add                   ) [ 000000000100]
zext_ln68_16                (zext                  ) [ 000000000000]
icmp_ln68                   (icmp                  ) [ 000000000000]
zext_ln68_17                (zext                  ) [ 000000000000]
tmp_18                      (partselect            ) [ 000000000000]
sub_ln68                    (sub                   ) [ 000000000000]
xor_ln68_4                  (xor                   ) [ 000000000000]
sub_ln68_4                  (sub                   ) [ 000000000000]
select_ln68                 (select                ) [ 000000000000]
select_ln68_7               (select                ) [ 000000000000]
select_ln68_8               (select                ) [ 000000000000]
sub_ln68_5                  (sub                   ) [ 000000000000]
zext_ln68_18                (zext                  ) [ 000000000000]
zext_ln68_19                (zext                  ) [ 000000000000]
lshr_ln68                   (lshr                  ) [ 000000000000]
lshr_ln68_3                 (lshr                  ) [ 000000000000]
and_ln68_4                  (and                   ) [ 000000000000]
trunc_ln68                  (trunc                 ) [ 000000000000]
xor_ln68                    (xor                   ) [ 000000000000]
zext_ln68_2                 (zext                  ) [ 000000000000]
shl_ln68                    (shl                   ) [ 000000000000]
xor_ln68_2                  (xor                   ) [ 000000000000]
shl_ln68_2                  (shl                   ) [ 000000000000]
and_ln68                    (and                   ) [ 000000000000]
or_ln68                     (or                    ) [ 000000000100]
icmp_ln68_2                 (icmp                  ) [ 000000000100]
zext_ln68_20                (zext                  ) [ 000000000000]
zext_ln68_21                (zext                  ) [ 000000000000]
xor_ln68_5                  (xor                   ) [ 000000000000]
select_ln68_9               (select                ) [ 000000000000]
select_ln68_10              (select                ) [ 000000000000]
select_ln68_11              (select                ) [ 000000000000]
sub_ln68_6                  (sub                   ) [ 000000000000]
zext_ln68_22                (zext                  ) [ 000000000000]
zext_ln68_23                (zext                  ) [ 000000000000]
zext_ln68_24                (zext                  ) [ 000000000000]
shl_ln68_5                  (shl                   ) [ 000000000000]
tmp_19                      (partselect            ) [ 000000000000]
select_ln68_12              (select                ) [ 000000000000]
shl_ln68_6                  (shl                   ) [ 000000000000]
lshr_ln68_4                 (lshr                  ) [ 000000000000]
and_ln68_5                  (and                   ) [ 000000000000]
and_ln68_6                  (and                   ) [ 000000000000]
specbramwithbyteenable_ln68 (specbramwithbyteenable) [ 000000000000]
zext_ln68_25                (zext                  ) [ 000000000000]
shl_ln68_7                  (shl                   ) [ 000000000000]
store_ln68                  (store                 ) [ 000000000000]
empty_43                    (specregionend         ) [ 000000000000]
br_ln128                    (br                    ) [ 011111111100]
loop_0                      (phi                   ) [ 000000000010]
icmp_ln140                  (icmp                  ) [ 000000000011]
empty_44                    (speclooptripcount     ) [ 000000000000]
loop                        (add                   ) [ 001000000011]
br_ln140                    (br                    ) [ 000000000000]
zext_ln141                  (zext                  ) [ 000000000001]
temp_addr                   (getelementptr         ) [ 000000000001]
ret_ln142                   (ret                   ) [ 000000000000]
specloopname_ln141          (specloopname          ) [ 000000000000]
temp_load                   (load                  ) [ 000000000000]
state_addr                  (getelementptr         ) [ 000000000000]
store_ln141                 (store                 ) [ 000000000000]
br_ln140                    (br                    ) [ 001000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="matrix_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp_matrix2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str928"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1029"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1130"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="prod_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prod/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="temp_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="matrix_offset_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="0" index="1" bw="14" slack="0"/>
<pin id="119" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_offset_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="prod_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="state_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_1/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/3 store_ln141/11 "/>
</bind>
</comp>

<comp id="143" class="1004" name="temp_matrix2_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="14" slack="0"/>
<pin id="147" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_matrix2_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="14" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_matrix2_load/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="x/3 store_ln134/4 prod_load/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="prod_addr_3_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="1"/>
<pin id="165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_3/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="prod_addr_4_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_4/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="temp_addr_5_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="2" slack="0"/>
<pin id="179" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_5/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="0"/>
<pin id="185" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="temp_load_3/6 store_ln68/9 temp_load/10 "/>
</bind>
</comp>

<comp id="187" class="1004" name="temp_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="3" slack="0"/>
<pin id="191" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/10 "/>
</bind>
</comp>

<comp id="194" class="1004" name="state_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="1"/>
<pin id="198" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/11 "/>
</bind>
</comp>

<comp id="203" class="1005" name="bitNumber_assign_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="1"/>
<pin id="205" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bitNumber_assign (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="bitNumber_assign_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="8" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitNumber_assign/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="j_0_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="1"/>
<pin id="217" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="j_0_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="3" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="226" class="1005" name="x_0_i_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="x_0_i_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="32" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i/6 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_0_i_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="1"/>
<pin id="238" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_0_i_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="3" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/6 "/>
</bind>
</comp>

<comp id="247" class="1005" name="loop_0_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="1"/>
<pin id="249" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="loop_0 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="loop_0_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="1" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_0/10 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln128_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln128/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln128_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln133_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln133/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shl_ln_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="9" slack="0"/>
<pin id="280" dir="0" index="1" bw="7" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln130_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln130_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="0" index="1" bw="3" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="j_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln133_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="1"/>
<pin id="304" dir="0" index="1" bw="3" slack="0"/>
<pin id="305" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln133_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="0"/>
<pin id="309" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln134_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln134_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="0"/>
<pin id="318" dir="0" index="1" bw="14" slack="2"/>
<pin id="319" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln134_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="14" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_2/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="and_ln134_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln87_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln87_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="i_6_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_16_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="3"/>
<pin id="353" dir="0" index="2" bw="3" slack="0"/>
<pin id="354" dir="0" index="3" bw="4" slack="0"/>
<pin id="355" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_17_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="3"/>
<pin id="363" dir="0" index="2" bw="4" slack="0"/>
<pin id="364" dir="0" index="3" bw="4" slack="0"/>
<pin id="365" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln68_15_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_15/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="x_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="1"/>
<pin id="378" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_2/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="lshr_ln_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="31" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="1"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="0" index="3" bw="6" slack="0"/>
<pin id="386" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/8 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln96_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="31" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/8 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln96_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/8 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_11_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="1"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="trunc_ln96_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96_2/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln96_6_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="24" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="1"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="0" index="3" bw="6" slack="0"/>
<pin id="416" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln96_6/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="y_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="1"/>
<pin id="424" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="lshr_ln5_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="30" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="0" index="2" bw="3" slack="0"/>
<pin id="431" dir="0" index="3" bw="6" slack="0"/>
<pin id="432" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln97_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="30" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_12_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="0" index="2" bw="3" slack="0"/>
<pin id="445" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="xor_ln97_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="24" slack="0"/>
<pin id="451" dir="0" index="1" bw="24" slack="0"/>
<pin id="452" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln97/8 "/>
</bind>
</comp>

<comp id="455" class="1004" name="trunc_ln97_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="24" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="3" slack="0"/>
<pin id="459" dir="0" index="3" bw="6" slack="0"/>
<pin id="460" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln97_2/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="y_4_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_4/8 "/>
</bind>
</comp>

<comp id="471" class="1004" name="lshr_ln6_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="28" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="0" index="2" bw="4" slack="0"/>
<pin id="475" dir="0" index="3" bw="6" slack="0"/>
<pin id="476" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln98_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="28" slack="0"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_13_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="0" index="2" bw="4" slack="0"/>
<pin id="489" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="xor_ln98_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="24" slack="0"/>
<pin id="495" dir="0" index="1" bw="24" slack="0"/>
<pin id="496" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln98_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="24" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="0" index="2" bw="4" slack="0"/>
<pin id="503" dir="0" index="3" bw="6" slack="0"/>
<pin id="504" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln98_2/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="y_5_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_5/8 "/>
</bind>
</comp>

<comp id="515" class="1004" name="xor_ln98_4_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="24" slack="0"/>
<pin id="517" dir="0" index="1" bw="24" slack="0"/>
<pin id="518" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_4/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="24" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="0" index="2" bw="5" slack="0"/>
<pin id="525" dir="0" index="3" bw="6" slack="0"/>
<pin id="526" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_14_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="0" index="2" bw="5" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="y_6_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="24" slack="0"/>
<pin id="541" dir="0" index="1" bw="24" slack="0"/>
<pin id="542" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_6/8 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_15_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="24" slack="0"/>
<pin id="548" dir="0" index="2" bw="6" slack="0"/>
<pin id="549" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="xor_ln101_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="xor_ln101_5_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_5/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="xor_ln101_6_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_6/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="xor_ln101_7_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_7/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="xor_ln101_8_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_8/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln101_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln68_cast_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="0"/>
<pin id="589" dir="0" index="1" bw="2" slack="1"/>
<pin id="590" dir="0" index="2" bw="1" slack="0"/>
<pin id="591" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln68_cast/8 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln68_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/8 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln68_14_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="0"/>
<pin id="600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_14/8 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln68_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="0"/>
<pin id="604" dir="0" index="1" bw="5" slack="0"/>
<pin id="605" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/8 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln68_16_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="6" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_16/8 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln68_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="6" slack="0"/>
<pin id="614" dir="0" index="1" bw="6" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/8 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln68_17_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="0"/>
<pin id="620" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_17/8 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_18_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="0" index="2" bw="6" slack="0"/>
<pin id="626" dir="0" index="3" bw="1" slack="0"/>
<pin id="627" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sub_ln68_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="0"/>
<pin id="634" dir="0" index="1" bw="6" slack="0"/>
<pin id="635" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/8 "/>
</bind>
</comp>

<comp id="638" class="1004" name="xor_ln68_4_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="6" slack="0"/>
<pin id="640" dir="0" index="1" bw="6" slack="0"/>
<pin id="641" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_4/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sub_ln68_4_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="0"/>
<pin id="646" dir="0" index="1" bw="5" slack="0"/>
<pin id="647" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_4/8 "/>
</bind>
</comp>

<comp id="650" class="1004" name="select_ln68_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="6" slack="0"/>
<pin id="653" dir="0" index="2" bw="6" slack="0"/>
<pin id="654" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/8 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln68_7_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="0" index="2" bw="32" slack="0"/>
<pin id="662" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_7/8 "/>
</bind>
</comp>

<comp id="666" class="1004" name="select_ln68_8_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="6" slack="0"/>
<pin id="669" dir="0" index="2" bw="6" slack="0"/>
<pin id="670" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_8/8 "/>
</bind>
</comp>

<comp id="674" class="1004" name="sub_ln68_5_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="0"/>
<pin id="676" dir="0" index="1" bw="6" slack="0"/>
<pin id="677" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_5/8 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln68_18_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="0"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_18/8 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln68_19_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="0"/>
<pin id="686" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_19/8 "/>
</bind>
</comp>

<comp id="688" class="1004" name="lshr_ln68_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="0" index="1" bw="6" slack="0"/>
<pin id="691" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68/8 "/>
</bind>
</comp>

<comp id="694" class="1004" name="lshr_ln68_3_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="6" slack="0"/>
<pin id="697" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68_3/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="and_ln68_4_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_4/8 "/>
</bind>
</comp>

<comp id="706" class="1004" name="trunc_ln68_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/8 "/>
</bind>
</comp>

<comp id="710" class="1004" name="xor_ln68_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="3" slack="4"/>
<pin id="712" dir="0" index="1" bw="3" slack="0"/>
<pin id="713" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68/8 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln68_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="3" slack="0"/>
<pin id="717" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_2/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="shl_ln68_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="3" slack="0"/>
<pin id="722" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68/8 "/>
</bind>
</comp>

<comp id="725" class="1004" name="xor_ln68_2_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="0"/>
<pin id="727" dir="0" index="1" bw="8" slack="0"/>
<pin id="728" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_2/8 "/>
</bind>
</comp>

<comp id="731" class="1004" name="shl_ln68_2_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="3" slack="0"/>
<pin id="734" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_2/8 "/>
</bind>
</comp>

<comp id="737" class="1004" name="and_ln68_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="0"/>
<pin id="739" dir="0" index="1" bw="8" slack="0"/>
<pin id="740" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68/8 "/>
</bind>
</comp>

<comp id="743" class="1004" name="or_ln68_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="0"/>
<pin id="745" dir="0" index="1" bw="8" slack="0"/>
<pin id="746" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68/8 "/>
</bind>
</comp>

<comp id="749" class="1004" name="icmp_ln68_2_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="6" slack="0"/>
<pin id="751" dir="0" index="1" bw="6" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_2/8 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln68_20_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="5" slack="1"/>
<pin id="757" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_20/9 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln68_21_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="1"/>
<pin id="760" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_21/9 "/>
</bind>
</comp>

<comp id="761" class="1004" name="xor_ln68_5_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="6" slack="0"/>
<pin id="763" dir="0" index="1" bw="6" slack="0"/>
<pin id="764" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_5/9 "/>
</bind>
</comp>

<comp id="767" class="1004" name="select_ln68_9_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="1"/>
<pin id="769" dir="0" index="1" bw="6" slack="0"/>
<pin id="770" dir="0" index="2" bw="6" slack="1"/>
<pin id="771" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_9/9 "/>
</bind>
</comp>

<comp id="773" class="1004" name="select_ln68_10_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="1"/>
<pin id="775" dir="0" index="1" bw="6" slack="1"/>
<pin id="776" dir="0" index="2" bw="6" slack="0"/>
<pin id="777" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_10/9 "/>
</bind>
</comp>

<comp id="779" class="1004" name="select_ln68_11_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="0" index="1" bw="6" slack="0"/>
<pin id="782" dir="0" index="2" bw="6" slack="0"/>
<pin id="783" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_11/9 "/>
</bind>
</comp>

<comp id="786" class="1004" name="sub_ln68_6_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="6" slack="0"/>
<pin id="788" dir="0" index="1" bw="6" slack="0"/>
<pin id="789" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_6/9 "/>
</bind>
</comp>

<comp id="792" class="1004" name="zext_ln68_22_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="6" slack="0"/>
<pin id="794" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_22/9 "/>
</bind>
</comp>

<comp id="796" class="1004" name="zext_ln68_23_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="6" slack="0"/>
<pin id="798" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_23/9 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln68_24_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="6" slack="0"/>
<pin id="802" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_24/9 "/>
</bind>
</comp>

<comp id="804" class="1004" name="shl_ln68_5_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="0"/>
<pin id="806" dir="0" index="1" bw="6" slack="0"/>
<pin id="807" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_5/9 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_19_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="0" index="1" bw="32" slack="0"/>
<pin id="813" dir="0" index="2" bw="6" slack="0"/>
<pin id="814" dir="0" index="3" bw="1" slack="0"/>
<pin id="815" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="820" class="1004" name="select_ln68_12_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="1"/>
<pin id="822" dir="0" index="1" bw="32" slack="0"/>
<pin id="823" dir="0" index="2" bw="32" slack="0"/>
<pin id="824" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_12/9 "/>
</bind>
</comp>

<comp id="827" class="1004" name="shl_ln68_6_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="6" slack="0"/>
<pin id="830" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_6/9 "/>
</bind>
</comp>

<comp id="833" class="1004" name="lshr_ln68_4_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="6" slack="0"/>
<pin id="836" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68_4/9 "/>
</bind>
</comp>

<comp id="839" class="1004" name="and_ln68_5_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_5/9 "/>
</bind>
</comp>

<comp id="845" class="1004" name="and_ln68_6_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="0"/>
<pin id="847" dir="0" index="1" bw="32" slack="0"/>
<pin id="848" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_6/9 "/>
</bind>
</comp>

<comp id="852" class="1004" name="zext_ln68_25_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="2" slack="2"/>
<pin id="854" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_25/9 "/>
</bind>
</comp>

<comp id="855" class="1004" name="shl_ln68_7_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="2" slack="0"/>
<pin id="858" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_7/9 "/>
</bind>
</comp>

<comp id="862" class="1004" name="icmp_ln140_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="3" slack="0"/>
<pin id="864" dir="0" index="1" bw="3" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/10 "/>
</bind>
</comp>

<comp id="868" class="1004" name="loop_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="3" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop/10 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln141_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="3" slack="0"/>
<pin id="876" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/10 "/>
</bind>
</comp>

<comp id="879" class="1005" name="matrix_offset_read_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="14" slack="2"/>
<pin id="881" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="matrix_offset_read "/>
</bind>
</comp>

<comp id="884" class="1005" name="prod_addr_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="6" slack="2"/>
<pin id="886" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="prod_addr "/>
</bind>
</comp>

<comp id="889" class="1005" name="trunc_ln128_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="3" slack="4"/>
<pin id="891" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln128 "/>
</bind>
</comp>

<comp id="897" class="1005" name="i_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="0"/>
<pin id="899" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="902" class="1005" name="shl_ln_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="9" slack="1"/>
<pin id="904" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="910" class="1005" name="j_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="3" slack="0"/>
<pin id="912" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="915" class="1005" name="zext_ln134_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="64" slack="1"/>
<pin id="917" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln134 "/>
</bind>
</comp>

<comp id="920" class="1005" name="state_addr_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="3" slack="1"/>
<pin id="922" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="temp_matrix2_addr_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="14" slack="1"/>
<pin id="927" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp_matrix2_addr "/>
</bind>
</comp>

<comp id="930" class="1005" name="x_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="1"/>
<pin id="932" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="938" class="1005" name="prod_addr_4_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="6" slack="1"/>
<pin id="940" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_4 "/>
</bind>
</comp>

<comp id="943" class="1005" name="i_6_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="3" slack="0"/>
<pin id="945" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="948" class="1005" name="tmp_16_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="2" slack="1"/>
<pin id="950" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="954" class="1005" name="temp_addr_5_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="6" slack="1"/>
<pin id="956" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_5 "/>
</bind>
</comp>

<comp id="959" class="1005" name="x_2_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="964" class="1005" name="zext_ln68_cast_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="5" slack="1"/>
<pin id="966" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68_cast "/>
</bind>
</comp>

<comp id="969" class="1005" name="add_ln68_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="6" slack="1"/>
<pin id="971" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="975" class="1005" name="or_ln68_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="1"/>
<pin id="977" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln68 "/>
</bind>
</comp>

<comp id="980" class="1005" name="icmp_ln68_2_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="1"/>
<pin id="982" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln68_2 "/>
</bind>
</comp>

<comp id="991" class="1005" name="loop_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="3" slack="0"/>
<pin id="993" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="loop "/>
</bind>
</comp>

<comp id="996" class="1005" name="zext_ln141_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="64" slack="1"/>
<pin id="998" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln141 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="temp_addr_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="6" slack="1"/>
<pin id="1003" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="108" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="161" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="168" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="187" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="181" pin="3"/><net_sink comp="137" pin=1"/></net>

<net id="202"><net_src comp="194" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="235"><net_src comp="229" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="261"><net_src comp="207" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="207" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="20" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="207" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="207" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="30" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="219" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="219" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="219" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="38" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="286" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="302" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="219" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="320"><net_src comp="307" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="330"><net_src comp="150" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="137" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="326" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="336"><net_src comp="240" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="342"><net_src comp="240" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="34" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="240" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="38" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="44" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="203" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="46" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="48" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="366"><net_src comp="44" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="203" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="50" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="52" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="373"><net_src comp="360" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="379"><net_src comp="156" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="226" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="54" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="226" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="390"><net_src comp="58" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="394"><net_src comp="381" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="226" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="60" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="226" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="56" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="226" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="62" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="226" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="56" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="64" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="425"><net_src comp="391" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="226" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="433"><net_src comp="66" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="421" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="68" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="58" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="440"><net_src comp="427" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="60" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="421" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="68" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="411" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="407" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="461"><net_src comp="62" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="421" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="68" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="70" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="469"><net_src comp="437" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="421" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="72" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="48" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="58" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="484"><net_src comp="471" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="60" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="465" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="48" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="455" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="449" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="505"><net_src comp="62" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="465" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="48" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="74" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="513"><net_src comp="481" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="465" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="499" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="493" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="527"><net_src comp="62" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="509" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="76" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="530"><net_src comp="58" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="536"><net_src comp="60" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="509" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="76" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="521" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="515" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="78" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="539" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="80" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="395" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="441" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="399" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="531" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="545" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="485" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="559" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="82" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="32" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="597"><net_src comp="587" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="587" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="84" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="594" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="602" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="598" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="608" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="587" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="628"><net_src comp="86" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="181" pin="3"/><net_sink comp="622" pin=1"/></net>

<net id="630"><net_src comp="58" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="631"><net_src comp="88" pin="0"/><net_sink comp="622" pin=3"/></net>

<net id="636"><net_src comp="618" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="602" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="618" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="90" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="602" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="618" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="612" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="632" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="644" pin="2"/><net_sink comp="650" pin=2"/></net>

<net id="663"><net_src comp="612" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="622" pin="4"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="181" pin="3"/><net_sink comp="658" pin=2"/></net>

<net id="671"><net_src comp="612" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="638" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="618" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="678"><net_src comp="90" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="650" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="666" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="674" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="658" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="680" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="92" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="684" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="688" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="694" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="700" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="94" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="718"><net_src comp="710" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="20" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="715" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="96" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="583" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="715" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="706" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="725" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="737" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="731" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="598" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="608" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="765"><net_src comp="755" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="90" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="772"><net_src comp="755" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="778"><net_src comp="755" pin="1"/><net_sink comp="773" pin=2"/></net>

<net id="784"><net_src comp="761" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="785"><net_src comp="755" pin="1"/><net_sink comp="779" pin=2"/></net>

<net id="790"><net_src comp="90" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="767" pin="3"/><net_sink comp="786" pin=1"/></net>

<net id="795"><net_src comp="779" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="773" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="786" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="758" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="792" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="816"><net_src comp="86" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="804" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="818"><net_src comp="58" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="819"><net_src comp="88" pin="0"/><net_sink comp="810" pin=3"/></net>

<net id="825"><net_src comp="810" pin="4"/><net_sink comp="820" pin=1"/></net>

<net id="826"><net_src comp="804" pin="2"/><net_sink comp="820" pin=2"/></net>

<net id="831"><net_src comp="92" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="796" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="92" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="800" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="827" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="833" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="820" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="839" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="851"><net_src comp="845" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="859"><net_src comp="100" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="852" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="861"><net_src comp="855" pin="2"/><net_sink comp="181" pin=2"/></net>

<net id="866"><net_src comp="251" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="34" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="251" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="38" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="877"><net_src comp="251" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="882"><net_src comp="116" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="887"><net_src comp="122" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="892"><net_src comp="258" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="900"><net_src comp="268" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="905"><net_src comp="278" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="913"><net_src comp="296" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="918"><net_src comp="311" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="923"><net_src comp="130" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="928"><net_src comp="143" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="933"><net_src comp="156" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="941"><net_src comp="168" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="946"><net_src comp="344" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="951"><net_src comp="350" pin="4"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="957"><net_src comp="175" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="962"><net_src comp="375" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="967"><net_src comp="587" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="972"><net_src comp="602" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="767" pin=2"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="978"><net_src comp="743" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="983"><net_src comp="749" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="986"><net_src comp="980" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="987"><net_src comp="980" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="994"><net_src comp="868" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="999"><net_src comp="874" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="1004"><net_src comp="187" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="181" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 }
	Port: temp_matrix2 | {}
 - Input state : 
	Port: matrix_mul : output_r | {3 4 }
	Port: matrix_mul : matrix_offset | {1 }
	Port: matrix_mul : temp_matrix2 | {3 4 }
  - Chain level:
	State 1
		prod_addr : 1
	State 2
		trunc_ln128 : 1
		icmp_ln128 : 1
		i : 1
		br_ln128 : 2
		trunc_ln133 : 1
		shl_ln : 2
	State 3
		zext_ln130 : 1
		icmp_ln130 : 1
		j : 1
		br_ln130 : 2
		add_ln133 : 2
		zext_ln133 : 3
		zext_ln134 : 1
		state_addr_1 : 2
		state_load : 3
		add_ln134 : 4
		zext_ln134_2 : 5
		temp_matrix2_addr : 6
		temp_matrix2_load : 7
	State 4
		and_ln134 : 1
		store_ln134 : 1
	State 5
	State 6
		zext_ln87 : 1
		icmp_ln87 : 1
		br_ln87 : 2
		prod_addr_4 : 2
		prod_load : 3
		i_6 : 1
		zext_ln68_15 : 1
		temp_addr_5 : 2
		temp_load_3 : 3
	State 7
		x_2 : 1
	State 8
		zext_ln96 : 1
		y : 2
		lshr_ln5 : 2
		zext_ln97 : 3
		tmp_12 : 2
		xor_ln97 : 1
		trunc_ln97_2 : 2
		y_4 : 4
		lshr_ln6 : 4
		zext_ln98 : 5
		tmp_13 : 4
		xor_ln98 : 3
		trunc_ln98_2 : 4
		y_5 : 6
		xor_ln98_4 : 5
		trunc_ln : 6
		tmp_14 : 6
		y_6 : 7
		tmp_15 : 7
		xor_ln101 : 3
		xor_ln101_5 : 3
		xor_ln101_6 : 8
		xor_ln101_7 : 8
		xor_ln101_8 : 8
		zext_ln101 : 8
		zext_ln68 : 1
		zext_ln68_14 : 1
		add_ln68 : 2
		zext_ln68_16 : 3
		icmp_ln68 : 4
		zext_ln68_17 : 1
		tmp_18 : 1
		sub_ln68 : 3
		xor_ln68_4 : 2
		sub_ln68_4 : 3
		select_ln68 : 5
		select_ln68_7 : 5
		select_ln68_8 : 5
		sub_ln68_5 : 6
		zext_ln68_18 : 6
		zext_ln68_19 : 7
		lshr_ln68 : 7
		lshr_ln68_3 : 8
		and_ln68_4 : 9
		trunc_ln68 : 9
		shl_ln68 : 1
		xor_ln68_2 : 2
		shl_ln68_2 : 9
		and_ln68 : 10
		or_ln68 : 10
		icmp_ln68_2 : 4
	State 9
		xor_ln68_5 : 1
		select_ln68_9 : 1
		select_ln68_10 : 1
		select_ln68_11 : 1
		sub_ln68_6 : 2
		zext_ln68_22 : 2
		zext_ln68_23 : 2
		zext_ln68_24 : 3
		shl_ln68_5 : 3
		tmp_19 : 4
		select_ln68_12 : 5
		shl_ln68_6 : 3
		lshr_ln68_4 : 4
		and_ln68_5 : 5
		and_ln68_6 : 6
		shl_ln68_7 : 1
		store_ln68 : 6
	State 10
		icmp_ln140 : 1
		loop : 1
		br_ln140 : 2
		zext_ln141 : 1
		temp_addr : 2
		temp_load : 3
	State 11
		store_ln141 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |           x_2_fu_375           |    0    |    32   |
|          |            y_fu_421            |    0    |    32   |
|          |         xor_ln97_fu_449        |    0    |    24   |
|          |           y_4_fu_465           |    0    |    32   |
|          |         xor_ln98_fu_493        |    0    |    24   |
|          |           y_5_fu_509           |    0    |    32   |
|          |        xor_ln98_4_fu_515       |    0    |    24   |
|          |           y_6_fu_539           |    0    |    24   |
|    xor   |        xor_ln101_fu_553        |    0    |    2    |
|          |       xor_ln101_5_fu_559       |    0    |    2    |
|          |       xor_ln101_6_fu_565       |    0    |    2    |
|          |       xor_ln101_7_fu_571       |    0    |    2    |
|          |       xor_ln101_8_fu_577       |    0    |    2    |
|          |        xor_ln68_4_fu_638       |    0    |    6    |
|          |         xor_ln68_fu_710        |    0    |    3    |
|          |        xor_ln68_2_fu_725       |    0    |    8    |
|          |        xor_ln68_5_fu_761       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          |        and_ln134_fu_326        |    0    |    32   |
|          |        and_ln68_4_fu_700       |    0    |    32   |
|    and   |         and_ln68_fu_737        |    0    |    8    |
|          |        and_ln68_5_fu_839       |    0    |    32   |
|          |        and_ln68_6_fu_845       |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |        lshr_ln68_fu_688        |    0    |   101   |
|   lshr   |       lshr_ln68_3_fu_694       |    0    |    13   |
|          |       lshr_ln68_4_fu_833       |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |            i_fu_268            |    0    |    15   |
|          |            j_fu_296            |    0    |    12   |
|          |        add_ln133_fu_302        |    0    |    16   |
|    add   |        add_ln134_fu_316        |    0    |    21   |
|          |           i_6_fu_344           |    0    |    12   |
|          |         add_ln68_fu_602        |    0    |    15   |
|          |           loop_fu_868          |    0    |    12   |
|----------|--------------------------------|---------|---------|
|          |       select_ln68_fu_650       |    0    |    6    |
|          |      select_ln68_7_fu_658      |    0    |    32   |
|          |      select_ln68_8_fu_666      |    0    |    6    |
|  select  |      select_ln68_9_fu_767      |    0    |    6    |
|          |      select_ln68_10_fu_773     |    0    |    6    |
|          |      select_ln68_11_fu_779     |    0    |    6    |
|          |      select_ln68_12_fu_820     |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln128_fu_262       |    0    |    11   |
|          |        icmp_ln130_fu_290       |    0    |    9    |
|   icmp   |        icmp_ln87_fu_338        |    0    |    9    |
|          |        icmp_ln68_fu_612        |    0    |    11   |
|          |       icmp_ln68_2_fu_749       |    0    |    11   |
|          |        icmp_ln140_fu_862       |    0    |    9    |
|----------|--------------------------------|---------|---------|
|          |         sub_ln68_fu_632        |    0    |    15   |
|    sub   |        sub_ln68_4_fu_644       |    0    |    15   |
|          |        sub_ln68_5_fu_674       |    0    |    15   |
|          |        sub_ln68_6_fu_786       |    0    |    15   |
|----------|--------------------------------|---------|---------|
|          |         shl_ln68_fu_719        |    0    |    10   |
|          |        shl_ln68_2_fu_731       |    0    |    10   |
|    shl   |        shl_ln68_5_fu_804       |    0    |    19   |
|          |        shl_ln68_6_fu_827       |    0    |    13   |
|          |        shl_ln68_7_fu_855       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln68_fu_743         |    0    |    8    |
|----------|--------------------------------|---------|---------|
|   read   | matrix_offset_read_read_fu_116 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln128_fu_258       |    0    |    0    |
|          |       trunc_ln133_fu_274       |    0    |    0    |
|   trunc  |        trunc_ln96_fu_395       |    0    |    0    |
|          |       trunc_ln96_2_fu_407      |    0    |    0    |
|          |        trunc_ln68_fu_706       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          shl_ln_fu_278         |    0    |    0    |
|          |      zext_ln68_cast_fu_587     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln130_fu_286       |    0    |    0    |
|          |        zext_ln133_fu_307       |    0    |    0    |
|          |        zext_ln134_fu_311       |    0    |    0    |
|          |       zext_ln134_2_fu_321      |    0    |    0    |
|          |        zext_ln87_fu_333        |    0    |    0    |
|          |       zext_ln68_15_fu_370      |    0    |    0    |
|          |        zext_ln96_fu_391        |    0    |    0    |
|          |        zext_ln97_fu_437        |    0    |    0    |
|          |        zext_ln98_fu_481        |    0    |    0    |
|          |        zext_ln101_fu_583       |    0    |    0    |
|          |        zext_ln68_fu_594        |    0    |    0    |
|   zext   |       zext_ln68_14_fu_598      |    0    |    0    |
|          |       zext_ln68_16_fu_608      |    0    |    0    |
|          |       zext_ln68_17_fu_618      |    0    |    0    |
|          |       zext_ln68_18_fu_680      |    0    |    0    |
|          |       zext_ln68_19_fu_684      |    0    |    0    |
|          |       zext_ln68_2_fu_715       |    0    |    0    |
|          |       zext_ln68_20_fu_755      |    0    |    0    |
|          |       zext_ln68_21_fu_758      |    0    |    0    |
|          |       zext_ln68_22_fu_792      |    0    |    0    |
|          |       zext_ln68_23_fu_796      |    0    |    0    |
|          |       zext_ln68_24_fu_800      |    0    |    0    |
|          |       zext_ln68_25_fu_852      |    0    |    0    |
|          |        zext_ln141_fu_874       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_16_fu_350         |    0    |    0    |
|          |          tmp_17_fu_360         |    0    |    0    |
|          |         lshr_ln_fu_381         |    0    |    0    |
|          |       trunc_ln96_6_fu_411      |    0    |    0    |
|          |         lshr_ln5_fu_427        |    0    |    0    |
|partselect|       trunc_ln97_2_fu_455      |    0    |    0    |
|          |         lshr_ln6_fu_471        |    0    |    0    |
|          |       trunc_ln98_2_fu_499      |    0    |    0    |
|          |         trunc_ln_fu_521        |    0    |    0    |
|          |          tmp_18_fu_622         |    0    |    0    |
|          |          tmp_19_fu_810         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_11_fu_399         |    0    |    0    |
|          |          tmp_12_fu_441         |    0    |    0    |
| bitselect|          tmp_13_fu_485         |    0    |    0    |
|          |          tmp_14_fu_531         |    0    |    0    |
|          |          tmp_15_fu_545         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   903   |
|----------|--------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|prod|    1   |    0   |    0   |    0   |
|temp|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln68_reg_969     |    6   |
| bitNumber_assign_reg_203 |    8   |
|       i_0_i_reg_236      |    3   |
|        i_6_reg_943       |    3   |
|         i_reg_897        |    8   |
|    icmp_ln68_2_reg_980   |    1   |
|        j_0_reg_215       |    3   |
|         j_reg_910        |    3   |
|      loop_0_reg_247      |    3   |
|       loop_reg_991       |    3   |
|matrix_offset_read_reg_879|   14   |
|      or_ln68_reg_975     |    8   |
|    prod_addr_4_reg_938   |    6   |
|     prod_addr_reg_884    |    6   |
|      shl_ln_reg_902      |    9   |
|   state_addr_1_reg_920   |    3   |
|    temp_addr_5_reg_954   |    6   |
|    temp_addr_reg_1001    |    6   |
| temp_matrix2_addr_reg_925|   14   |
|      tmp_16_reg_948      |    2   |
|    trunc_ln128_reg_889   |    3   |
|       x_0_i_reg_226      |   32   |
|        x_2_reg_959       |   32   |
|         x_reg_930        |   32   |
|    zext_ln134_reg_915    |   64   |
|    zext_ln141_reg_996    |   64   |
|  zext_ln68_cast_reg_964  |    5   |
+--------------------------+--------+
|           Total          |   347  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_137    |  p0  |   3  |   3  |    9   ||    15   |
|     grp_access_fu_150    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_156    |  p0  |   4  |   6  |   24   ||    21   |
|     grp_access_fu_181    |  p0  |   4  |   6  |   24   ||    21   |
| bitNumber_assign_reg_203 |  p0  |   2  |   8  |   16   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   101  || 7.25875 ||    75   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   903  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   75   |    -   |
|  Register |    -   |    -   |   347  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   347  |   978  |    0   |
+-----------+--------+--------+--------+--------+--------+
