Analysis & Synthesis report for ADC_tutorial
Tue Nov 26 22:48:23 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 26 22:48:23 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ADC_tutorial                                    ;
; Top-level Entity Name              ; floodfill_para_simular                          ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 152                                             ;
;     Total combinational functions  ; 151                                             ;
;     Dedicated logic registers      ; 43                                              ;
; Total registers                    ; 43                                              ;
; Total pins                         ; 96                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+------------------------+--------------------+
; Option                                                                     ; Setting                ; Default Value      ;
+----------------------------------------------------------------------------+------------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6           ;                    ;
; Top-level entity name                                                      ; floodfill_para_simular ; ADC_tutorial       ;
; Family name                                                                ; Cyclone IV E           ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                    ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                     ; On                 ;
; Enable compact report table                                                ; Off                    ; Off                ;
; Restructure Multiplexers                                                   ; Auto                   ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                    ; Off                ;
; Preserve fewer node names                                                  ; On                     ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                    ; Off                ;
; Verilog Version                                                            ; Verilog_2001           ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993              ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                   ; Auto               ;
; Safe State Machine                                                         ; Off                    ; Off                ;
; Extract Verilog State Machines                                             ; On                     ; On                 ;
; Extract VHDL State Machines                                                ; On                     ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                    ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                   ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                    ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                     ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                     ; On                 ;
; Parallel Synthesis                                                         ; On                     ; On                 ;
; DSP Block Balancing                                                        ; Auto                   ; Auto               ;
; NOT Gate Push-Back                                                         ; On                     ; On                 ;
; Power-Up Don't Care                                                        ; On                     ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                    ; Off                ;
; Remove Duplicate Registers                                                 ; On                     ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                    ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                    ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                    ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                    ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                    ; Off                ;
; Ignore SOFT Buffers                                                        ; On                     ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                    ; Off                ;
; Optimization Technique                                                     ; Balanced               ; Balanced           ;
; Carry Chain Length                                                         ; 70                     ; 70                 ;
; Auto Carry Chains                                                          ; On                     ; On                 ;
; Auto Open-Drain Pins                                                       ; On                     ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                    ; Off                ;
; Auto ROM Replacement                                                       ; On                     ; On                 ;
; Auto RAM Replacement                                                       ; On                     ; On                 ;
; Auto DSP Block Replacement                                                 ; On                     ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                   ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                   ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                     ; On                 ;
; Strict RAM Replacement                                                     ; Off                    ; Off                ;
; Allow Synchronous Control Signals                                          ; On                     ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                    ; Off                ;
; Auto RAM Block Balancing                                                   ; On                     ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                    ; Off                ;
; Auto Resource Sharing                                                      ; Off                    ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                    ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                    ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                    ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                     ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                    ; Off                ;
; Timing-Driven Synthesis                                                    ; On                     ; On                 ;
; Report Parameter Settings                                                  ; On                     ; On                 ;
; Report Source Assignments                                                  ; On                     ; On                 ;
; Report Connectivity Checks                                                 ; On                     ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                    ; Off                ;
; Synchronization Register Chain Length                                      ; 2                      ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation     ; Normal compilation ;
; HDL message level                                                          ; Level2                 ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                    ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                   ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                   ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                    ; 100                ;
; Clock MUX Protection                                                       ; On                     ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                    ; Off                ;
; Block Design Naming                                                        ; Auto                   ; Auto               ;
; SDC constraint protection                                                  ; Off                    ; Off                ;
; Synthesis Effort                                                           ; Auto                   ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                     ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                    ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium                 ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                   ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                     ; On                 ;
; Synthesis Seed                                                             ; 1                      ; 1                  ;
+----------------------------------------------------------------------------+------------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+
; cte1.vhd                         ; yes             ; User VHDL File                     ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/cte1.vhd                   ;         ;
; sumador_4bits.vhd                ; yes             ; User VHDL File                     ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_4bits.vhd          ;         ;
; mux_2x1_4bit.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/mux_2x1_4bit.vhd           ;         ;
; Comparador_Celda.vhd             ; yes             ; User VHDL File                     ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador_Celda.vhd       ;         ;
; floodfill_para_simular.bdf       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf ;         ;
; FFD_4bits.vhd                    ; yes             ; User VHDL File                     ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/FFD_4bits.vhd              ;         ;
; generate_constant.vhd            ; yes             ; User VHDL File                     ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/generate_constant.vhd      ;         ;
; cte_cero.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/cte_cero.vhd               ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 152       ;
;                                             ;           ;
; Total combinational functions               ; 151       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 92        ;
;     -- 3 input functions                    ; 47        ;
;     -- <=2 input functions                  ; 12        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 151       ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 43        ;
;     -- Dedicated logic registers            ; 43        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 96        ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 43        ;
; Total fan-out                               ; 823       ;
; Average fan-out                             ; 2.13      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                         ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                              ; Library Name ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+--------------+
; |floodfill_para_simular       ; 151 (0)           ; 43 (0)       ; 0           ; 0            ; 0       ; 0         ; 96   ; 0            ; |floodfill_para_simular                          ; work         ;
;    |Comparador_Celda:inst168| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|Comparador_Celda:inst168 ; work         ;
;    |Comparador_Celda:inst183| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|Comparador_Celda:inst183 ; work         ;
;    |Comparador_Celda:inst198| ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|Comparador_Celda:inst198 ; work         ;
;    |Comparador_Celda:inst213| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|Comparador_Celda:inst213 ; work         ;
;    |Comparador_Celda:inst228| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|Comparador_Celda:inst228 ; work         ;
;    |Comparador_Celda:inst243| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|Comparador_Celda:inst243 ; work         ;
;    |Comparador_Celda:inst264| ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|Comparador_Celda:inst264 ; work         ;
;    |Comparador_Celda:inst280| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|Comparador_Celda:inst280 ; work         ;
;    |Comparador_Celda:inst312| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|Comparador_Celda:inst312 ; work         ;
;    |Comparador_Celda:inst328| ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|Comparador_Celda:inst328 ; work         ;
;    |Comparador_Celda:inst344| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|Comparador_Celda:inst344 ; work         ;
;    |Comparador_Celda:inst376| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|Comparador_Celda:inst376 ; work         ;
;    |Comparador_Celda:inst392| ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|Comparador_Celda:inst392 ; work         ;
;    |Comparador_Celda:inst408| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|Comparador_Celda:inst408 ; work         ;
;    |FFD_4bits:inst256|        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|FFD_4bits:inst256        ; work         ;
;    |FFD_4bits:inst257|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|FFD_4bits:inst257        ; work         ;
;    |FFD_4bits:inst258|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|FFD_4bits:inst258        ; work         ;
;    |FFD_4bits:inst259|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|FFD_4bits:inst259        ; work         ;
;    |FFD_4bits:inst260|        ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|FFD_4bits:inst260        ; work         ;
;    |FFD_4bits:inst261|        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|FFD_4bits:inst261        ; work         ;
;    |FFD_4bits:inst265|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|FFD_4bits:inst265        ; work         ;
;    |FFD_4bits:inst281|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|FFD_4bits:inst281        ; work         ;
;    |FFD_4bits:inst313|        ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|FFD_4bits:inst313        ; work         ;
;    |FFD_4bits:inst329|        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|FFD_4bits:inst329        ; work         ;
;    |FFD_4bits:inst345|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|FFD_4bits:inst345        ; work         ;
;    |FFD_4bits:inst377|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|FFD_4bits:inst377        ; work         ;
;    |FFD_4bits:inst393|        ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|FFD_4bits:inst393        ; work         ;
;    |FFD_4bits:inst409|        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|FFD_4bits:inst409        ; work         ;
;    |sumador_4bits:inst166|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|sumador_4bits:inst166    ; work         ;
;    |sumador_4bits:inst181|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|sumador_4bits:inst181    ; work         ;
;    |sumador_4bits:inst196|    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|sumador_4bits:inst196    ; work         ;
;    |sumador_4bits:inst211|    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|sumador_4bits:inst211    ; work         ;
;    |sumador_4bits:inst241|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|sumador_4bits:inst241    ; work         ;
;    |sumador_4bits:inst262|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|sumador_4bits:inst262    ; work         ;
;    |sumador_4bits:inst278|    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|sumador_4bits:inst278    ; work         ;
;    |sumador_4bits:inst326|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|sumador_4bits:inst326    ; work         ;
;    |sumador_4bits:inst342|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|sumador_4bits:inst342    ; work         ;
;    |sumador_4bits:inst406|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |floodfill_para_simular|sumador_4bits:inst406    ; work         ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; FFD_4bits:inst297|Q[1..3]              ; Stuck at GND due to stuck port data_in ;
; FFD_4bits:inst377|Q[1..3]              ; Stuck at GND due to stuck port data_in ;
; FFD_4bits:inst297|Q[0]                 ; Merged with FFD_4bits:inst377|Q[0]     ;
; FFD_4bits:inst260|Q[2,3]               ; Stuck at GND due to stuck port data_in ;
; FFD_4bits:inst313|Q[2,3]               ; Stuck at GND due to stuck port data_in ;
; FFD_4bits:inst256|Q[3]                 ; Stuck at GND due to stuck port data_in ;
; FFD_4bits:inst393|Q[2,3]               ; Stuck at GND due to stuck port data_in ;
; FFD_4bits:inst261|Q[3]                 ; Stuck at GND due to stuck port data_in ;
; FFD_4bits:inst409|Q[3]                 ; Stuck at GND due to stuck port data_in ;
; FFD_4bits:inst329|Q[3]                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 17 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                  ;
+------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name          ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+------------------------+---------------------------+-------------------------------------------------------------------------+
; FFD_4bits:inst297|Q[3] ; Stuck at GND              ; FFD_4bits:inst260|Q[3], FFD_4bits:inst313|Q[3], FFD_4bits:inst256|Q[3], ;
;                        ; due to stuck port data_in ; FFD_4bits:inst261|Q[3], FFD_4bits:inst329|Q[3]                          ;
; FFD_4bits:inst377|Q[3] ; Stuck at GND              ; FFD_4bits:inst393|Q[3], FFD_4bits:inst393|Q[2], FFD_4bits:inst409|Q[3]  ;
;                        ; due to stuck port data_in ;                                                                         ;
; FFD_4bits:inst297|Q[2] ; Stuck at GND              ; FFD_4bits:inst260|Q[2], FFD_4bits:inst313|Q[2]                          ;
;                        ; due to stuck port data_in ;                                                                         ;
+------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 43    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 43    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 26 22:48:20 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_tutorial -c ADC_tutorial
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file cte1.vhd
    Info (12022): Found design unit 1: cte1-Behavioral
    Info (12023): Found entity 1: cte1
Info (12021): Found 2 design units, including 1 entities, in source file control_prueba.vhd
    Info (12022): Found design unit 1: control_prueba-BEHAVIOR
    Info (12023): Found entity 1: control_prueba
Info (12021): Found 2 design units, including 1 entities, in source file giro_nuevo.vhd
    Info (12022): Found design unit 1: giro_nuevo-BEHAVIOR
    Info (12023): Found entity 1: giro_nuevo
Info (12021): Found 1 design units, including 1 entities, in source file floodfill_1celda_sim.bdf
    Info (12023): Found entity 1: floodfill_1celda_sim
Info (12021): Found 2 design units, including 1 entities, in source file sumador_4bits.vhd
    Info (12022): Found design unit 1: sumador_4bits-Behavioral
    Info (12023): Found entity 1: sumador_4bits
Info (12021): Found 2 design units, including 1 entities, in source file sistema_de_orientacion.vhd
    Info (12022): Found design unit 1: Sistema_De_Orientacion-BEHAVIOR
    Info (12023): Found entity 1: Sistema_De_Orientacion
Info (12021): Found 1 design units, including 1 entities, in source file bloque_adc_controller/prueba_de_linea.bdf
    Info (12023): Found entity 1: Prueba_de_Linea
Info (12021): Found 2 design units, including 1 entities, in source file detector_cambio_casilla.vhd
    Info (12022): Found design unit 1: Detector_Cambio_Casilla-BEHAVIOR
    Info (12023): Found entity 1: Detector_Cambio_Casilla
Info (12021): Found 2 design units, including 1 entities, in source file sistema_de_control_prueba.vhd
    Info (12022): Found design unit 1: Sistema_De_Control_Prueba-BEHAVIOR
    Info (12023): Found entity 1: Sistema_De_Control_Prueba
Info (12021): Found 2 design units, including 1 entities, in source file giro.vhd
    Info (12022): Found design unit 1: giro-BEHAVIOR
    Info (12023): Found entity 1: giro
Info (12021): Found 1 design units, including 1 entities, in source file bloque_adc_controller/prueba_motores.bdf
    Info (12023): Found entity 1: prueba_motores
Info (12021): Found 1 design units, including 1 entities, in source file bloque_adc_controller/main_esquematico.bdf
    Info (12023): Found entity 1: Main_Esquematico
Info (12021): Found 2 design units, including 1 entities, in source file subsistema_3.vhd
    Info (12022): Found design unit 1: subsistema_3-BEHAVIOR
    Info (12023): Found entity 1: subsistema_3
Info (12021): Found 2 design units, including 1 entities, in source file subsistema_1.vhd
    Info (12022): Found design unit 1: subsistema_1-BEHAVIOR
    Info (12023): Found entity 1: subsistema_1
Info (12021): Found 2 design units, including 1 entities, in source file comparador.vhd
    Info (12022): Found design unit 1: comparador-Behavioral
    Info (12023): Found entity 1: comparador
Info (12021): Found 1 design units, including 1 entities, in source file bloque_adc_controller/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc
Info (12021): Found 1 design units, including 1 entities, in source file bloque_adc_controller/adc_adc_mega_0.v
    Info (12023): Found entity 1: adc_adc_mega_0
Info (12021): Found 2 design units, including 1 entities, in source file bloque_adc_controller/adc.vhd
    Info (12022): Found design unit 1: adc-rtl
    Info (12023): Found entity 1: adc
Warning (12019): Can't analyze file -- file Bloque_ADC_Controller/ADC_tutorial.bdf is missing
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: PLL
Info (12021): Found 2 design units, including 1 entities, in source file contador.vhd
    Info (12022): Found design unit 1: contador_7-Behavioral
    Info (12023): Found entity 1: contador_7
Info (12021): Found 2 design units, including 1 entities, in source file pllauto.vhd
    Info (12022): Found design unit 1: pllauto-SYN
    Info (12023): Found entity 1: pllauto
Info (12021): Found 2 design units, including 1 entities, in source file clockgeneral.vhd
    Info (12022): Found design unit 1: clockgeneral-SYN
    Info (12023): Found entity 1: clockgeneral
Info (12021): Found 2 design units, including 1 entities, in source file contador_7600.vhd
    Info (12022): Found design unit 1: contador_7600-Behavioral
    Info (12023): Found entity 1: contador_7600
Info (12021): Found 2 design units, including 1 entities, in source file delay_5000.vhd
    Info (12022): Found design unit 1: delay_5000-Behavioral
    Info (12023): Found entity 1: delay_5000
Info (12021): Found 2 design units, including 1 entities, in source file contador_10.vhd
    Info (12022): Found design unit 1: contador_10-Behavioral
    Info (12023): Found entity 1: contador_10
Info (12021): Found 2 design units, including 1 entities, in source file contador_6bits.vhd
    Info (12022): Found design unit 1: contador_6bits-Behavioral
    Info (12023): Found entity 1: contador_6bits
Info (12021): Found 2 design units, including 1 entities, in source file output_files/contador_15200.vhd
    Info (12022): Found design unit 1: contador_15200-Behavioral
    Info (12023): Found entity 1: contador_15200
Info (12021): Found 2 design units, including 1 entities, in source file comparador_paredes.vhd
    Info (12022): Found design unit 1: comparador_paredes-Behavioral
    Info (12023): Found entity 1: comparador_paredes
Info (12021): Found 1 design units, including 1 entities, in source file floodfill.bdf
    Info (12023): Found entity 1: floodfill
Info (12021): Found 2 design units, including 1 entities, in source file mux_2x1_4bit.vhd
    Info (12022): Found design unit 1: mux_2x1_4bit-Behavioral
    Info (12023): Found entity 1: mux_2x1_4bit
Info (12021): Found 2 design units, including 1 entities, in source file comparador_celda.vhd
    Info (12022): Found design unit 1: Comparador_Celda-Behavioral
    Info (12023): Found entity 1: Comparador_Celda
Info (12021): Found 2 design units, including 1 entities, in source file sumador_completo.vhd
    Info (12022): Found design unit 1: sumador_completo-Behavioral
    Info (12023): Found entity 1: sumador_completo
Info (12021): Found 1 design units, including 1 entities, in source file floodfill_para_simular.bdf
    Info (12023): Found entity 1: floodfill_para_simular
Info (12021): Found 2 design units, including 1 entities, in source file ffd_4bits.vhd
    Info (12022): Found design unit 1: FFD_4bits-Behavioral
    Info (12023): Found entity 1: FFD_4bits
Info (12021): Found 1 design units, including 1 entities, in source file main_prueba.bdf
    Info (12023): Found entity 1: Main_prueba
Info (12021): Found 2 design units, including 1 entities, in source file pared.vhd
    Info (12022): Found design unit 1: pared-Behavioral
    Info (12023): Found entity 1: pared
Info (12021): Found 1 design units, including 1 entities, in source file block1.bdf
    Info (12023): Found entity 1: Block1
Info (12021): Found 2 design units, including 1 entities, in source file generate_constant.vhd
    Info (12022): Found design unit 1: generate_constant-Behavioral
    Info (12023): Found entity 1: generate_constant
Info (12021): Found 2 design units, including 1 entities, in source file cte_cero.vhd
    Info (12022): Found design unit 1: cte_cero-Behavioral
    Info (12023): Found entity 1: cte_cero
Info (12127): Elaborating entity "floodfill_para_simular" for the top level hierarchy
Info (12128): Elaborating entity "Comparador_Celda" for hierarchy "Comparador_Celda:inst168"
Info (12128): Elaborating entity "mux_2x1_4bit" for hierarchy "mux_2x1_4bit:inst158"
Info (12128): Elaborating entity "generate_constant" for hierarchy "generate_constant:inst3"
Info (12128): Elaborating entity "FFD_4bits" for hierarchy "FFD_4bits:inst260"
Info (12128): Elaborating entity "sumador_4bits" for hierarchy "sumador_4bits:inst226"
Info (12128): Elaborating entity "cte1" for hierarchy "cte1:inst"
Info (12128): Elaborating entity "cte_cero" for hierarchy "cte_cero:inst6"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Dir_Min12[1]" is stuck at GND
    Warning (13410): Pin "Dir_Min3[1]" is stuck at VCC
    Warning (13410): Pin "Dir_Min4[1]" is stuck at GND
    Warning (13410): Pin "Dir_Min4[0]" is stuck at GND
    Warning (13410): Pin "Dir_Min_1_[1]" is stuck at VCC
    Warning (13410): Pin "Mi_Peso115[3]" is stuck at GND
    Warning (13410): Pin "Mi_Peso115[2]" is stuck at GND
    Warning (13410): Pin "Mi_Peso115[1]" is stuck at GND
    Warning (13410): Pin "Mi_Peso115[0]" is stuck at GND
    Warning (13410): Pin "Mi_Peso12[3]" is stuck at GND
    Warning (13410): Pin "Mi_Peso2[3]" is stuck at GND
    Warning (13410): Pin "Mi_Peso2[2]" is stuck at GND
    Warning (13410): Pin "Mi_Peso3[3]" is stuck at GND
    Warning (13410): Pin "Mi_Peso4[3]" is stuck at GND
    Warning (13410): Pin "Mi_Peso4[2]" is stuck at GND
    Warning (13410): Pin "Mi_Peso4[1]" is stuck at GND
    Warning (13410): Pin "Mi_Peso5[3]" is stuck at GND
    Warning (13410): Pin "Mi_Peso5[2]" is stuck at GND
    Warning (13410): Pin "Mi_Peso6[3]" is stuck at GND
    Warning (13410): Pin "Mi_Peso8[3]" is stuck at GND
    Warning (13410): Pin "Mi_Peso8[2]" is stuck at GND
    Warning (13410): Pin "Mi_Peso9[3]" is stuck at GND
    Warning (13410): Pin "Mi_Peso_1_[3]" is stuck at GND
    Warning (13410): Pin "Mi_Peso_1_[2]" is stuck at GND
    Warning (13410): Pin "Mi_Peso_1_[1]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 261 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 94 output pins
    Info (21061): Implemented 165 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4634 megabytes
    Info: Processing ended: Tue Nov 26 22:48:23 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


