// Seed: 1114899804
module module_0 ();
  reg id_2;
  reg id_3;
  assign id_1 = id_2;
  reg id_4, id_5;
  always @(1 or id_4 or 1 or posedge 1 & &id_3) begin : LABEL_0
    id_1 <= id_4;
    id_3 = #1 id_3 * id_5;
  end
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input logic id_4,
    input supply0 id_5,
    output tri id_6
);
  wire id_8 = id_8;
  module_0 modCall_1 ();
  assign modCall_1.type_8 = 0;
  always @(*) id_0 <= #1 id_4;
  assign id_6 = id_2 <= id_3;
  wire id_9;
  wire id_10;
  assign id_6 = 1;
endmodule
