// Seed: 4207160434
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_6;
  logic id_7;
  wire  id_8;
  assign id_2 = id_6;
  wire id_9;
  ;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input supply0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
macromodule module_2 (
    input tri id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    output uwire id_6,
    output uwire id_7,
    input tri0 id_8,
    input wand id_9,
    input wire id_10,
    input wire id_11,
    input wand id_12,
    output wor id_13,
    input wire id_14,
    output wor id_15,
    output tri id_16
);
  assign id_6 = id_4;
  logic id_18;
  ;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
  assign id_13 = -1'b0;
  wire id_19;
  ;
endmodule
