 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : core
Version: O-2018.06-SP5-2
Date   : Mon Jun 21 02:55:38 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT   Library: ih55lp_hs_rvt_tt_1p20_25c_basic
Wire Load Model Mode: top

  Startpoint: cfg_co[0] (input port clocked by clk)
  Endpoint: end_conv (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.60       1.60
  input external delay                                    0.60       2.20 r
  cfg_co[0] (in)                                          0.00       2.20 r
  U1479/ZN (HSR_CLKN_2)                                   0.06       2.26 f
  U267/ZN (HSR_INOR2_2)                                   0.07       2.33 r
  U1429/ZN (HSR_CLKN_2)                                   0.05       2.39 f
  U1422/ZN (HSR_CLKNAND2_0)                               0.06       2.44 r
  mult_137_2/U8/CO (HSR_ADH1_2)                           0.05       2.49 r
  mult_137_2/U7/CO (HSR_ADH1_2)                           0.04       2.54 r
  U1431/ZN (HSR_CLKN_2)                                   0.06       2.60 f
  U1428/Z (HSR_CLKXOR2_0)                                 0.13       2.73 f
  mult_137_3/a[9] (core_DW_mult_uns_0)                    0.00       2.73 f
  mult_137_3/U27/S (HSR_AD1_2)                            0.16       2.88 f
  mult_137_3/U10/CO (HSR_AD1_2)                           0.17       3.06 f
  mult_137_3/U9/CO (HSR_AD1_2)                            0.08       3.14 f
  mult_137_3/U8/CO (HSR_AD1_2)                            0.08       3.22 f
  mult_137_3/U7/CO (HSR_AD1_2)                            0.08       3.30 f
  mult_137_3/U6/CO (HSR_AD1_2)                            0.08       3.37 f
  mult_137_3/U5/CO (HSR_AD1_2)                            0.08       3.45 f
  mult_137_3/U4/CO (HSR_AD1_2)                            0.08       3.53 f
  mult_137_3/U3/CO (HSR_AD1_2)                            0.07       3.60 f
  mult_137_3/U64/Z (HSR_XOR3_0)                           0.11       3.71 r
  mult_137_3/product[17] (core_DW_mult_uns_0)             0.00       3.71 r
  U124/Z (HSR_XOR2_2)                                     0.08       3.79 f
  U120/ZN (HSR_NOR4_1)                                    0.05       3.84 r
  U119/ZN (HSR_NAND4_1)                                   0.04       3.88 f
  U118/ZN (HSR_NOR4_1)                                    0.08       3.96 r
  U260/Z (HSR_BUF_2)                                      0.69       4.65 r
  end_conv (out)                                          0.00       4.65 r
  data arrival time                                                  4.65

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             1.60       5.60
  clock uncertainty                                      -0.10       5.50
  output external delay                                  -0.60       4.90
  data required time                                                 4.90
  --------------------------------------------------------------------------
  data required time                                                 4.90
  data arrival time                                                 -4.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


1
