- 👋 Hi, I’m Paras Bhanwal
- 👀 I’m interested in VLSI chip designing
- 🌱 I’m currently learning SystemVerilog
- 💞️ I’m currently working on 5-stage RISC-V based processor designing
- 📫 Reach me by email paras123bhanwal@gmail.com
                  

<!---
parasbhanwal/parasbhanwal is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
