Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 30 16:38:30 2021
| Host         : STAS-W10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UPzynq20_test_design_wrapper_timing_summary_routed.rpt -pb UPzynq20_test_design_wrapper_timing_summary_routed.pb -rpx UPzynq20_test_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : UPzynq20_test_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/axi_araddr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/axi_araddr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/axi_araddr_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/clk_sign_reg/Q (HIGH)

 There are 857 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg3_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg3_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg3_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg3_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg3_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2066 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 60 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.958        0.000                      0                22627        0.049        0.000                      0                22627        9.230        0.000                       0                  9833  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.958        0.000                      0                22627        0.049        0.000                      0                22627        9.230        0.000                       0                  9833  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.958ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.716ns  (logic 0.912ns (9.386%)  route 8.804ns (90.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 22.162 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      0.912     3.173 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=81, routed)          8.804    11.977    UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/s00_axi_wdata[9]
    SLICE_X84Y114        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.303    22.162    UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y114        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg2_reg[9]/C
                         clock pessimism              0.094    22.255    
                         clock uncertainty           -0.302    21.953    
    SLICE_X84Y114        FDRE (Setup_fdre_C_D)       -0.018    21.935    UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                         -11.977    
  -------------------------------------------------------------------
                         slack                                  9.958    

Slack (MET) :             10.203ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 1.009ns (10.780%)  route 8.351ns (89.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.968ns = ( 21.968 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[15])
                                                      0.912     3.173 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[15]
                         net (fo=81, routed)          8.111    11.284    UPzynq20_test_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[15]
    SLICE_X46Y88         LUT4 (Prop_lut4_I3_O)        0.097    11.381 r  UPzynq20_test_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_2/O
                         net (fo=2, routed)           0.240    11.621    UPzynq20_test_design_i/axi_gpio_0/U0/gpio_core_1/D[15]
    SLICE_X46Y88         FDSE                                         r  UPzynq20_test_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.109    21.968    UPzynq20_test_design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y88         FDSE                                         r  UPzynq20_test_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism              0.168    22.136    
                         clock uncertainty           -0.302    21.834    
    SLICE_X46Y88         FDSE (Setup_fdse_C_D)       -0.010    21.824    UPzynq20_test_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         21.824    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                 10.203    

Slack (MET) :             10.207ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 0.912ns (9.636%)  route 8.552ns (90.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 22.162 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      0.912     3.173 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=81, routed)          8.552    11.725    UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/s00_axi_wdata[8]
    SLICE_X84Y114        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.303    22.162    UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y114        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                         clock pessimism              0.094    22.255    
                         clock uncertainty           -0.302    21.953    
    SLICE_X84Y114        FDRE (Setup_fdre_C_D)       -0.021    21.932    UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/slv_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                         21.932    
                         arrival time                         -11.725    
  -------------------------------------------------------------------
                         slack                                 10.207    

Slack (MET) :             10.426ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg4_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 0.912ns (10.046%)  route 8.166ns (89.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 22.023 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      0.912     3.173 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=81, routed)          8.166    11.339    UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/s00_axi_wdata[9]
    SLICE_X81Y99         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.164    22.023    UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y99         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
                         clock pessimism              0.094    22.116    
                         clock uncertainty           -0.302    21.814    
    SLICE_X81Y99         FDRE (Setup_fdre_C_D)       -0.049    21.765    UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg4_reg[9]
  -------------------------------------------------------------------
                         required time                         21.765    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                 10.426    

Slack (MET) :             10.452ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 0.993ns (11.170%)  route 7.897ns (88.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 21.961 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      0.896     3.157 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=75, routed)          7.468    10.625    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.097    10.722 r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.429    11.151    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1
    SLICE_X51Y91         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.102    21.961    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y91         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                         clock pessimism              0.094    22.054    
                         clock uncertainty           -0.302    21.752    
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.150    21.602    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         21.602    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 10.452    

Slack (MET) :             10.452ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 0.993ns (11.170%)  route 7.897ns (88.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 21.961 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      0.896     3.157 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=75, routed)          7.468    10.625    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.097    10.722 r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.429    11.151    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1
    SLICE_X51Y91         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.102    21.961    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y91         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
                         clock pessimism              0.094    22.054    
                         clock uncertainty           -0.302    21.752    
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.150    21.602    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[11]
  -------------------------------------------------------------------
                         required time                         21.602    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 10.452    

Slack (MET) :             10.452ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 0.993ns (11.170%)  route 7.897ns (88.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 21.961 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      0.896     3.157 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=75, routed)          7.468    10.625    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.097    10.722 r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.429    11.151    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1
    SLICE_X51Y91         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.102    21.961    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y91         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                         clock pessimism              0.094    22.054    
                         clock uncertainty           -0.302    21.752    
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.150    21.602    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[12]
  -------------------------------------------------------------------
                         required time                         21.602    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 10.452    

Slack (MET) :             10.452ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 0.993ns (11.170%)  route 7.897ns (88.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 21.961 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      0.896     3.157 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=75, routed)          7.468    10.625    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.097    10.722 r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.429    11.151    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1
    SLICE_X51Y91         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.102    21.961    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y91         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
                         clock pessimism              0.094    22.054    
                         clock uncertainty           -0.302    21.752    
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.150    21.602    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[13]
  -------------------------------------------------------------------
                         required time                         21.602    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 10.452    

Slack (MET) :             10.452ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 0.993ns (11.170%)  route 7.897ns (88.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 21.961 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      0.896     3.157 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=75, routed)          7.468    10.625    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.097    10.722 r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.429    11.151    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1
    SLICE_X51Y91         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.102    21.961    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y91         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
                         clock pessimism              0.094    22.054    
                         clock uncertainty           -0.302    21.752    
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.150    21.602    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[14]
  -------------------------------------------------------------------
                         required time                         21.602    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 10.452    

Slack (MET) :             10.452ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 0.993ns (11.170%)  route 7.897ns (88.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 21.961 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      0.896     3.157 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=75, routed)          7.468    10.625    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.097    10.722 r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.429    11.151    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1
    SLICE_X51Y91         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        1.102    21.961    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y91         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                         clock pessimism              0.094    22.054    
                         clock uncertainty           -0.302    21.752    
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.150    21.602    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[15]
  -------------------------------------------------------------------
                         required time                         21.602    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 10.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.413ns (77.535%)  route 0.120ns (22.465%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.553     0.889    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y98         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[2]/Q
                         net (fo=2, routed)           0.119     1.172    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[2]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.328 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.328    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[0]_i_2_n_1
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.368 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[4]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.421 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.421    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[8]_i_1_n_8
    SLICE_X50Y100        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.907     1.273    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y100        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[8]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.372    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.426ns (78.071%)  route 0.120ns (21.930%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.553     0.889    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y98         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[2]/Q
                         net (fo=2, routed)           0.119     1.172    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[2]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.328 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.328    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[0]_i_2_n_1
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.368 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[4]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.434 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.434    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[8]_i_1_n_6
    SLICE_X50Y100        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.907     1.273    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y100        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[10]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.372    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitCheckID_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.501%)  route 0.169ns (54.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.662     0.998    UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y100        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg4_reg[11]/Q
                         net (fo=1, routed)           0.169     1.308    UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg4[11]
    SLICE_X66Y99         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitCheckID_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.849     1.215    UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y99         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitCheckID_reg[11]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.059     1.239    UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitCheckID_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataTempBuf0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.730%)  route 0.135ns (39.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.690     1.026    UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X96Y100        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y100        FDRE (Prop_fdre_C_Q)         0.164     1.190 r  UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf0_reg[16]/Q
                         net (fo=2, routed)           0.135     1.325    UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf0[16]
    SLICE_X95Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.370 r  UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataTempBuf0[16]_i_1/O
                         net (fo=1, routed)           0.000     1.370    UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataTempBuf0[16]_i_1_n_1
    SLICE_X95Y99         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataTempBuf0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.878     1.244    UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y99         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataTempBuf0_reg[16]/C
                         clock pessimism             -0.035     1.209    
    SLICE_X95Y99         FDRE (Hold_fdre_C_D)         0.091     1.300    UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataTempBuf0_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitCheckID_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.501%)  route 0.169ns (54.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.662     0.998    UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y100        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg4_reg[14]/Q
                         net (fo=1, routed)           0.169     1.308    UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg4[14]
    SLICE_X66Y99         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitCheckID_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.849     1.215    UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y99         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitCheckID_reg[14]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.052     1.232    UPzynq20_test_design_i/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitCheckID_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.730%)  route 0.161ns (53.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.572     0.908    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.161     1.209    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X30Y90         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.843     1.209    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.449ns (78.957%)  route 0.120ns (21.043%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.553     0.889    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y98         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[2]/Q
                         net (fo=2, routed)           0.119     1.172    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[2]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.328 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.328    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[0]_i_2_n_1
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.368 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[4]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.457 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.457    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[8]_i_1_n_7
    SLICE_X50Y100        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.907     1.273    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y100        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[9]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.372    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.431ns (79.471%)  route 0.111ns (20.529%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.578     0.914    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y98         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2_reg[8]/Q
                         net (fo=2, routed)           0.111     1.165    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2_reg[8]
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.362 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.362    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2_reg[8]_i_1_n_1
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.401 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.402    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2_reg[12]_i_1_n_1
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.456 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.456    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2_reg[16]_i_1_n_8
    SLICE_X57Y100        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.934     1.300    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y100        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2_reg[16]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.370    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.451ns (79.031%)  route 0.120ns (20.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.553     0.889    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y98         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[2]/Q
                         net (fo=2, routed)           0.119     1.172    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[2]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.328 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.328    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[0]_i_2_n_1
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.368 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[4]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.459 r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.459    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[8]_i_1_n_5
    SLICE_X50Y100        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.907     1.273    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y100        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[11]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.372    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.655%)  route 0.168ns (54.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.572     0.908    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.168     1.216    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y91         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9833, routed)        0.843     1.209    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X53Y73    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_3/U0/TimeCnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X53Y72    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_3/U0/TimeCnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X53Y73    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_3/U0/TimeCnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X53Y72    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_3/U0/TimeCnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X53Y73    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_3/U0/TimeCnt_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X55Y98    UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X52Y100   UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X49Y102   UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X52Y100   UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y95    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y98    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y99    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y96    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y96    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y96    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y99    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y97    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y93    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y93    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y95    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y98    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y99    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y96    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y96    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y96    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK



