import { PortfolioData } from '../types';

export const portfolioData: PortfolioData = {
  personalInfo: {
    name: 'Adith Surepally',
    title: 'Analog Layout Engineer',
    email: 'adithsurepally@gmail.com',
    phone: '+91 7893747970',
    summary: 'Detail-oriented VLSI engineering graduate specializing in analog IC layout. Possesses hands-on experience from an intensive training program, covering the end-to-end physical design of standard cells and complex analog circuits like Bandgap References and PLLs. Strong grasp of advanced layout techniques to optimize for performance and reliability in deep-submicron nodes.',
    profilePicUrl: '/images/profile-pic.png',
    aboutMe: "I'm a curious and driven engineer, passionate about understanding the intricate workings of integrated circuits. My goal is to contribute to cutting-edge analog designs and continuously learn in the ever-evolving world of semiconductor technology.",
    hero: {
      backgroundImageUrl: '/images/hero-background.jpg',
      overlayColor: 'rgba(255, 255, 255, 0.85)', // A light overlay to keep text readable
    },
  },
  socialLinks: [
    { name: 'LinkedIn', url: 'https://linkedin.com/in/surepallyadith' },
    { name: 'GitHub', url: 'https://github.com/your-username' },
    { name: 'Mail', url: 'mailto:adithsurepally@gmail.com' },
    { name: 'WhatsApp', url: 'https://wa.me/917893747970' },
  ],
  resumeUrl: '/Adith_Surepally_Resume.pdf',
  curiosityProjectIds: ['crypto-multiplier', 'opamp-design', 'rfid-locker'],
  experience: [
    {
      role: 'Analog Layout Design Trainee',
      company: 'MosChip Technologies, Hyderabad',
      period: 'August 2025 – October 2025',
      description: [
        'Mastered the end-to-end full-custom layout flow (schematic-to-GDSII) using the Cadence Virtuoso suite for design and PVS/Assura for physical verification in 90nm CMOS technology.',
        'Executed the complete physical layout for a portfolio of critical analog and standard cell blocks, including Op-Amps, Bandgap References (BGR), DACs, a PLL, and D-Flipflops.',
        'Applied advanced layout techniques to optimize performance, including common-centroid & interdigitation matching, and mitigated issues like crosstalk, parasitics, and latch-up using strategic shielding, guard rings, and deep N-well isolation.',
      ],
    },
    {
      role: 'Intern',
      company: 'NSIC (National Small Industries Corporation), Hyderabad',
      period: 'May 2023 – June 2023',
      description: [
        'Designed and assembled a prototype for an RFID-based locker system, integrating microcontrollers with RF readers and actuators and also enhanced with SIM 800C GSM Module.',
      ],
    },
  ],
  projects: [
    {
      id: 'analog-portfolio',
      title: 'Analog & Standard Cell Layout Portfolio (90nm CMOS)',
      subtitle: 'MosChip Training Program',
      category: 'Training',
      date: '2025-10-15',
      description: 'Executed the complete physical layout (floorplanning, placement, routing, and PVS/Assura verification) for a diverse portfolio of industry-standard circuits.',
      schematicImg: '/images/analog-portfolio-schematic.png',
      layoutImg: '/images/analog-portfolio-layout.png',
      keyLearnings: [
        'Deep understanding of the full physical layout flow, from floorplanning to final verification.',
        'Expertise in common-centroid matching techniques for high-precision analog blocks like Op-Amps and Bandgap References.',
        'Implementation of complex analog circuits like Phase-Locked Loops (PLL).',
        'Advanced techniques for deep N-well isolation to mitigate noise and improve circuit performance.',
      ],
      technologies: ['Cadence Virtuoso', 'PVS/Assura', '90nm CMOS', 'Op-Amp', 'BGR', 'DAC', 'PLL'],
    },
    {
      id: 'crypto-multiplier',
      title: 'VLSI Implementation of a Cryptographic RNB Multiplier',
      subtitle: 'B.Tech Major Project',
      category: 'Engineering Project',
      date: '2024-05-20',
      description: 'Designed the complete schematic-level architecture for multiple configurations (SISO, SIPO, PISO, PIPO) of a Residue Number System (RNS) based multiplier using the Cadence Virtuoso editor. Validated the circuit\'s logical correctness through simulation.',
      schematicImg: '/images/crypto-multiplier-schematic.png',
      layoutImg: '/images/crypto-multiplier-layout.png',
      keyLearnings: [
        'Developed a strong grasp of digital design principles in a VLSI context.',
        'Gained experience in schematic-level architecture design for complex digital systems.',
        'Mastered circuit validation through rigorous simulation and logical correctness checks.',
      ],
      technologies: ['Cadence Virtuoso', 'Digital Design', 'VLSI', 'RNS Multiplier', 'Simulation'],
    },
    {
      id: 'rfid-locker',
      title: 'RFID-Based Locker System',
      subtitle: 'Internship Project at NSIC',
      category: 'Internship',
      date: '2023-06-10',
      description: 'Designed and assembled a prototype for an RFID-based locker system, integrating microcontrollers with RF readers and actuators, enhanced with a SIM 800C GSM Module for remote notifications.',
      schematicImg: '/images/rfid-locker-schematic.png',
      layoutImg: '/images/rfid-locker-prototype.png',
      keyLearnings: [
        'Practical experience in system integration with microcontrollers, sensors, and actuators.',
        'Firmware development for embedded systems.',
        'Prototyping and hardware assembly skills.',
      ],
      technologies: ['Microcontrollers', 'RFID', 'GSM Module', 'Embedded C', 'Prototyping'],
    },
     {
      id: 'opamp-design',
      title: 'High-Gain Telescopic Op-Amp',
      subtitle: 'Personal Learning Project',
      category: 'Casual',
      date: '2023-11-25',
      description: 'Designed and simulated a high-gain telescopic operational amplifier in a 180nm CMOS process. Focused on achieving high DC gain and a wide bandwidth while maintaining stability.',
      schematicImg: '/images/opamp-design-schematic.png',
      layoutImg: '/images/opamp-design-layout.png',
      keyLearnings: [
        'In-depth understanding of telescopic amplifier topology and its trade-offs.',
        'AC and transient analysis for operational amplifiers.',
        'Layout techniques for matching and noise reduction in sensitive analog circuits.',
      ],
      technologies: ['Cadence Virtuoso', 'Spectre', '180nm CMOS', 'Analog Design'],
    },
    {
      id: 'level-shifter',
      title: 'Level Shifter Design',
      subtitle: 'MosChip Training Module',
      category: 'Training',
      date: '2025-09-01',
      description: 'Created a full-custom layout for a level shifter, enabling communication between different voltage domains. Utilized deep N-well isolation techniques to prevent latch-up.',
      schematicImg: '/images/level-shifter-schematic.png',
      layoutImg: '/images/level-shifter-layout.png',
      keyLearnings: [
        'Importance of level shifters in multi-voltage domain SoCs.',
        'Techniques to handle mixed-signal interfaces.',
        'Layout strategies for latch-up prevention in I/O cells.',
      ],
      technologies: ['Cadence Virtuoso', 'Layout Design', 'Deep N-well', '90nm CMOS'],
    },
     {
      id: 'bandgap-ref',
      title: 'Bandgap Reference (BGR) Layout',
      subtitle: 'Key Analog Block',
      category: 'Training',
      date: '2025-09-22',
      description: 'Successfully laid out a Bandgap Reference circuit, focusing on common-centroid matching to ensure a stable voltage reference across process, voltage, and temperature (PVT) variations.',
      schematicImg: '/images/bandgap-ref-schematic.png',
      layoutImg: '/images/bandgap-ref-layout.png',
      keyLearnings: [
        'Critical importance of matching in precision analog circuits.',
        'Layout techniques to minimize the effects of thermal gradients and process variations.',
        'Verification of analog circuits to meet strict performance criteria.',
      ],
      technologies: ['Common-Centroid Matching', 'Cadence Virtuoso', 'PVS', 'Analog Layout'],
    }
  ],
  education: [
    { degree: 'B.Tech, Electronics & Communication', institution: 'Sreyas Institute of Engineering & Technology', period: '2024', score: '6.85 CGPA' },
    { degree: 'Intermediate (Class XII)', institution: 'Narayana Junior College, Hyderabad', period: '2021', score: '84%' },
    { degree: 'Secondary School (Class X)', institution: 'Dilsukhnagar Public School, Hyderabad', period: '2019', score: '87%' },
  ],
  skills: [
    { title: 'EDA Tools', skills: ['Cadence Virtuoso', 'Cadence PVS', 'Cadence Assura'] },
    { title: 'Verification', skills: ['DRC', 'LVS', 'Antenna Checks', 'ERC', 'Latch-up Analysis'] },
    { title: 'Layout Techniques', skills: ['Common-Centroid Matching', 'Interdigitation', 'Shielding', 'Guard Rings', 'Deep N-well', 'Parasitic Mitigation'] },
    { title: 'Languages & OS', skills: ['SKILL (Basic)', 'Perl (Basic)', 'Linux/Unix Environment'] },
  ],
};