#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x15ad1e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1639090 .scope module, "Top" "Top" 3 10;
 .timescale 0 0;
P_0x1585670 .param/l "STATE_LOAD_HIGH" 1 4 16, C4<00>;
P_0x15856b0 .param/l "STATE_LOAD_LOW" 1 4 18, C4<10>;
P_0x15856f0 .param/l "STATE_WAIT_HIGH" 1 4 17, C4<01>;
P_0x1585730 .param/l "STATE_WAIT_LOW" 1 4 19, C4<11>;
L_0x16fb350 .functor OR 1, v0x16b0ba0_0, v0x16b2b90_0, C4<0>, C4<0>;
v0x16b2880_0 .net "clk", 0 0, v0x16b04a0_0;  1 drivers
v0x16b2940_0 .net "note", 0 0, L_0x16fb1a0;  1 drivers
v0x16b2a50_0 .var "period", 7 0;
v0x16b2af0_0 .var "rand_period", 7 0;
v0x16b2b90_0 .var "rst", 0 0;
v0x16b2ca0_0 .net "state", 1 0, L_0x16fa880;  1 drivers
v0x16b2db0_0 .var/str "state_str";
v0x16b2e70_0 .net "test_utils_rst", 0 0, v0x16b0ba0_0;  1 drivers
v0x16b2f10_0 .var/2s "wait_cycle", 31 0;
S_0x16096c0 .scope task, "check" "check" 4 23, 4 23 0, S_0x1639090;
 .timescale 0 0;
v0x141cde0_0 .var "note_", 0 0;
v0x14282a0_0 .var "period_", 7 0;
v0x1426200_0 .var "rst_", 0 0;
v0x1425ea0_0 .var "state_", 1 0;
TD_Top.check ;
    %load/vec4 v0x16b0640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b07f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16b07f0_0, 0, 32;
    %load/vec4 v0x1426200_0;
    %store/vec4 v0x16b2b90_0, 0, 1;
    %load/vec4 v0x14282a0_0;
    %store/vec4 v0x16b2a50_0, 0, 8;
    %delay 8, 0;
    %load/vec4 v0x16b0710_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x16b2ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/str "?        ";
    %store/str v0x16b2db0_0;
    %jmp T_0.9;
T_0.4 ;
    %pushi/str "LOAD_HIGH";
    %store/str v0x16b2db0_0;
    %jmp T_0.9;
T_0.5 ;
    %pushi/str "WAIT_HIGH";
    %store/str v0x16b2db0_0;
    %jmp T_0.9;
T_0.6 ;
    %pushi/str "LOAD_LOW ";
    %store/str v0x16b2db0_0;
    %jmp T_0.9;
T_0.7 ;
    %pushi/str "WAIT_LOW ";
    %store/str v0x16b2db0_0;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %vpi_call/w 4 48 "$display", "%3d: %b %b > %b (%s) %b", v0x16b0560_0, v0x16b2b90_0, v0x16b2a50_0, v0x16b2ca0_0, v0x16b2db0_0, v0x16b2940_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x1425ea0_0;
    %load/vec4 v0x16b2ca0_0;
    %cmp/ne;
    %jmp/0xz  T_0.10, 6;
    %load/vec4 v0x16b0710_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call/w 4 56 "$display", "\000" {0 0 0};
    %vpi_call/w 4 57 "$display", "ERROR: Value on output port %s is incorrect on cycle %0d", "state", v0x16b0560_0 {0 0 0};
    %vpi_call/w 4 59 "$display", " - actual value   : %b", v0x16b2ca0_0 {0 0 0};
    %vpi_call/w 4 60 "$display", " - expected value : %b", v0x1425ea0_0 {0 0 0};
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b0640_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b0ae0_0, 0, 1;
T_0.11 ;
    %load/vec4 v0x141cde0_0;
    %load/vec4 v0x16b2940_0;
    %cmp/ne;
    %jmp/0xz  T_0.14, 6;
    %load/vec4 v0x16b0710_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call/w 4 57 "$display", "\000" {0 0 0};
    %vpi_call/w 4 58 "$display", "ERROR: Value on output port %s is incorrect on cycle %0d", "note", v0x16b0560_0 {0 0 0};
    %vpi_call/w 4 60 "$display", " - actual value   : %b", v0x16b2940_0 {0 0 0};
    %vpi_call/w 4 61 "$display", " - expected value : %b", v0x141cde0_0 {0 0 0};
T_0.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b0640_0, 0, 1;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b0ae0_0, 0, 1;
T_0.15 ;
    %delay 2, 0;
T_0.0 ;
    %end;
S_0x1611880 .scope module, "note_player" "NotePlayer_GL" 3 34, 5 12 0, S_0x1639090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "period";
    .port_info 3 /OUTPUT 2 "state";
    .port_info 4 /OUTPUT 1 "note";
L_0x16b3060 .functor BUFZ 8, v0x16b2a50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x16fb2e0 .functor BUFZ 16, L_0x16ca280, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x16aef30_0 .net *"_ivl_3", 7 0, L_0x16b3060;  1 drivers
L_0x7f16a8573018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x16af030_0 .net/2u *"_ivl_7", 7 0, L_0x7f16a8573018;  1 drivers
v0x16af110_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16af1b0_0 .net "count", 15 0, L_0x16ca280;  1 drivers
v0x16af250_0 .net "count_unused", 15 0, L_0x16fb2e0;  1 drivers
v0x16af330_0 .net "done", 0 0, L_0x16e3290;  1 drivers
v0x16af3d0_0 .net "fin", 15 0, L_0x16b30f0;  1 drivers
v0x16af490_0 .net "load", 0 0, L_0x16fb210;  1 drivers
v0x16af530_0 .net "note", 0 0, L_0x16fb1a0;  alias, 1 drivers
v0x16af680_0 .net "period", 7 0, v0x16b2a50_0;  1 drivers
v0x16af740_0 .net "rst", 0 0, L_0x16fb350;  1 drivers
v0x16af7e0_0 .net "state", 1 0, L_0x16fa880;  alias, 1 drivers
L_0x16b30f0 .concat8 [ 8 8 0 0], L_0x16b3060, L_0x7f16a8573018;
S_0x1608b90 .scope module, "counter" "Counter_16b_GL" 5 28, 6 40 0, S_0x1611880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 16 "start";
    .port_info 5 /INPUT 16 "incr";
    .port_info 6 /INPUT 16 "finish";
    .port_info 7 /OUTPUT 16 "count";
    .port_info 8 /OUTPUT 1 "done";
L_0x7f16a85730f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x16b3270 .functor OR 1, L_0x7f16a85730f0, L_0x16fb210, C4<0>, C4<0>;
L_0x16e5850 .functor BUFZ 1, L_0x16ba120, C4<0>, C4<0>, C4<0>;
v0x16a8f10_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16a8fd0_0 .net "count", 15 0, L_0x16ca280;  alias, 1 drivers
v0x16a90b0_0 .net "count_d", 15 0, L_0x16dfeb0;  1 drivers
v0x16a91a0_0 .net "cout", 0 0, L_0x16ba120;  1 drivers
v0x16a9240_0 .net "cout_unused", 0 0, L_0x16e5850;  1 drivers
v0x16a9370_0 .net "done", 0 0, L_0x16e3290;  alias, 1 drivers
v0x16a9430_0 .net "en", 0 0, L_0x7f16a85730f0;  1 drivers
v0x16a94f0_0 .net "enable_reg", 0 0, L_0x16b3270;  1 drivers
v0x16a9590_0 .net "finish", 15 0, L_0x16b30f0;  alias, 1 drivers
v0x16a9650_0 .net "finish_q", 15 0, L_0x16d9f10;  1 drivers
L_0x7f16a8573180 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x16a96f0_0 .net "incr", 15 0, L_0x7f16a8573180;  1 drivers
v0x16a97b0_0 .net "load", 0 0, L_0x16fb210;  alias, 1 drivers
v0x16a9850_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
L_0x7f16a8573138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x16a98f0_0 .net "start", 15 0, L_0x7f16a8573138;  1 drivers
v0x16a9990_0 .net "sum", 15 0, L_0x16baba0;  1 drivers
v0x16a9a80_0 .net "sum_in", 15 0, L_0x16e9060;  1 drivers
S_0x1611670 .scope module, "adder" "AdderRippleCarry_16b_GL" 6 66, 7 11 0, S_0x1608b90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 16 "sum";
v0x163e710_0 .net "carry", 0 0, L_0x16b65e0;  1 drivers
L_0x7f16a8573060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x163e7d0_0 .net "cin", 0 0, L_0x7f16a8573060;  1 drivers
v0x163e890_0 .net "cout", 0 0, L_0x16ba120;  alias, 1 drivers
v0x163e9c0_0 .net "in0", 15 0, L_0x16e9060;  alias, 1 drivers
v0x163ea80_0 .net "in1", 15 0, L_0x16ca280;  alias, 1 drivers
v0x163ebb0_0 .net "sum", 15 0, L_0x16baba0;  alias, 1 drivers
L_0x16b6ee0 .part L_0x16e9060, 0, 8;
L_0x16b6f80 .part L_0x16ca280, 0, 8;
L_0x16baa60 .part L_0x16e9060, 8, 8;
L_0x16bab00 .part L_0x16ca280, 8, 8;
L_0x16baba0 .concat8 [ 8 8 0 0], L_0x16b6c10, L_0x16ba790;
S_0x1621c60 .scope module, "adder0" "AdderRippleCarry_8b_GL" 7 24, 8 11 0, S_0x1611670;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x1427870_0 .net "carry0", 0 0, L_0x16b3600;  1 drivers
v0x1427980_0 .net "carry1", 0 0, L_0x16b3cb0;  1 drivers
v0x1427a90_0 .net "carry2", 0 0, L_0x16b4350;  1 drivers
v0x1425820_0 .net "carry3", 0 0, L_0x16b4a30;  1 drivers
v0x1425910_0 .net "carry4", 0 0, L_0x16b5270;  1 drivers
v0x1425a50_0 .net "carry5", 0 0, L_0x16b58b0;  1 drivers
v0x1425b40_0 .net "carry6", 0 0, L_0x16b5f50;  1 drivers
v0x1451b20_0 .net "cin", 0 0, L_0x7f16a8573060;  alias, 1 drivers
v0x1451bc0_0 .net "cout", 0 0, L_0x16b65e0;  alias, 1 drivers
v0x1451c60_0 .net "in0", 7 0, L_0x16b6ee0;  1 drivers
v0x1451d00_0 .net "in1", 7 0, L_0x16b6f80;  1 drivers
v0x1451de0_0 .net "sum", 7 0, L_0x16b6c10;  1 drivers
L_0x16b37b0 .part L_0x16b6ee0, 0, 1;
L_0x16b38e0 .part L_0x16b6f80, 0, 1;
L_0x16b3e60 .part L_0x16b6ee0, 1, 1;
L_0x16b3f90 .part L_0x16b6f80, 1, 1;
L_0x16b4550 .part L_0x16b6ee0, 2, 1;
L_0x16b4680 .part L_0x16b6f80, 2, 1;
L_0x16b4c30 .part L_0x16b6ee0, 3, 1;
L_0x16b4df0 .part L_0x16b6f80, 3, 1;
L_0x16b5380 .part L_0x16b6ee0, 4, 1;
L_0x16b54b0 .part L_0x16b6f80, 4, 1;
L_0x16b5a10 .part L_0x16b6ee0, 5, 1;
L_0x16b5b40 .part L_0x16b6f80, 5, 1;
L_0x16b6100 .part L_0x16b6ee0, 6, 1;
L_0x16b6230 .part L_0x16b6f80, 6, 1;
L_0x16b6790 .part L_0x16b6ee0, 7, 1;
L_0x16b69d0 .part L_0x16b6f80, 7, 1;
LS_0x16b6c10_0_0 .concat8 [ 1 1 1 1], L_0x16b3740, L_0x16b3df0, L_0x16b44e0, L_0x16b4bc0;
LS_0x16b6c10_0_4 .concat8 [ 1 1 1 1], L_0x16b5310, L_0x16b59a0, L_0x16b6090, L_0x16b6720;
L_0x16b6c10 .concat8 [ 4 4 0 0], LS_0x16b6c10_0_0, LS_0x16b6c10_0_4;
S_0x162a870 .scope module, "fa0" "FullAdder_GL" 8 26, 9 10 0, S_0x1621c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x16b3300 .functor AND 1, L_0x16b37b0, L_0x16b38e0, C4<1>, C4<1>;
L_0x16b33c0 .functor AND 1, L_0x16b38e0, L_0x7f16a8573060, C4<1>, C4<1>;
L_0x16b34b0 .functor AND 1, L_0x16b37b0, L_0x7f16a8573060, C4<1>, C4<1>;
L_0x16b3600 .functor OR 1, L_0x16b3300, L_0x16b33c0, L_0x16b34b0, C4<0>;
L_0x16b3740 .functor XOR 1, L_0x16b37b0, L_0x16b38e0, L_0x7f16a8573060, C4<0>;
v0x1431140_0 .net "cin", 0 0, L_0x7f16a8573060;  alias, 1 drivers
v0x143d110_0 .net "cout", 0 0, L_0x16b3600;  alias, 1 drivers
v0x142d540_0 .net "cout_0", 0 0, L_0x16b3300;  1 drivers
v0x1463820_0 .net "cout_1", 0 0, L_0x16b33c0;  1 drivers
v0x162cd60_0 .net "cout_2", 0 0, L_0x16b34b0;  1 drivers
v0x162ce70_0 .net "in0", 0 0, L_0x16b37b0;  1 drivers
v0x162bcb0_0 .net "in1", 0 0, L_0x16b38e0;  1 drivers
v0x162bd70_0 .net "sum", 0 0, L_0x16b3740;  1 drivers
S_0x1629d40 .scope module, "fa1" "FullAdder_GL" 8 36, 9 10 0, S_0x1621c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x16b3a10 .functor AND 1, L_0x16b3e60, L_0x16b3f90, C4<1>, C4<1>;
L_0x16b3b10 .functor AND 1, L_0x16b3f90, L_0x16b3600, C4<1>, C4<1>;
L_0x16b3c40 .functor AND 1, L_0x16b3e60, L_0x16b3600, C4<1>, C4<1>;
L_0x16b3cb0 .functor OR 1, L_0x16b3a10, L_0x16b3b10, L_0x16b3c40, C4<0>;
L_0x16b3df0 .functor XOR 1, L_0x16b3e60, L_0x16b3f90, L_0x16b3600, C4<0>;
v0x1627470_0 .net "cin", 0 0, L_0x16b3600;  alias, 1 drivers
v0x1627510_0 .net "cout", 0 0, L_0x16b3cb0;  alias, 1 drivers
v0x16263c0_0 .net "cout_0", 0 0, L_0x16b3a10;  1 drivers
v0x1626460_0 .net "cout_1", 0 0, L_0x16b3b10;  1 drivers
v0x1625310_0 .net "cout_2", 0 0, L_0x16b3c40;  1 drivers
v0x16253d0_0 .net "in0", 0 0, L_0x16b3e60;  1 drivers
v0x1624260_0 .net "in1", 0 0, L_0x16b3f90;  1 drivers
v0x1624320_0 .net "sum", 0 0, L_0x16b3df0;  1 drivers
S_0x16231b0 .scope module, "fa2" "FullAdder_GL" 8 46, 9 10 0, S_0x1621c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x16b40f0 .functor AND 1, L_0x16b4550, L_0x16b4680, C4<1>, C4<1>;
L_0x16b4160 .functor AND 1, L_0x16b4680, L_0x16b3cb0, C4<1>, C4<1>;
L_0x16b42e0 .functor AND 1, L_0x16b4550, L_0x16b3cb0, C4<1>, C4<1>;
L_0x16b4350 .functor OR 1, L_0x16b40f0, L_0x16b4160, L_0x16b42e0, C4<0>;
L_0x16b44e0 .functor XOR 1, L_0x16b4550, L_0x16b4680, L_0x16b3cb0, C4<0>;
v0x16084a0_0 .net "cin", 0 0, L_0x16b3cb0;  alias, 1 drivers
v0x160eda0_0 .net "cout", 0 0, L_0x16b4350;  alias, 1 drivers
v0x160ee40_0 .net "cout_0", 0 0, L_0x16b40f0;  1 drivers
v0x160dcf0_0 .net "cout_1", 0 0, L_0x16b4160;  1 drivers
v0x160ddb0_0 .net "cout_2", 0 0, L_0x16b42e0;  1 drivers
v0x160cc40_0 .net "in0", 0 0, L_0x16b4550;  1 drivers
v0x160cd00_0 .net "in1", 0 0, L_0x16b4680;  1 drivers
v0x160bb90_0 .net "sum", 0 0, L_0x16b44e0;  1 drivers
S_0x160aae0 .scope module, "fa3" "FullAdder_GL" 8 56, 9 10 0, S_0x1621c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x16b47f0 .functor AND 1, L_0x16b4c30, L_0x16b4df0, C4<1>, C4<1>;
L_0x16b4890 .functor AND 1, L_0x16b4df0, L_0x16b4350, C4<1>, C4<1>;
L_0x16b49c0 .functor AND 1, L_0x16b4c30, L_0x16b4350, C4<1>, C4<1>;
L_0x16b4a30 .functor OR 1, L_0x16b47f0, L_0x16b4890, L_0x16b49c0, C4<0>;
L_0x16b4bc0 .functor XOR 1, L_0x16b4c30, L_0x16b4df0, L_0x16b4350, C4<0>;
v0x1607370_0 .net "cin", 0 0, L_0x16b4350;  alias, 1 drivers
v0x1607460_0 .net "cout", 0 0, L_0x16b4a30;  alias, 1 drivers
v0x16062c0_0 .net "cout_0", 0 0, L_0x16b47f0;  1 drivers
v0x1606390_0 .net "cout_1", 0 0, L_0x16b4890;  1 drivers
v0x1605210_0 .net "cout_2", 0 0, L_0x16b49c0;  1 drivers
v0x16052d0_0 .net "in0", 0 0, L_0x16b4c30;  1 drivers
v0x1604160_0 .net "in1", 0 0, L_0x16b4df0;  1 drivers
v0x1604220_0 .net "sum", 0 0, L_0x16b4bc0;  1 drivers
S_0x1603150 .scope module, "fa4" "FullAdder_GL" 8 66, 9 10 0, S_0x1621c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x16b5000 .functor AND 1, L_0x16b5380, L_0x16b54b0, C4<1>, C4<1>;
L_0x16b50d0 .functor AND 1, L_0x16b54b0, L_0x16b4a30, C4<1>, C4<1>;
L_0x16b5200 .functor AND 1, L_0x16b5380, L_0x16b4a30, C4<1>, C4<1>;
L_0x16b5270 .functor OR 1, L_0x16b5000, L_0x16b50d0, L_0x16b5200, C4<0>;
L_0x16b5310 .functor XOR 1, L_0x16b5380, L_0x16b54b0, L_0x16b4a30, C4<0>;
v0x16022b0_0 .net "cin", 0 0, L_0x16b4a30;  alias, 1 drivers
v0x15c38a0_0 .net "cout", 0 0, L_0x16b5270;  alias, 1 drivers
v0x15c3960_0 .net "cout_0", 0 0, L_0x16b5000;  1 drivers
v0x1632820_0 .net "cout_1", 0 0, L_0x16b50d0;  1 drivers
v0x16328e0_0 .net "cout_2", 0 0, L_0x16b5200;  1 drivers
v0x16320b0_0 .net "in0", 0 0, L_0x16b5380;  1 drivers
v0x1632150_0 .net "in1", 0 0, L_0x16b54b0;  1 drivers
v0x1632210_0 .net "sum", 0 0, L_0x16b5310;  1 drivers
S_0x1610f40 .scope module, "fa5" "FullAdder_GL" 8 76, 9 10 0, S_0x1621c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x16b5640 .functor AND 1, L_0x16b5a10, L_0x16b5b40, C4<1>, C4<1>;
L_0x16b5710 .functor AND 1, L_0x16b5b40, L_0x16b5270, C4<1>, C4<1>;
L_0x16b5840 .functor AND 1, L_0x16b5a10, L_0x16b5270, C4<1>, C4<1>;
L_0x16b58b0 .functor OR 1, L_0x16b5640, L_0x16b5710, L_0x16b5840, C4<0>;
L_0x16b59a0 .functor XOR 1, L_0x16b5a10, L_0x16b5b40, L_0x16b5270, C4<0>;
v0x160ff20_0 .net "cin", 0 0, L_0x16b5270;  alias, 1 drivers
v0x1632a30_0 .net "cout", 0 0, L_0x16b58b0;  alias, 1 drivers
v0x1632af0_0 .net "cout_0", 0 0, L_0x16b5640;  1 drivers
v0x1632bc0_0 .net "cout_1", 0 0, L_0x16b5710;  1 drivers
v0x1632c80_0 .net "cout_2", 0 0, L_0x16b5840;  1 drivers
v0x14330f0_0 .net "in0", 0 0, L_0x16b5a10;  1 drivers
v0x14331b0_0 .net "in1", 0 0, L_0x16b5b40;  1 drivers
v0x1433270_0 .net "sum", 0 0, L_0x16b59a0;  1 drivers
S_0x13e5e60 .scope module, "fa6" "FullAdder_GL" 8 86, 9 10 0, S_0x1621c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x16b5ce0 .functor AND 1, L_0x16b6100, L_0x16b6230, C4<1>, C4<1>;
L_0x16b5db0 .functor AND 1, L_0x16b6230, L_0x16b58b0, C4<1>, C4<1>;
L_0x16b5ee0 .functor AND 1, L_0x16b6100, L_0x16b58b0, C4<1>, C4<1>;
L_0x16b5f50 .functor OR 1, L_0x16b5ce0, L_0x16b5db0, L_0x16b5ee0, C4<0>;
L_0x16b6090 .functor XOR 1, L_0x16b6100, L_0x16b6230, L_0x16b58b0, C4<0>;
v0x13e60c0_0 .net "cin", 0 0, L_0x16b58b0;  alias, 1 drivers
v0x13e6180_0 .net "cout", 0 0, L_0x16b5f50;  alias, 1 drivers
v0x13e6240_0 .net "cout_0", 0 0, L_0x16b5ce0;  1 drivers
v0x1433420_0 .net "cout_1", 0 0, L_0x16b5db0;  1 drivers
v0x1459860_0 .net "cout_2", 0 0, L_0x16b5ee0;  1 drivers
v0x1459970_0 .net "in0", 0 0, L_0x16b6100;  1 drivers
v0x1459a30_0 .net "in1", 0 0, L_0x16b6230;  1 drivers
v0x1459af0_0 .net "sum", 0 0, L_0x16b6090;  1 drivers
S_0x14463f0 .scope module, "fa7" "FullAdder_GL" 8 96, 9 10 0, S_0x1621c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x16b5c70 .functor AND 1, L_0x16b6790, L_0x16b69d0, C4<1>, C4<1>;
L_0x16b6440 .functor AND 1, L_0x16b69d0, L_0x16b5f50, C4<1>, C4<1>;
L_0x16b6570 .functor AND 1, L_0x16b6790, L_0x16b5f50, C4<1>, C4<1>;
L_0x16b65e0 .functor OR 1, L_0x16b5c70, L_0x16b6440, L_0x16b6570, C4<0>;
L_0x16b6720 .functor XOR 1, L_0x16b6790, L_0x16b69d0, L_0x16b5f50, C4<0>;
v0x1446650_0 .net "cin", 0 0, L_0x16b5f50;  alias, 1 drivers
v0x1446740_0 .net "cout", 0 0, L_0x16b65e0;  alias, 1 drivers
v0x1428fa0_0 .net "cout_0", 0 0, L_0x16b5c70;  1 drivers
v0x1429070_0 .net "cout_1", 0 0, L_0x16b6440;  1 drivers
v0x1429130_0 .net "cout_2", 0 0, L_0x16b6570;  1 drivers
v0x1429240_0 .net "in0", 0 0, L_0x16b6790;  1 drivers
v0x1429300_0 .net "in1", 0 0, L_0x16b69d0;  1 drivers
v0x14276f0_0 .net "sum", 0 0, L_0x16b6720;  1 drivers
S_0x14306d0 .scope module, "adder1" "AdderRippleCarry_8b_GL" 7 35, 8 11 0, S_0x1611670;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x163db00_0 .net "carry0", 0 0, L_0x16b7210;  1 drivers
v0x163dc10_0 .net "carry1", 0 0, L_0x16b7870;  1 drivers
v0x163dd20_0 .net "carry2", 0 0, L_0x16b7f10;  1 drivers
v0x163de10_0 .net "carry3", 0 0, L_0x16b85f0;  1 drivers
v0x163df00_0 .net "carry4", 0 0, L_0x16b8de0;  1 drivers
v0x163e040_0 .net "carry5", 0 0, L_0x16b93f0;  1 drivers
v0x163e130_0 .net "carry6", 0 0, L_0x16b9a90;  1 drivers
v0x163e220_0 .net "cin", 0 0, L_0x16b65e0;  alias, 1 drivers
v0x163e2c0_0 .net "cout", 0 0, L_0x16ba120;  alias, 1 drivers
v0x163e3f0_0 .net "in0", 7 0, L_0x16baa60;  1 drivers
v0x163e490_0 .net "in1", 7 0, L_0x16bab00;  1 drivers
v0x163e570_0 .net "sum", 7 0, L_0x16ba790;  1 drivers
L_0x16b74f0 .part L_0x16baa60, 0, 1;
L_0x16b7590 .part L_0x16bab00, 0, 1;
L_0x16b7a20 .part L_0x16baa60, 1, 1;
L_0x16b7b50 .part L_0x16bab00, 1, 1;
L_0x16b8110 .part L_0x16baa60, 2, 1;
L_0x16b8240 .part L_0x16bab00, 2, 1;
L_0x16b87a0 .part L_0x16baa60, 3, 1;
L_0x16b8960 .part L_0x16bab00, 3, 1;
L_0x16b8ef0 .part L_0x16baa60, 4, 1;
L_0x16b9020 .part L_0x16bab00, 4, 1;
L_0x16b9550 .part L_0x16baa60, 5, 1;
L_0x16b9680 .part L_0x16bab00, 5, 1;
L_0x16b9c40 .part L_0x16baa60, 6, 1;
L_0x16b9d70 .part L_0x16bab00, 6, 1;
L_0x16ba310 .part L_0x16baa60, 7, 1;
L_0x16ba550 .part L_0x16bab00, 7, 1;
LS_0x16ba790_0_0 .concat8 [ 1 1 1 1], L_0x16b7370, L_0x16b79b0, L_0x16b80a0, L_0x16b8730;
LS_0x16ba790_0_4 .concat8 [ 1 1 1 1], L_0x16b8e80, L_0x16b94e0, L_0x16b9bd0, L_0x16ba2a0;
L_0x16ba790 .concat8 [ 4 4 0 0], LS_0x16ba790_0_0, LS_0x16ba790_0_4;
S_0x14308e0 .scope module, "fa0" "FullAdder_GL" 8 26, 9 10 0, S_0x14306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x16b7020 .functor AND 1, L_0x16b74f0, L_0x16b7590, C4<1>, C4<1>;
L_0x16b7090 .functor AND 1, L_0x16b7590, L_0x16b65e0, C4<1>, C4<1>;
L_0x16b7150 .functor AND 1, L_0x16b74f0, L_0x16b65e0, C4<1>, C4<1>;
L_0x16b7210 .functor OR 1, L_0x16b7020, L_0x16b7090, L_0x16b7150, C4<0>;
L_0x16b7370 .functor XOR 1, L_0x16b74f0, L_0x16b7590, L_0x16b65e0, C4<0>;
v0x14439e0_0 .net "cin", 0 0, L_0x16b65e0;  alias, 1 drivers
v0x1443af0_0 .net "cout", 0 0, L_0x16b7210;  alias, 1 drivers
v0x1443bd0_0 .net "cout_0", 0 0, L_0x16b7020;  1 drivers
v0x1443c70_0 .net "cout_1", 0 0, L_0x16b7090;  1 drivers
v0x1443d30_0 .net "cout_2", 0 0, L_0x16b7150;  1 drivers
v0x143c740_0 .net "in0", 0 0, L_0x16b74f0;  1 drivers
v0x143c7e0_0 .net "in1", 0 0, L_0x16b7590;  1 drivers
v0x143c8a0_0 .net "sum", 0 0, L_0x16b7370;  1 drivers
S_0x143ca20 .scope module, "fa1" "FullAdder_GL" 8 36, 9 10 0, S_0x14306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x16b7630 .functor AND 1, L_0x16b7a20, L_0x16b7b50, C4<1>, C4<1>;
L_0x16b76d0 .functor AND 1, L_0x16b7b50, L_0x16b7210, C4<1>, C4<1>;
L_0x16b7800 .functor AND 1, L_0x16b7a20, L_0x16b7210, C4<1>, C4<1>;
L_0x16b7870 .functor OR 1, L_0x16b7630, L_0x16b76d0, L_0x16b7800, C4<0>;
L_0x16b79b0 .functor XOR 1, L_0x16b7a20, L_0x16b7b50, L_0x16b7210, C4<0>;
v0x143e8e0_0 .net "cin", 0 0, L_0x16b7210;  alias, 1 drivers
v0x143e980_0 .net "cout", 0 0, L_0x16b7870;  alias, 1 drivers
v0x143ea40_0 .net "cout_0", 0 0, L_0x16b7630;  1 drivers
v0x143eae0_0 .net "cout_1", 0 0, L_0x16b76d0;  1 drivers
v0x143eba0_0 .net "cout_2", 0 0, L_0x16b7800;  1 drivers
v0x143ecb0_0 .net "in0", 0 0, L_0x16b7a20;  1 drivers
v0x142ade0_0 .net "in1", 0 0, L_0x16b7b50;  1 drivers
v0x142ae80_0 .net "sum", 0 0, L_0x16b79b0;  1 drivers
S_0x142b000 .scope module, "fa2" "FullAdder_GL" 8 46, 9 10 0, S_0x14306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x16b7cb0 .functor AND 1, L_0x16b8110, L_0x16b8240, C4<1>, C4<1>;
L_0x16b7d20 .functor AND 1, L_0x16b8240, L_0x16b7870, C4<1>, C4<1>;
L_0x16b7ea0 .functor AND 1, L_0x16b8110, L_0x16b7870, C4<1>, C4<1>;
L_0x16b7f10 .functor OR 1, L_0x16b7cb0, L_0x16b7d20, L_0x16b7ea0, C4<0>;
L_0x16b80a0 .functor XOR 1, L_0x16b8110, L_0x16b8240, L_0x16b7870, C4<0>;
v0x145fb40_0 .net "cin", 0 0, L_0x16b7870;  alias, 1 drivers
v0x145fbe0_0 .net "cout", 0 0, L_0x16b7f10;  alias, 1 drivers
v0x145fca0_0 .net "cout_0", 0 0, L_0x16b7cb0;  1 drivers
v0x145fd40_0 .net "cout_1", 0 0, L_0x16b7d20;  1 drivers
v0x145fe00_0 .net "cout_2", 0 0, L_0x16b7ea0;  1 drivers
v0x145ff10_0 .net "in0", 0 0, L_0x16b8110;  1 drivers
v0x1448c10_0 .net "in1", 0 0, L_0x16b8240;  1 drivers
v0x1448cd0_0 .net "sum", 0 0, L_0x16b80a0;  1 drivers
S_0x1448e50 .scope module, "fa3" "FullAdder_GL" 8 56, 9 10 0, S_0x14306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x16b83b0 .functor AND 1, L_0x16b87a0, L_0x16b8960, C4<1>, C4<1>;
L_0x16b8450 .functor AND 1, L_0x16b8960, L_0x16b7f10, C4<1>, C4<1>;
L_0x16b8580 .functor AND 1, L_0x16b87a0, L_0x16b7f10, C4<1>, C4<1>;
L_0x16b85f0 .functor OR 1, L_0x16b83b0, L_0x16b8450, L_0x16b8580, C4<0>;
L_0x16b8730 .functor XOR 1, L_0x16b87a0, L_0x16b8960, L_0x16b7f10, C4<0>;
v0x14192b0_0 .net "cin", 0 0, L_0x16b7f10;  alias, 1 drivers
v0x1419370_0 .net "cout", 0 0, L_0x16b85f0;  alias, 1 drivers
v0x1419430_0 .net "cout_0", 0 0, L_0x16b83b0;  1 drivers
v0x1419500_0 .net "cout_1", 0 0, L_0x16b8450;  1 drivers
v0x14195c0_0 .net "cout_2", 0 0, L_0x16b8580;  1 drivers
v0x1463b00_0 .net "in0", 0 0, L_0x16b87a0;  1 drivers
v0x1463bc0_0 .net "in1", 0 0, L_0x16b8960;  1 drivers
v0x1463c80_0 .net "sum", 0 0, L_0x16b8730;  1 drivers
S_0x1439680 .scope module, "fa4" "FullAdder_GL" 8 66, 9 10 0, S_0x14306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x16b8b70 .functor AND 1, L_0x16b8ef0, L_0x16b9020, C4<1>, C4<1>;
L_0x16b8c40 .functor AND 1, L_0x16b9020, L_0x16b85f0, C4<1>, C4<1>;
L_0x16b8d70 .functor AND 1, L_0x16b8ef0, L_0x16b85f0, C4<1>, C4<1>;
L_0x16b8de0 .functor OR 1, L_0x16b8b70, L_0x16b8c40, L_0x16b8d70, C4<0>;
L_0x16b8e80 .functor XOR 1, L_0x16b8ef0, L_0x16b9020, L_0x16b85f0, C4<0>;
v0x1439930_0 .net "cin", 0 0, L_0x16b85f0;  alias, 1 drivers
v0x14399f0_0 .net "cout", 0 0, L_0x16b8de0;  alias, 1 drivers
v0x1463e00_0 .net "cout_0", 0 0, L_0x16b8b70;  1 drivers
v0x1463ed0_0 .net "cout_1", 0 0, L_0x16b8c40;  1 drivers
v0x163bab0_0 .net "cout_2", 0 0, L_0x16b8d70;  1 drivers
v0x163bb50_0 .net "in0", 0 0, L_0x16b8ef0;  1 drivers
v0x163bbf0_0 .net "in1", 0 0, L_0x16b9020;  1 drivers
v0x163bc90_0 .net "sum", 0 0, L_0x16b8e80;  1 drivers
S_0x163bdf0 .scope module, "fa5" "FullAdder_GL" 8 76, 9 10 0, S_0x14306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x16b91b0 .functor AND 1, L_0x16b9550, L_0x16b9680, C4<1>, C4<1>;
L_0x16b9250 .functor AND 1, L_0x16b9680, L_0x16b8de0, C4<1>, C4<1>;
L_0x16b9380 .functor AND 1, L_0x16b9550, L_0x16b8de0, C4<1>, C4<1>;
L_0x16b93f0 .functor OR 1, L_0x16b91b0, L_0x16b9250, L_0x16b9380, C4<0>;
L_0x16b94e0 .functor XOR 1, L_0x16b9550, L_0x16b9680, L_0x16b8de0, C4<0>;
v0x163c050_0 .net "cin", 0 0, L_0x16b8de0;  alias, 1 drivers
v0x163c140_0 .net "cout", 0 0, L_0x16b93f0;  alias, 1 drivers
v0x163c200_0 .net "cout_0", 0 0, L_0x16b91b0;  1 drivers
v0x163c2d0_0 .net "cout_1", 0 0, L_0x16b9250;  1 drivers
v0x163c390_0 .net "cout_2", 0 0, L_0x16b9380;  1 drivers
v0x163c4a0_0 .net "in0", 0 0, L_0x16b9550;  1 drivers
v0x163c560_0 .net "in1", 0 0, L_0x16b9680;  1 drivers
v0x163c620_0 .net "sum", 0 0, L_0x16b94e0;  1 drivers
S_0x163c7a0 .scope module, "fa6" "FullAdder_GL" 8 86, 9 10 0, S_0x14306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x16b9820 .functor AND 1, L_0x16b9c40, L_0x16b9d70, C4<1>, C4<1>;
L_0x16b98f0 .functor AND 1, L_0x16b9d70, L_0x16b93f0, C4<1>, C4<1>;
L_0x16b9a20 .functor AND 1, L_0x16b9c40, L_0x16b93f0, C4<1>, C4<1>;
L_0x16b9a90 .functor OR 1, L_0x16b9820, L_0x16b98f0, L_0x16b9a20, C4<0>;
L_0x16b9bd0 .functor XOR 1, L_0x16b9c40, L_0x16b9d70, L_0x16b93f0, C4<0>;
v0x163ca00_0 .net "cin", 0 0, L_0x16b93f0;  alias, 1 drivers
v0x163caf0_0 .net "cout", 0 0, L_0x16b9a90;  alias, 1 drivers
v0x163cbb0_0 .net "cout_0", 0 0, L_0x16b9820;  1 drivers
v0x163cc80_0 .net "cout_1", 0 0, L_0x16b98f0;  1 drivers
v0x163cd40_0 .net "cout_2", 0 0, L_0x16b9a20;  1 drivers
v0x163ce50_0 .net "in0", 0 0, L_0x16b9c40;  1 drivers
v0x163cf10_0 .net "in1", 0 0, L_0x16b9d70;  1 drivers
v0x163cfd0_0 .net "sum", 0 0, L_0x16b9bd0;  1 drivers
S_0x163d150 .scope module, "fa7" "FullAdder_GL" 8 96, 9 10 0, S_0x14306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x16b97b0 .functor AND 1, L_0x16ba310, L_0x16ba550, C4<1>, C4<1>;
L_0x16b9f80 .functor AND 1, L_0x16ba550, L_0x16b9a90, C4<1>, C4<1>;
L_0x16ba0b0 .functor AND 1, L_0x16ba310, L_0x16b9a90, C4<1>, C4<1>;
L_0x16ba120 .functor OR 1, L_0x16b97b0, L_0x16b9f80, L_0x16ba0b0, C4<0>;
L_0x16ba2a0 .functor XOR 1, L_0x16ba310, L_0x16ba550, L_0x16b9a90, C4<0>;
v0x163d3b0_0 .net "cin", 0 0, L_0x16b9a90;  alias, 1 drivers
v0x163d4a0_0 .net "cout", 0 0, L_0x16ba120;  alias, 1 drivers
v0x163d560_0 .net "cout_0", 0 0, L_0x16b97b0;  1 drivers
v0x163d630_0 .net "cout_1", 0 0, L_0x16b9f80;  1 drivers
v0x163d6f0_0 .net "cout_2", 0 0, L_0x16ba0b0;  1 drivers
v0x163d800_0 .net "in0", 0 0, L_0x16ba310;  1 drivers
v0x163d8c0_0 .net "in1", 0 0, L_0x16ba550;  1 drivers
v0x163d980_0 .net "sum", 0 0, L_0x16ba2a0;  1 drivers
S_0x163ed50 .scope module, "comp" "EqComparator_16b_GL" 6 112, 10 10 0, S_0x1608b90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /OUTPUT 1 "eq";
L_0x16dfff0 .functor XNOR 1, L_0x16e0060, L_0x16e0260, C4<0>, C4<0>;
L_0x16e0350 .functor XNOR 1, L_0x16e03c0, L_0x16e0460, C4<0>, C4<0>;
L_0x16e0550 .functor XNOR 1, L_0x16e05c0, L_0x16e06b0, C4<0>, C4<0>;
L_0x16e07a0 .functor XNOR 1, L_0x16e0810, L_0x16e0900, C4<0>, C4<0>;
L_0x16e0a40 .functor XNOR 1, L_0x16e0ab0, L_0x16e0ba0, C4<0>, C4<0>;
L_0x16e0e00 .functor XNOR 1, L_0x16e0e70, L_0x16e0f10, C4<0>, C4<0>;
L_0x16e1070 .functor XNOR 1, L_0x16e10e0, L_0x16e11d0, C4<0>, C4<0>;
L_0x16e1000 .functor XNOR 1, L_0x16e1390, L_0x16e1480, C4<0>, C4<0>;
L_0x16e1600 .functor XNOR 1, L_0x16e1670, L_0x16e1760, C4<0>, C4<0>;
L_0x16e18f0 .functor XNOR 1, L_0x16e1960, L_0x16e1a00, C4<0>, C4<0>;
L_0x16e1ba0 .functor XNOR 1, L_0x16e1850, L_0x16e1c90, C4<0>, C4<0>;
L_0x16e1e40 .functor XNOR 1, L_0x16e1f50, L_0x16e2040, C4<0>, C4<0>;
L_0x16e2200 .functor XNOR 1, L_0x16e22a0, L_0x16e2390, C4<0>, C4<0>;
L_0x16e2770 .functor XNOR 1, L_0x16e2890, L_0x16e2980, C4<0>, C4<0>;
L_0x16e1ee0 .functor XNOR 1, L_0x16e2b90, L_0x16e2c80, C4<0>, C4<0>;
L_0x16e2e70 .functor XNOR 1, L_0x16e2fa0, L_0x16e3090, C4<0>, C4<0>;
L_0x16e3290/0/0 .functor AND 1, L_0x16dfff0, L_0x16e0350, L_0x16e0550, L_0x16e07a0;
L_0x16e3290/0/4 .functor AND 1, L_0x16e0a40, L_0x16e0e00, L_0x16e1070, L_0x16e1000;
L_0x16e3290/0/8 .functor AND 1, L_0x16e1600, L_0x16e18f0, L_0x16e1ba0, L_0x16e1e40;
L_0x16e3290/0/12 .functor AND 1, L_0x16e2200, L_0x16e2770, L_0x16e1ee0, L_0x16e2e70;
L_0x16e3290 .functor AND 1, L_0x16e3290/0/0, L_0x16e3290/0/4, L_0x16e3290/0/8, L_0x16e3290/0/12;
v0x163efa0_0 .net *"_ivl_11", 0 0, L_0x16e0460;  1 drivers
v0x163f040_0 .net *"_ivl_15", 0 0, L_0x16e05c0;  1 drivers
v0x163f120_0 .net *"_ivl_17", 0 0, L_0x16e06b0;  1 drivers
v0x163f1e0_0 .net *"_ivl_21", 0 0, L_0x16e0810;  1 drivers
v0x163f2c0_0 .net *"_ivl_23", 0 0, L_0x16e0900;  1 drivers
v0x163f3f0_0 .net *"_ivl_27", 0 0, L_0x16e0ab0;  1 drivers
v0x163f4d0_0 .net *"_ivl_29", 0 0, L_0x16e0ba0;  1 drivers
v0x163f5b0_0 .net *"_ivl_3", 0 0, L_0x16e0060;  1 drivers
v0x163f690_0 .net *"_ivl_33", 0 0, L_0x16e0e70;  1 drivers
v0x163f770_0 .net *"_ivl_35", 0 0, L_0x16e0f10;  1 drivers
v0x163f850_0 .net *"_ivl_39", 0 0, L_0x16e10e0;  1 drivers
v0x163f930_0 .net *"_ivl_41", 0 0, L_0x16e11d0;  1 drivers
v0x163fa10_0 .net *"_ivl_45", 0 0, L_0x16e1390;  1 drivers
v0x163faf0_0 .net *"_ivl_47", 0 0, L_0x16e1480;  1 drivers
v0x163fbd0_0 .net *"_ivl_5", 0 0, L_0x16e0260;  1 drivers
v0x163fcb0_0 .net *"_ivl_51", 0 0, L_0x16e1670;  1 drivers
v0x163fd90_0 .net *"_ivl_53", 0 0, L_0x16e1760;  1 drivers
v0x163fe70_0 .net *"_ivl_57", 0 0, L_0x16e1960;  1 drivers
v0x163ff50_0 .net *"_ivl_59", 0 0, L_0x16e1a00;  1 drivers
v0x1640030_0 .net *"_ivl_63", 0 0, L_0x16e1850;  1 drivers
v0x1640110_0 .net *"_ivl_65", 0 0, L_0x16e1c90;  1 drivers
v0x16401f0_0 .net *"_ivl_69", 0 0, L_0x16e1f50;  1 drivers
v0x16402d0_0 .net *"_ivl_71", 0 0, L_0x16e2040;  1 drivers
v0x16403b0_0 .net *"_ivl_75", 0 0, L_0x16e22a0;  1 drivers
v0x1640490_0 .net *"_ivl_77", 0 0, L_0x16e2390;  1 drivers
v0x1640570_0 .net *"_ivl_81", 0 0, L_0x16e2890;  1 drivers
v0x1640650_0 .net *"_ivl_83", 0 0, L_0x16e2980;  1 drivers
v0x1640730_0 .net *"_ivl_87", 0 0, L_0x16e2b90;  1 drivers
v0x1640810_0 .net *"_ivl_89", 0 0, L_0x16e2c80;  1 drivers
v0x16408f0_0 .net *"_ivl_9", 0 0, L_0x16e03c0;  1 drivers
v0x16409d0_0 .net *"_ivl_93", 0 0, L_0x16e2fa0;  1 drivers
v0x1640ab0_0 .net *"_ivl_95", 0 0, L_0x16e3090;  1 drivers
v0x1640b90_0 .net "eq", 0 0, L_0x16e3290;  alias, 1 drivers
v0x1640e80_0 .net "in0", 15 0, L_0x16ca280;  alias, 1 drivers
v0x1640f40_0 .net "in1", 15 0, L_0x16d9f10;  alias, 1 drivers
v0x1641000 .array "out", 0 15;
v0x1641000_0 .net v0x1641000 0, 0 0, L_0x16dfff0; 1 drivers
v0x1641000_1 .net v0x1641000 1, 0 0, L_0x16e0350; 1 drivers
v0x1641000_2 .net v0x1641000 2, 0 0, L_0x16e0550; 1 drivers
v0x1641000_3 .net v0x1641000 3, 0 0, L_0x16e07a0; 1 drivers
v0x1641000_4 .net v0x1641000 4, 0 0, L_0x16e0a40; 1 drivers
v0x1641000_5 .net v0x1641000 5, 0 0, L_0x16e0e00; 1 drivers
v0x1641000_6 .net v0x1641000 6, 0 0, L_0x16e1070; 1 drivers
v0x1641000_7 .net v0x1641000 7, 0 0, L_0x16e1000; 1 drivers
v0x1641000_8 .net v0x1641000 8, 0 0, L_0x16e1600; 1 drivers
v0x1641000_9 .net v0x1641000 9, 0 0, L_0x16e18f0; 1 drivers
v0x1641000_10 .net v0x1641000 10, 0 0, L_0x16e1ba0; 1 drivers
v0x1641000_11 .net v0x1641000 11, 0 0, L_0x16e1e40; 1 drivers
v0x1641000_12 .net v0x1641000 12, 0 0, L_0x16e2200; 1 drivers
v0x1641000_13 .net v0x1641000 13, 0 0, L_0x16e2770; 1 drivers
v0x1641000_14 .net v0x1641000 14, 0 0, L_0x16e1ee0; 1 drivers
v0x1641000_15 .net v0x1641000 15, 0 0, L_0x16e2e70; 1 drivers
L_0x16e0060 .part L_0x16ca280, 0, 1;
L_0x16e0260 .part L_0x16d9f10, 0, 1;
L_0x16e03c0 .part L_0x16ca280, 1, 1;
L_0x16e0460 .part L_0x16d9f10, 1, 1;
L_0x16e05c0 .part L_0x16ca280, 2, 1;
L_0x16e06b0 .part L_0x16d9f10, 2, 1;
L_0x16e0810 .part L_0x16ca280, 3, 1;
L_0x16e0900 .part L_0x16d9f10, 3, 1;
L_0x16e0ab0 .part L_0x16ca280, 4, 1;
L_0x16e0ba0 .part L_0x16d9f10, 4, 1;
L_0x16e0e70 .part L_0x16ca280, 5, 1;
L_0x16e0f10 .part L_0x16d9f10, 5, 1;
L_0x16e10e0 .part L_0x16ca280, 6, 1;
L_0x16e11d0 .part L_0x16d9f10, 6, 1;
L_0x16e1390 .part L_0x16ca280, 7, 1;
L_0x16e1480 .part L_0x16d9f10, 7, 1;
L_0x16e1670 .part L_0x16ca280, 8, 1;
L_0x16e1760 .part L_0x16d9f10, 8, 1;
L_0x16e1960 .part L_0x16ca280, 9, 1;
L_0x16e1a00 .part L_0x16d9f10, 9, 1;
L_0x16e1850 .part L_0x16ca280, 10, 1;
L_0x16e1c90 .part L_0x16d9f10, 10, 1;
L_0x16e1f50 .part L_0x16ca280, 11, 1;
L_0x16e2040 .part L_0x16d9f10, 11, 1;
L_0x16e22a0 .part L_0x16ca280, 12, 1;
L_0x16e2390 .part L_0x16d9f10, 12, 1;
L_0x16e2890 .part L_0x16ca280, 13, 1;
L_0x16e2980 .part L_0x16d9f10, 13, 1;
L_0x16e2b90 .part L_0x16ca280, 14, 1;
L_0x16e2c80 .part L_0x16d9f10, 14, 1;
L_0x16e2fa0 .part L_0x16ca280, 15, 1;
L_0x16e3090 .part L_0x16d9f10, 15, 1;
S_0x1641320 .scope module, "mux_next" "Mux2_16b_GL" 6 102, 11 11 0, S_0x1608b90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 16 "out";
v0x164ad50_0 .net "in0", 15 0, L_0x16baba0;  alias, 1 drivers
v0x164ae30_0 .net "in1", 15 0, L_0x7f16a8573138;  alias, 1 drivers
v0x164aef0_0 .net "out", 15 0, L_0x16dfeb0;  alias, 1 drivers
v0x164b000_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
L_0x16dcea0 .part L_0x16baba0, 0, 8;
L_0x16dcf40 .part L_0x7f16a8573138, 0, 8;
L_0x16dfd70 .part L_0x16baba0, 8, 8;
L_0x16dfe10 .part L_0x7f16a8573138, 8, 8;
L_0x16dfeb0 .concat8 [ 8 8 0 0], L_0x16dcb30, L_0x16dfa00;
S_0x16414b0 .scope module, "mux0" "Mux2_8b_GL" 11 20, 12 11 0, S_0x1641320;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x1645bd0_0 .net "in0", 7 0, L_0x16dcea0;  1 drivers
v0x1645cd0_0 .net "in1", 7 0, L_0x16dcf40;  1 drivers
v0x1645db0_0 .net "out", 7 0, L_0x16dcb30;  1 drivers
v0x1645e90_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
L_0x16da340 .part L_0x16dcea0, 0, 1;
L_0x16da430 .part L_0x16dcf40, 0, 1;
L_0x16da830 .part L_0x16dcea0, 1, 1;
L_0x16da970 .part L_0x16dcf40, 1, 1;
L_0x16dadc0 .part L_0x16dcea0, 2, 1;
L_0x16daeb0 .part L_0x16dcf40, 2, 1;
L_0x16db2c0 .part L_0x16dcea0, 3, 1;
L_0x16db440 .part L_0x16dcf40, 3, 1;
L_0x16db850 .part L_0x16dcea0, 4, 1;
L_0x16db940 .part L_0x16dcf40, 4, 1;
L_0x16dbd50 .part L_0x16dcea0, 5, 1;
L_0x16dbe40 .part L_0x16dcf40, 5, 1;
L_0x16dc2b0 .part L_0x16dcea0, 6, 1;
L_0x16dc3a0 .part L_0x16dcf40, 6, 1;
L_0x16dc7b0 .part L_0x16dcea0, 7, 1;
L_0x16dc8a0 .part L_0x16dcf40, 7, 1;
LS_0x16dcb30_0_0 .concat8 [ 1 1 1 1], L_0x16da200, L_0x16da6c0, L_0x16dac80, L_0x16db180;
LS_0x16dcb30_0_4 .concat8 [ 1 1 1 1], L_0x16db710, L_0x16dbbe0, L_0x16dc140, L_0x16dc640;
L_0x16dcb30 .concat8 [ 4 4 0 0], LS_0x16dcb30_0_0, LS_0x16dcb30_0_4;
S_0x1641690 .scope module, "mux0" "Mux2_1b_GL" 12 19, 13 10 0, S_0x16414b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16da040 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16da0b0 .functor AND 1, L_0x16da040, L_0x16da340, C4<1>, C4<1>;
L_0x16da190 .functor AND 1, L_0x16fb210, L_0x16da430, C4<1>, C4<1>;
L_0x16da200 .functor OR 1, L_0x16da0b0, L_0x16da190, C4<0>, C4<0>;
v0x16418e0_0 .net "in0", 0 0, L_0x16da340;  1 drivers
v0x16419c0_0 .net "in1", 0 0, L_0x16da430;  1 drivers
v0x1641a80_0 .net "minterm1", 0 0, L_0x16da0b0;  1 drivers
v0x1641b20_0 .net "minterm2", 0 0, L_0x16da190;  1 drivers
v0x1641be0_0 .net "n_sel", 0 0, L_0x16da040;  1 drivers
v0x1641cf0_0 .net "out", 0 0, L_0x16da200;  1 drivers
v0x1641e60_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x1641fa0 .scope module, "mux1" "Mux2_1b_GL" 12 27, 13 10 0, S_0x16414b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16da520 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16da590 .functor AND 1, L_0x16da520, L_0x16da830, C4<1>, C4<1>;
L_0x16da650 .functor AND 1, L_0x16fb210, L_0x16da970, C4<1>, C4<1>;
L_0x16da6c0 .functor OR 1, L_0x16da590, L_0x16da650, C4<0>, C4<0>;
v0x1642210_0 .net "in0", 0 0, L_0x16da830;  1 drivers
v0x16422d0_0 .net "in1", 0 0, L_0x16da970;  1 drivers
v0x1642390_0 .net "minterm1", 0 0, L_0x16da590;  1 drivers
v0x1642430_0 .net "minterm2", 0 0, L_0x16da650;  1 drivers
v0x16424f0_0 .net "n_sel", 0 0, L_0x16da520;  1 drivers
v0x1642600_0 .net "out", 0 0, L_0x16da6c0;  1 drivers
v0x16426e0_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x16427e0 .scope module, "mux2" "Mux2_1b_GL" 12 35, 13 10 0, S_0x16414b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16daae0 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16dab50 .functor AND 1, L_0x16daae0, L_0x16dadc0, C4<1>, C4<1>;
L_0x16dac10 .functor AND 1, L_0x16fb210, L_0x16daeb0, C4<1>, C4<1>;
L_0x16dac80 .functor OR 1, L_0x16dab50, L_0x16dac10, C4<0>, C4<0>;
v0x1642a60_0 .net "in0", 0 0, L_0x16dadc0;  1 drivers
v0x1642b20_0 .net "in1", 0 0, L_0x16daeb0;  1 drivers
v0x1642be0_0 .net "minterm1", 0 0, L_0x16dab50;  1 drivers
v0x1642cb0_0 .net "minterm2", 0 0, L_0x16dac10;  1 drivers
v0x1642d70_0 .net "n_sel", 0 0, L_0x16daae0;  1 drivers
v0x1642e80_0 .net "out", 0 0, L_0x16dac80;  1 drivers
v0x1642f60_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x16430d0 .scope module, "mux3" "Mux2_1b_GL" 12 43, 13 10 0, S_0x16414b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16dafe0 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16db050 .functor AND 1, L_0x16dafe0, L_0x16db2c0, C4<1>, C4<1>;
L_0x16db110 .functor AND 1, L_0x16fb210, L_0x16db440, C4<1>, C4<1>;
L_0x16db180 .functor OR 1, L_0x16db050, L_0x16db110, C4<0>, C4<0>;
v0x1643320_0 .net "in0", 0 0, L_0x16db2c0;  1 drivers
v0x1643400_0 .net "in1", 0 0, L_0x16db440;  1 drivers
v0x16434c0_0 .net "minterm1", 0 0, L_0x16db050;  1 drivers
v0x1643560_0 .net "minterm2", 0 0, L_0x16db110;  1 drivers
v0x1643620_0 .net "n_sel", 0 0, L_0x16dafe0;  1 drivers
v0x1643730_0 .net "out", 0 0, L_0x16db180;  1 drivers
v0x1643810_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x1643930 .scope module, "mux4" "Mux2_1b_GL" 12 51, 13 10 0, S_0x16414b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16db5c0 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16db630 .functor AND 1, L_0x16db5c0, L_0x16db850, C4<1>, C4<1>;
L_0x16db6a0 .functor AND 1, L_0x16fb210, L_0x16db940, C4<1>, C4<1>;
L_0x16db710 .functor OR 1, L_0x16db630, L_0x16db6a0, C4<0>, C4<0>;
v0x1643bd0_0 .net "in0", 0 0, L_0x16db850;  1 drivers
v0x1643cb0_0 .net "in1", 0 0, L_0x16db940;  1 drivers
v0x1643d70_0 .net "minterm1", 0 0, L_0x16db630;  1 drivers
v0x1643e10_0 .net "minterm2", 0 0, L_0x16db6a0;  1 drivers
v0x1643ed0_0 .net "n_sel", 0 0, L_0x16db5c0;  1 drivers
v0x1643fe0_0 .net "out", 0 0, L_0x16db710;  1 drivers
v0x16440c0_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x16441e0 .scope module, "mux5" "Mux2_1b_GL" 12 59, 13 10 0, S_0x16414b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16dba90 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16dbb00 .functor AND 1, L_0x16dba90, L_0x16dbd50, C4<1>, C4<1>;
L_0x16dbb70 .functor AND 1, L_0x16fb210, L_0x16dbe40, C4<1>, C4<1>;
L_0x16dbbe0 .functor OR 1, L_0x16dbb00, L_0x16dbb70, C4<0>, C4<0>;
v0x16443e0_0 .net "in0", 0 0, L_0x16dbd50;  1 drivers
v0x16444c0_0 .net "in1", 0 0, L_0x16dbe40;  1 drivers
v0x1644580_0 .net "minterm1", 0 0, L_0x16dbb00;  1 drivers
v0x1644650_0 .net "minterm2", 0 0, L_0x16dbb70;  1 drivers
v0x1644710_0 .net "n_sel", 0 0, L_0x16dba90;  1 drivers
v0x1644820_0 .net "out", 0 0, L_0x16dbbe0;  1 drivers
v0x1644990_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x1644ab0 .scope module, "mux6" "Mux2_1b_GL" 12 67, 13 10 0, S_0x16414b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16dbfa0 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16dc010 .functor AND 1, L_0x16dbfa0, L_0x16dc2b0, C4<1>, C4<1>;
L_0x16dc0d0 .functor AND 1, L_0x16fb210, L_0x16dc3a0, C4<1>, C4<1>;
L_0x16dc140 .functor OR 1, L_0x16dc010, L_0x16dc0d0, C4<0>, C4<0>;
v0x1644d00_0 .net "in0", 0 0, L_0x16dc2b0;  1 drivers
v0x1644de0_0 .net "in1", 0 0, L_0x16dc3a0;  1 drivers
v0x1644ea0_0 .net "minterm1", 0 0, L_0x16dc010;  1 drivers
v0x1644f70_0 .net "minterm2", 0 0, L_0x16dc0d0;  1 drivers
v0x1645030_0 .net "n_sel", 0 0, L_0x16dbfa0;  1 drivers
v0x1645140_0 .net "out", 0 0, L_0x16dc140;  1 drivers
v0x1645220_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x1645340 .scope module, "mux7" "Mux2_1b_GL" 12 75, 13 10 0, S_0x16414b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16dbf30 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16dc510 .functor AND 1, L_0x16dbf30, L_0x16dc7b0, C4<1>, C4<1>;
L_0x16dc5d0 .functor AND 1, L_0x16fb210, L_0x16dc8a0, C4<1>, C4<1>;
L_0x16dc640 .functor OR 1, L_0x16dc510, L_0x16dc5d0, C4<0>, C4<0>;
v0x1645590_0 .net "in0", 0 0, L_0x16dc7b0;  1 drivers
v0x1645670_0 .net "in1", 0 0, L_0x16dc8a0;  1 drivers
v0x1645730_0 .net "minterm1", 0 0, L_0x16dc510;  1 drivers
v0x1645800_0 .net "minterm2", 0 0, L_0x16dc5d0;  1 drivers
v0x16458c0_0 .net "n_sel", 0 0, L_0x16dbf30;  1 drivers
v0x16459d0_0 .net "out", 0 0, L_0x16dc640;  1 drivers
v0x1645ab0_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x1645fe0 .scope module, "mux1" "Mux2_8b_GL" 11 28, 12 11 0, S_0x1641320;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x164a940_0 .net "in0", 7 0, L_0x16dfd70;  1 drivers
v0x164aa40_0 .net "in1", 7 0, L_0x16dfe10;  1 drivers
v0x164ab20_0 .net "out", 7 0, L_0x16dfa00;  1 drivers
v0x164ac00_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
L_0x16dd290 .part L_0x16dfd70, 0, 1;
L_0x16dd380 .part L_0x16dfe10, 0, 1;
L_0x16dd720 .part L_0x16dfd70, 1, 1;
L_0x16dd860 .part L_0x16dfe10, 1, 1;
L_0x16ddc80 .part L_0x16dfd70, 2, 1;
L_0x16ddd70 .part L_0x16dfe10, 2, 1;
L_0x16de140 .part L_0x16dfd70, 3, 1;
L_0x16de230 .part L_0x16dfe10, 3, 1;
L_0x16de640 .part L_0x16dfd70, 4, 1;
L_0x16de730 .part L_0x16dfe10, 4, 1;
L_0x16deb10 .part L_0x16dfd70, 5, 1;
L_0x16dec00 .part L_0x16dfe10, 5, 1;
L_0x16df070 .part L_0x16dfd70, 6, 1;
L_0x16df160 .part L_0x16dfe10, 6, 1;
L_0x16df570 .part L_0x16dfd70, 7, 1;
L_0x16df770 .part L_0x16dfe10, 7, 1;
LS_0x16dfa00_0_0 .concat8 [ 1 1 1 1], L_0x16dd180, L_0x16dd610, L_0x16ddb40, L_0x16de000;
LS_0x16dfa00_0_4 .concat8 [ 1 1 1 1], L_0x16de500, L_0x16de9d0, L_0x16def00, L_0x16df400;
L_0x16dfa00 .concat8 [ 4 4 0 0], LS_0x16dfa00_0_0, LS_0x16dfa00_0_4;
S_0x1646250 .scope module, "mux0" "Mux2_1b_GL" 12 19, 13 10 0, S_0x1645fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16dcfe0 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16dd050 .functor AND 1, L_0x16dcfe0, L_0x16dd290, C4<1>, C4<1>;
L_0x16dd110 .functor AND 1, L_0x16fb210, L_0x16dd380, C4<1>, C4<1>;
L_0x16dd180 .functor OR 1, L_0x16dd050, L_0x16dd110, C4<0>, C4<0>;
v0x16464d0_0 .net "in0", 0 0, L_0x16dd290;  1 drivers
v0x16465b0_0 .net "in1", 0 0, L_0x16dd380;  1 drivers
v0x1646670_0 .net "minterm1", 0 0, L_0x16dd050;  1 drivers
v0x1646740_0 .net "minterm2", 0 0, L_0x16dd110;  1 drivers
v0x1646800_0 .net "n_sel", 0 0, L_0x16dcfe0;  1 drivers
v0x1646910_0 .net "out", 0 0, L_0x16dd180;  1 drivers
v0x16469f0_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x1646b10 .scope module, "mux1" "Mux2_1b_GL" 12 27, 13 10 0, S_0x1645fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16dd470 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16dd4e0 .functor AND 1, L_0x16dd470, L_0x16dd720, C4<1>, C4<1>;
L_0x16dd5a0 .functor AND 1, L_0x16fb210, L_0x16dd860, C4<1>, C4<1>;
L_0x16dd610 .functor OR 1, L_0x16dd4e0, L_0x16dd5a0, C4<0>, C4<0>;
v0x1646d80_0 .net "in0", 0 0, L_0x16dd720;  1 drivers
v0x1646e40_0 .net "in1", 0 0, L_0x16dd860;  1 drivers
v0x1646f00_0 .net "minterm1", 0 0, L_0x16dd4e0;  1 drivers
v0x1646fd0_0 .net "minterm2", 0 0, L_0x16dd5a0;  1 drivers
v0x1647090_0 .net "n_sel", 0 0, L_0x16dd470;  1 drivers
v0x16471a0_0 .net "out", 0 0, L_0x16dd610;  1 drivers
v0x1647280_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x16473a0 .scope module, "mux2" "Mux2_1b_GL" 12 35, 13 10 0, S_0x1645fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16dd9a0 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16dda10 .functor AND 1, L_0x16dd9a0, L_0x16ddc80, C4<1>, C4<1>;
L_0x16ddad0 .functor AND 1, L_0x16fb210, L_0x16ddd70, C4<1>, C4<1>;
L_0x16ddb40 .functor OR 1, L_0x16dda10, L_0x16ddad0, C4<0>, C4<0>;
v0x1647620_0 .net "in0", 0 0, L_0x16ddc80;  1 drivers
v0x16476e0_0 .net "in1", 0 0, L_0x16ddd70;  1 drivers
v0x16477a0_0 .net "minterm1", 0 0, L_0x16dda10;  1 drivers
v0x1647870_0 .net "minterm2", 0 0, L_0x16ddad0;  1 drivers
v0x1647930_0 .net "n_sel", 0 0, L_0x16dd9a0;  1 drivers
v0x1647a40_0 .net "out", 0 0, L_0x16ddb40;  1 drivers
v0x1647b20_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x1647c40 .scope module, "mux3" "Mux2_1b_GL" 12 43, 13 10 0, S_0x1645fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16dde60 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16dded0 .functor AND 1, L_0x16dde60, L_0x16de140, C4<1>, C4<1>;
L_0x16ddf90 .functor AND 1, L_0x16fb210, L_0x16de230, C4<1>, C4<1>;
L_0x16de000 .functor OR 1, L_0x16dded0, L_0x16ddf90, C4<0>, C4<0>;
v0x1647e90_0 .net "in0", 0 0, L_0x16de140;  1 drivers
v0x1647f70_0 .net "in1", 0 0, L_0x16de230;  1 drivers
v0x1648030_0 .net "minterm1", 0 0, L_0x16dded0;  1 drivers
v0x1648100_0 .net "minterm2", 0 0, L_0x16ddf90;  1 drivers
v0x16481c0_0 .net "n_sel", 0 0, L_0x16dde60;  1 drivers
v0x16482d0_0 .net "out", 0 0, L_0x16de000;  1 drivers
v0x16483b0_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x16484d0 .scope module, "mux4" "Mux2_1b_GL" 12 51, 13 10 0, S_0x1645fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16de3b0 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16de420 .functor AND 1, L_0x16de3b0, L_0x16de640, C4<1>, C4<1>;
L_0x16de490 .functor AND 1, L_0x16fb210, L_0x16de730, C4<1>, C4<1>;
L_0x16de500 .functor OR 1, L_0x16de420, L_0x16de490, C4<0>, C4<0>;
v0x1648770_0 .net "in0", 0 0, L_0x16de640;  1 drivers
v0x1648850_0 .net "in1", 0 0, L_0x16de730;  1 drivers
v0x1648910_0 .net "minterm1", 0 0, L_0x16de420;  1 drivers
v0x16489b0_0 .net "minterm2", 0 0, L_0x16de490;  1 drivers
v0x1648a70_0 .net "n_sel", 0 0, L_0x16de3b0;  1 drivers
v0x1648b80_0 .net "out", 0 0, L_0x16de500;  1 drivers
v0x1648c60_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x1648d80 .scope module, "mux5" "Mux2_1b_GL" 12 59, 13 10 0, S_0x1645fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16de880 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16de8f0 .functor AND 1, L_0x16de880, L_0x16deb10, C4<1>, C4<1>;
L_0x16de960 .functor AND 1, L_0x16fb210, L_0x16dec00, C4<1>, C4<1>;
L_0x16de9d0 .functor OR 1, L_0x16de8f0, L_0x16de960, C4<0>, C4<0>;
v0x1648fd0_0 .net "in0", 0 0, L_0x16deb10;  1 drivers
v0x16490b0_0 .net "in1", 0 0, L_0x16dec00;  1 drivers
v0x1649170_0 .net "minterm1", 0 0, L_0x16de8f0;  1 drivers
v0x1649240_0 .net "minterm2", 0 0, L_0x16de960;  1 drivers
v0x1649300_0 .net "n_sel", 0 0, L_0x16de880;  1 drivers
v0x1649410_0 .net "out", 0 0, L_0x16de9d0;  1 drivers
v0x16494f0_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x1649610 .scope module, "mux6" "Mux2_1b_GL" 12 67, 13 10 0, S_0x1645fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16ded60 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16dedd0 .functor AND 1, L_0x16ded60, L_0x16df070, C4<1>, C4<1>;
L_0x16dee90 .functor AND 1, L_0x16fb210, L_0x16df160, C4<1>, C4<1>;
L_0x16def00 .functor OR 1, L_0x16dedd0, L_0x16dee90, C4<0>, C4<0>;
v0x1649860_0 .net "in0", 0 0, L_0x16df070;  1 drivers
v0x1649940_0 .net "in1", 0 0, L_0x16df160;  1 drivers
v0x1649a00_0 .net "minterm1", 0 0, L_0x16dedd0;  1 drivers
v0x1649ad0_0 .net "minterm2", 0 0, L_0x16dee90;  1 drivers
v0x1649b90_0 .net "n_sel", 0 0, L_0x16ded60;  1 drivers
v0x1649ca0_0 .net "out", 0 0, L_0x16def00;  1 drivers
v0x1649d80_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x1649ea0 .scope module, "mux7" "Mux2_1b_GL" 12 75, 13 10 0, S_0x1645fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16decf0 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16df2d0 .functor AND 1, L_0x16decf0, L_0x16df570, C4<1>, C4<1>;
L_0x16df390 .functor AND 1, L_0x16fb210, L_0x16df770, C4<1>, C4<1>;
L_0x16df400 .functor OR 1, L_0x16df2d0, L_0x16df390, C4<0>, C4<0>;
v0x164a0f0_0 .net "in0", 0 0, L_0x16df570;  1 drivers
v0x164a1d0_0 .net "in1", 0 0, L_0x16df770;  1 drivers
v0x164a290_0 .net "minterm1", 0 0, L_0x16df2d0;  1 drivers
v0x164a360_0 .net "minterm2", 0 0, L_0x16df390;  1 drivers
v0x164a420_0 .net "n_sel", 0 0, L_0x16decf0;  1 drivers
v0x164a530_0 .net "out", 0 0, L_0x16df400;  1 drivers
v0x164a610_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x164b150 .scope module, "mux_sum" "Mux2_16b_GL" 6 120, 11 11 0, S_0x1608b90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 16 "out";
v0x1654ca0_0 .net "in0", 15 0, L_0x7f16a8573180;  alias, 1 drivers
L_0x7f16a85730a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1654da0_0 .net "in1", 15 0, L_0x7f16a85730a8;  1 drivers
v0x1654e80_0 .net "out", 15 0, L_0x16e9060;  alias, 1 drivers
v0x1654f70_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
L_0x16e6120 .part L_0x7f16a8573180, 0, 8;
L_0x16e6210 .part L_0x7f16a85730a8, 0, 8;
L_0x16e8ed0 .part L_0x7f16a8573180, 8, 8;
L_0x16e8f70 .part L_0x7f16a85730a8, 8, 8;
L_0x16e9060 .concat8 [ 8 8 0 0], L_0x16e5db0, L_0x16e8b60;
S_0x164b3a0 .scope module, "mux0" "Mux2_8b_GL" 11 20, 12 11 0, S_0x164b150;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x164fb20_0 .net "in0", 7 0, L_0x16e6120;  1 drivers
v0x164fc20_0 .net "in1", 7 0, L_0x16e6210;  1 drivers
v0x164fd00_0 .net "out", 7 0, L_0x16e5db0;  1 drivers
v0x164fde0_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
L_0x16e3ab0 .part L_0x16e6120, 0, 1;
L_0x16e3ba0 .part L_0x16e6210, 0, 1;
L_0x16e3f40 .part L_0x16e6120, 1, 1;
L_0x16e3fe0 .part L_0x16e6210, 1, 1;
L_0x16e43d0 .part L_0x16e6120, 2, 1;
L_0x16e44c0 .part L_0x16e6210, 2, 1;
L_0x16e4860 .part L_0x16e6120, 3, 1;
L_0x16e4950 .part L_0x16e6210, 3, 1;
L_0x16e4ca0 .part L_0x16e6120, 4, 1;
L_0x16e4d90 .part L_0x16e6210, 4, 1;
L_0x16e5140 .part L_0x16e6120, 5, 1;
L_0x16e5230 .part L_0x16e6210, 5, 1;
L_0x16e5670 .part L_0x16e6120, 6, 1;
L_0x16e5760 .part L_0x16e6210, 6, 1;
L_0x16e5b40 .part L_0x16e6120, 7, 1;
L_0x16e5c30 .part L_0x16e6210, 7, 1;
LS_0x16e5db0_0_0 .concat8 [ 1 1 1 1], L_0x16e39a0, L_0x16e3e30, L_0x16e42c0, L_0x16e4750;
LS_0x16e5db0_0_4 .concat8 [ 1 1 1 1], L_0x16e4b90, L_0x16e5030, L_0x16e5530, L_0x16e5a00;
L_0x16e5db0 .concat8 [ 4 4 0 0], LS_0x16e5db0_0_0, LS_0x16e5db0_0_4;
S_0x164b640 .scope module, "mux0" "Mux2_1b_GL" 12 19, 13 10 0, S_0x164b3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16e3800 .functor NOT 1, L_0x16e3290, C4<0>, C4<0>, C4<0>;
L_0x16e3870 .functor AND 1, L_0x16e3800, L_0x16e3ab0, C4<1>, C4<1>;
L_0x16e3930 .functor AND 1, L_0x16e3290, L_0x16e3ba0, C4<1>, C4<1>;
L_0x16e39a0 .functor OR 1, L_0x16e3870, L_0x16e3930, C4<0>, C4<0>;
v0x164b8e0_0 .net "in0", 0 0, L_0x16e3ab0;  1 drivers
v0x164b9c0_0 .net "in1", 0 0, L_0x16e3ba0;  1 drivers
v0x164ba80_0 .net "minterm1", 0 0, L_0x16e3870;  1 drivers
v0x164bb50_0 .net "minterm2", 0 0, L_0x16e3930;  1 drivers
v0x164bc10_0 .net "n_sel", 0 0, L_0x16e3800;  1 drivers
v0x164bd20_0 .net "out", 0 0, L_0x16e39a0;  1 drivers
v0x164be00_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
S_0x164bf30 .scope module, "mux1" "Mux2_1b_GL" 12 27, 13 10 0, S_0x164b3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16e3c90 .functor NOT 1, L_0x16e3290, C4<0>, C4<0>, C4<0>;
L_0x16e3d00 .functor AND 1, L_0x16e3c90, L_0x16e3f40, C4<1>, C4<1>;
L_0x16e3dc0 .functor AND 1, L_0x16e3290, L_0x16e3fe0, C4<1>, C4<1>;
L_0x16e3e30 .functor OR 1, L_0x16e3d00, L_0x16e3dc0, C4<0>, C4<0>;
v0x164c1a0_0 .net "in0", 0 0, L_0x16e3f40;  1 drivers
v0x164c260_0 .net "in1", 0 0, L_0x16e3fe0;  1 drivers
v0x164c320_0 .net "minterm1", 0 0, L_0x16e3d00;  1 drivers
v0x164c3f0_0 .net "minterm2", 0 0, L_0x16e3dc0;  1 drivers
v0x164c4b0_0 .net "n_sel", 0 0, L_0x16e3c90;  1 drivers
v0x164c5c0_0 .net "out", 0 0, L_0x16e3e30;  1 drivers
v0x164c6a0_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
S_0x164c810 .scope module, "mux2" "Mux2_1b_GL" 12 35, 13 10 0, S_0x164b3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16e4120 .functor NOT 1, L_0x16e3290, C4<0>, C4<0>, C4<0>;
L_0x16e4190 .functor AND 1, L_0x16e4120, L_0x16e43d0, C4<1>, C4<1>;
L_0x16e4250 .functor AND 1, L_0x16e3290, L_0x16e44c0, C4<1>, C4<1>;
L_0x16e42c0 .functor OR 1, L_0x16e4190, L_0x16e4250, C4<0>, C4<0>;
v0x164ca60_0 .net "in0", 0 0, L_0x16e43d0;  1 drivers
v0x164cb20_0 .net "in1", 0 0, L_0x16e44c0;  1 drivers
v0x164cbe0_0 .net "minterm1", 0 0, L_0x16e4190;  1 drivers
v0x164ccb0_0 .net "minterm2", 0 0, L_0x16e4250;  1 drivers
v0x164cd70_0 .net "n_sel", 0 0, L_0x16e4120;  1 drivers
v0x164ce80_0 .net "out", 0 0, L_0x16e42c0;  1 drivers
v0x164cf60_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
S_0x164d080 .scope module, "mux3" "Mux2_1b_GL" 12 43, 13 10 0, S_0x164b3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16e45b0 .functor NOT 1, L_0x16e3290, C4<0>, C4<0>, C4<0>;
L_0x16e4620 .functor AND 1, L_0x16e45b0, L_0x16e4860, C4<1>, C4<1>;
L_0x16e46e0 .functor AND 1, L_0x16e3290, L_0x16e4950, C4<1>, C4<1>;
L_0x16e4750 .functor OR 1, L_0x16e4620, L_0x16e46e0, C4<0>, C4<0>;
v0x164d2d0_0 .net "in0", 0 0, L_0x16e4860;  1 drivers
v0x164d3b0_0 .net "in1", 0 0, L_0x16e4950;  1 drivers
v0x164d470_0 .net "minterm1", 0 0, L_0x16e4620;  1 drivers
v0x164d540_0 .net "minterm2", 0 0, L_0x16e46e0;  1 drivers
v0x164d600_0 .net "n_sel", 0 0, L_0x16e45b0;  1 drivers
v0x164d710_0 .net "out", 0 0, L_0x16e4750;  1 drivers
v0x164d7f0_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
S_0x164d910 .scope module, "mux4" "Mux2_1b_GL" 12 51, 13 10 0, S_0x164b3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16e4a40 .functor NOT 1, L_0x16e3290, C4<0>, C4<0>, C4<0>;
L_0x16e4ab0 .functor AND 1, L_0x16e4a40, L_0x16e4ca0, C4<1>, C4<1>;
L_0x16e4b20 .functor AND 1, L_0x16e3290, L_0x16e4d90, C4<1>, C4<1>;
L_0x16e4b90 .functor OR 1, L_0x16e4ab0, L_0x16e4b20, C4<0>, C4<0>;
v0x164db60_0 .net "in0", 0 0, L_0x16e4ca0;  1 drivers
v0x164dc40_0 .net "in1", 0 0, L_0x16e4d90;  1 drivers
v0x164dd00_0 .net "minterm1", 0 0, L_0x16e4ab0;  1 drivers
v0x164dda0_0 .net "minterm2", 0 0, L_0x16e4b20;  1 drivers
v0x164de60_0 .net "n_sel", 0 0, L_0x16e4a40;  1 drivers
v0x164df70_0 .net "out", 0 0, L_0x16e4b90;  1 drivers
v0x164e050_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
S_0x164e170 .scope module, "mux5" "Mux2_1b_GL" 12 59, 13 10 0, S_0x164b3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16e4ee0 .functor NOT 1, L_0x16e3290, C4<0>, C4<0>, C4<0>;
L_0x16e4f50 .functor AND 1, L_0x16e4ee0, L_0x16e5140, C4<1>, C4<1>;
L_0x16e4fc0 .functor AND 1, L_0x16e3290, L_0x16e5230, C4<1>, C4<1>;
L_0x16e5030 .functor OR 1, L_0x16e4f50, L_0x16e4fc0, C4<0>, C4<0>;
v0x164e3c0_0 .net "in0", 0 0, L_0x16e5140;  1 drivers
v0x164e4a0_0 .net "in1", 0 0, L_0x16e5230;  1 drivers
v0x164e560_0 .net "minterm1", 0 0, L_0x16e4f50;  1 drivers
v0x164e630_0 .net "minterm2", 0 0, L_0x16e4fc0;  1 drivers
v0x164e6f0_0 .net "n_sel", 0 0, L_0x16e4ee0;  1 drivers
v0x164e800_0 .net "out", 0 0, L_0x16e5030;  1 drivers
v0x164e8e0_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
S_0x164ea00 .scope module, "mux6" "Mux2_1b_GL" 12 67, 13 10 0, S_0x164b3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16e5390 .functor NOT 1, L_0x16e3290, C4<0>, C4<0>, C4<0>;
L_0x16e5400 .functor AND 1, L_0x16e5390, L_0x16e5670, C4<1>, C4<1>;
L_0x16e54c0 .functor AND 1, L_0x16e3290, L_0x16e5760, C4<1>, C4<1>;
L_0x16e5530 .functor OR 1, L_0x16e5400, L_0x16e54c0, C4<0>, C4<0>;
v0x164ec50_0 .net "in0", 0 0, L_0x16e5670;  1 drivers
v0x164ed30_0 .net "in1", 0 0, L_0x16e5760;  1 drivers
v0x164edf0_0 .net "minterm1", 0 0, L_0x16e5400;  1 drivers
v0x164eec0_0 .net "minterm2", 0 0, L_0x16e54c0;  1 drivers
v0x164ef80_0 .net "n_sel", 0 0, L_0x16e5390;  1 drivers
v0x164f090_0 .net "out", 0 0, L_0x16e5530;  1 drivers
v0x164f170_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
S_0x164f290 .scope module, "mux7" "Mux2_1b_GL" 12 75, 13 10 0, S_0x164b3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16e5320 .functor NOT 1, L_0x16e3290, C4<0>, C4<0>, C4<0>;
L_0x16e58d0 .functor AND 1, L_0x16e5320, L_0x16e5b40, C4<1>, C4<1>;
L_0x16e5990 .functor AND 1, L_0x16e3290, L_0x16e5c30, C4<1>, C4<1>;
L_0x16e5a00 .functor OR 1, L_0x16e58d0, L_0x16e5990, C4<0>, C4<0>;
v0x164f4e0_0 .net "in0", 0 0, L_0x16e5b40;  1 drivers
v0x164f5c0_0 .net "in1", 0 0, L_0x16e5c30;  1 drivers
v0x164f680_0 .net "minterm1", 0 0, L_0x16e58d0;  1 drivers
v0x164f750_0 .net "minterm2", 0 0, L_0x16e5990;  1 drivers
v0x164f810_0 .net "n_sel", 0 0, L_0x16e5320;  1 drivers
v0x164f920_0 .net "out", 0 0, L_0x16e5a00;  1 drivers
v0x164fa00_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
S_0x164ff30 .scope module, "mux1" "Mux2_8b_GL" 11 28, 12 11 0, S_0x164b150;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x1654890_0 .net "in0", 7 0, L_0x16e8ed0;  1 drivers
v0x1654990_0 .net "in1", 7 0, L_0x16e8f70;  1 drivers
v0x1654a70_0 .net "out", 7 0, L_0x16e8b60;  1 drivers
v0x1654b50_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
L_0x16e6560 .part L_0x16e8ed0, 0, 1;
L_0x16e6650 .part L_0x16e8f70, 0, 1;
L_0x16e69f0 .part L_0x16e8ed0, 1, 1;
L_0x16e6b30 .part L_0x16e8f70, 1, 1;
L_0x16e6f50 .part L_0x16e8ed0, 2, 1;
L_0x16e7040 .part L_0x16e8f70, 2, 1;
L_0x16e7410 .part L_0x16e8ed0, 3, 1;
L_0x16e7500 .part L_0x16e8f70, 3, 1;
L_0x16e7880 .part L_0x16e8ed0, 4, 1;
L_0x16e7970 .part L_0x16e8f70, 4, 1;
L_0x16e7cf0 .part L_0x16e8ed0, 5, 1;
L_0x16e7de0 .part L_0x16e8f70, 5, 1;
L_0x16e8250 .part L_0x16e8ed0, 6, 1;
L_0x16e8340 .part L_0x16e8f70, 6, 1;
L_0x16e86d0 .part L_0x16e8ed0, 7, 1;
L_0x16e88d0 .part L_0x16e8f70, 7, 1;
LS_0x16e8b60_0_0 .concat8 [ 1 1 1 1], L_0x16e6450, L_0x16e68e0, L_0x16e6e10, L_0x16e72d0;
LS_0x16e8b60_0_4 .concat8 [ 1 1 1 1], L_0x16e7740, L_0x16e7bb0, L_0x16e80e0, L_0x16e8560;
L_0x16e8b60 .concat8 [ 4 4 0 0], LS_0x16e8b60_0_0, LS_0x16e8b60_0_4;
S_0x16501a0 .scope module, "mux0" "Mux2_1b_GL" 12 19, 13 10 0, S_0x164ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16e62b0 .functor NOT 1, L_0x16e3290, C4<0>, C4<0>, C4<0>;
L_0x16e6320 .functor AND 1, L_0x16e62b0, L_0x16e6560, C4<1>, C4<1>;
L_0x16e63e0 .functor AND 1, L_0x16e3290, L_0x16e6650, C4<1>, C4<1>;
L_0x16e6450 .functor OR 1, L_0x16e6320, L_0x16e63e0, C4<0>, C4<0>;
v0x1650420_0 .net "in0", 0 0, L_0x16e6560;  1 drivers
v0x1650500_0 .net "in1", 0 0, L_0x16e6650;  1 drivers
v0x16505c0_0 .net "minterm1", 0 0, L_0x16e6320;  1 drivers
v0x1650690_0 .net "minterm2", 0 0, L_0x16e63e0;  1 drivers
v0x1650750_0 .net "n_sel", 0 0, L_0x16e62b0;  1 drivers
v0x1650860_0 .net "out", 0 0, L_0x16e6450;  1 drivers
v0x1650940_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
S_0x1650a60 .scope module, "mux1" "Mux2_1b_GL" 12 27, 13 10 0, S_0x164ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16e6740 .functor NOT 1, L_0x16e3290, C4<0>, C4<0>, C4<0>;
L_0x16e67b0 .functor AND 1, L_0x16e6740, L_0x16e69f0, C4<1>, C4<1>;
L_0x16e6870 .functor AND 1, L_0x16e3290, L_0x16e6b30, C4<1>, C4<1>;
L_0x16e68e0 .functor OR 1, L_0x16e67b0, L_0x16e6870, C4<0>, C4<0>;
v0x1650cd0_0 .net "in0", 0 0, L_0x16e69f0;  1 drivers
v0x1650d90_0 .net "in1", 0 0, L_0x16e6b30;  1 drivers
v0x1650e50_0 .net "minterm1", 0 0, L_0x16e67b0;  1 drivers
v0x1650f20_0 .net "minterm2", 0 0, L_0x16e6870;  1 drivers
v0x1650fe0_0 .net "n_sel", 0 0, L_0x16e6740;  1 drivers
v0x16510f0_0 .net "out", 0 0, L_0x16e68e0;  1 drivers
v0x16511d0_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
S_0x16512f0 .scope module, "mux2" "Mux2_1b_GL" 12 35, 13 10 0, S_0x164ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16e6c70 .functor NOT 1, L_0x16e3290, C4<0>, C4<0>, C4<0>;
L_0x16e6ce0 .functor AND 1, L_0x16e6c70, L_0x16e6f50, C4<1>, C4<1>;
L_0x16e6da0 .functor AND 1, L_0x16e3290, L_0x16e7040, C4<1>, C4<1>;
L_0x16e6e10 .functor OR 1, L_0x16e6ce0, L_0x16e6da0, C4<0>, C4<0>;
v0x1651570_0 .net "in0", 0 0, L_0x16e6f50;  1 drivers
v0x1651630_0 .net "in1", 0 0, L_0x16e7040;  1 drivers
v0x16516f0_0 .net "minterm1", 0 0, L_0x16e6ce0;  1 drivers
v0x16517c0_0 .net "minterm2", 0 0, L_0x16e6da0;  1 drivers
v0x1651880_0 .net "n_sel", 0 0, L_0x16e6c70;  1 drivers
v0x1651990_0 .net "out", 0 0, L_0x16e6e10;  1 drivers
v0x1651a70_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
S_0x1651b90 .scope module, "mux3" "Mux2_1b_GL" 12 43, 13 10 0, S_0x164ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16e7130 .functor NOT 1, L_0x16e3290, C4<0>, C4<0>, C4<0>;
L_0x16e71a0 .functor AND 1, L_0x16e7130, L_0x16e7410, C4<1>, C4<1>;
L_0x16e7260 .functor AND 1, L_0x16e3290, L_0x16e7500, C4<1>, C4<1>;
L_0x16e72d0 .functor OR 1, L_0x16e71a0, L_0x16e7260, C4<0>, C4<0>;
v0x1651de0_0 .net "in0", 0 0, L_0x16e7410;  1 drivers
v0x1651ec0_0 .net "in1", 0 0, L_0x16e7500;  1 drivers
v0x1651f80_0 .net "minterm1", 0 0, L_0x16e71a0;  1 drivers
v0x1652050_0 .net "minterm2", 0 0, L_0x16e7260;  1 drivers
v0x1652110_0 .net "n_sel", 0 0, L_0x16e7130;  1 drivers
v0x1652220_0 .net "out", 0 0, L_0x16e72d0;  1 drivers
v0x1652300_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
S_0x1652420 .scope module, "mux4" "Mux2_1b_GL" 12 51, 13 10 0, S_0x164ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16e75f0 .functor NOT 1, L_0x16e3290, C4<0>, C4<0>, C4<0>;
L_0x16e7660 .functor AND 1, L_0x16e75f0, L_0x16e7880, C4<1>, C4<1>;
L_0x16e76d0 .functor AND 1, L_0x16e3290, L_0x16e7970, C4<1>, C4<1>;
L_0x16e7740 .functor OR 1, L_0x16e7660, L_0x16e76d0, C4<0>, C4<0>;
v0x16526c0_0 .net "in0", 0 0, L_0x16e7880;  1 drivers
v0x16527a0_0 .net "in1", 0 0, L_0x16e7970;  1 drivers
v0x1652860_0 .net "minterm1", 0 0, L_0x16e7660;  1 drivers
v0x1652900_0 .net "minterm2", 0 0, L_0x16e76d0;  1 drivers
v0x16529c0_0 .net "n_sel", 0 0, L_0x16e75f0;  1 drivers
v0x1652ad0_0 .net "out", 0 0, L_0x16e7740;  1 drivers
v0x1652bb0_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
S_0x1652cd0 .scope module, "mux5" "Mux2_1b_GL" 12 59, 13 10 0, S_0x164ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16e7a60 .functor NOT 1, L_0x16e3290, C4<0>, C4<0>, C4<0>;
L_0x16e7ad0 .functor AND 1, L_0x16e7a60, L_0x16e7cf0, C4<1>, C4<1>;
L_0x16e7b40 .functor AND 1, L_0x16e3290, L_0x16e7de0, C4<1>, C4<1>;
L_0x16e7bb0 .functor OR 1, L_0x16e7ad0, L_0x16e7b40, C4<0>, C4<0>;
v0x1652f20_0 .net "in0", 0 0, L_0x16e7cf0;  1 drivers
v0x1653000_0 .net "in1", 0 0, L_0x16e7de0;  1 drivers
v0x16530c0_0 .net "minterm1", 0 0, L_0x16e7ad0;  1 drivers
v0x1653190_0 .net "minterm2", 0 0, L_0x16e7b40;  1 drivers
v0x1653250_0 .net "n_sel", 0 0, L_0x16e7a60;  1 drivers
v0x1653360_0 .net "out", 0 0, L_0x16e7bb0;  1 drivers
v0x1653440_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
S_0x1653560 .scope module, "mux6" "Mux2_1b_GL" 12 67, 13 10 0, S_0x164ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16e7f40 .functor NOT 1, L_0x16e3290, C4<0>, C4<0>, C4<0>;
L_0x16e7fb0 .functor AND 1, L_0x16e7f40, L_0x16e8250, C4<1>, C4<1>;
L_0x16e8070 .functor AND 1, L_0x16e3290, L_0x16e8340, C4<1>, C4<1>;
L_0x16e80e0 .functor OR 1, L_0x16e7fb0, L_0x16e8070, C4<0>, C4<0>;
v0x16537b0_0 .net "in0", 0 0, L_0x16e8250;  1 drivers
v0x1653890_0 .net "in1", 0 0, L_0x16e8340;  1 drivers
v0x1653950_0 .net "minterm1", 0 0, L_0x16e7fb0;  1 drivers
v0x1653a20_0 .net "minterm2", 0 0, L_0x16e8070;  1 drivers
v0x1653ae0_0 .net "n_sel", 0 0, L_0x16e7f40;  1 drivers
v0x1653bf0_0 .net "out", 0 0, L_0x16e80e0;  1 drivers
v0x1653cd0_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
S_0x1654000 .scope module, "mux7" "Mux2_1b_GL" 12 75, 13 10 0, S_0x164ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16e7ed0 .functor NOT 1, L_0x16e3290, C4<0>, C4<0>, C4<0>;
L_0x16e8430 .functor AND 1, L_0x16e7ed0, L_0x16e86d0, C4<1>, C4<1>;
L_0x16e84f0 .functor AND 1, L_0x16e3290, L_0x16e88d0, C4<1>, C4<1>;
L_0x16e8560 .functor OR 1, L_0x16e8430, L_0x16e84f0, C4<0>, C4<0>;
v0x1654250_0 .net "in0", 0 0, L_0x16e86d0;  1 drivers
v0x1654330_0 .net "in1", 0 0, L_0x16e88d0;  1 drivers
v0x16543f0_0 .net "minterm1", 0 0, L_0x16e8430;  1 drivers
v0x16544c0_0 .net "minterm2", 0 0, L_0x16e84f0;  1 drivers
v0x1654580_0 .net "n_sel", 0 0, L_0x16e7ed0;  1 drivers
v0x1654690_0 .net "out", 0 0, L_0x16e8560;  1 drivers
v0x1654770_0 .net "sel", 0 0, L_0x16e3290;  alias, 1 drivers
S_0x16550a0 .scope module, "reg_count" "Register_16b_GL" 6 78, 14 11 0, S_0x1608b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 16 "d";
    .port_info 4 /OUTPUT 16 "q";
v0x167e610_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x167e6d0_0 .net "d", 15 0, L_0x16dfeb0;  alias, 1 drivers
v0x167e790_0 .net "en", 0 0, L_0x16b3270;  alias, 1 drivers
v0x167ec70_0 .net "q", 15 0, L_0x16ca280;  alias, 1 drivers
v0x167ed60_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
L_0x16bb9b0 .part L_0x16dfeb0, 0, 1;
L_0x16bc770 .part L_0x16dfeb0, 1, 1;
L_0x16bd570 .part L_0x16dfeb0, 2, 1;
L_0x16be330 .part L_0x16dfeb0, 3, 1;
L_0x16bf0f0 .part L_0x16dfeb0, 4, 1;
L_0x16bfeb0 .part L_0x16dfeb0, 5, 1;
L_0x168d0d0 .part L_0x16dfeb0, 6, 1;
L_0x16c2390 .part L_0x16dfeb0, 7, 1;
L_0x16c3280 .part L_0x16dfeb0, 8, 1;
L_0x16c4120 .part L_0x16dfeb0, 9, 1;
L_0x16c4fd0 .part L_0x16dfeb0, 10, 1;
L_0x16c5e70 .part L_0x16dfeb0, 11, 1;
L_0x16c6d80 .part L_0x16dfeb0, 12, 1;
L_0x16c7c20 .part L_0x16dfeb0, 13, 1;
L_0x16c92b0 .part L_0x16dfeb0, 14, 1;
L_0x16ca150 .part L_0x16dfeb0, 15, 1;
LS_0x16ca280_0_0 .concat8 [ 1 1 1 1], L_0x16bb8a0, L_0x16bc660, L_0x16bd460, L_0x16be220;
LS_0x16ca280_0_4 .concat8 [ 1 1 1 1], L_0x16befe0, L_0x16bfda0, L_0x168cfc0, L_0x16c2280;
LS_0x16ca280_0_8 .concat8 [ 1 1 1 1], L_0x16c3170, L_0x16c4010, L_0x16c4ec0, L_0x16c5d60;
LS_0x16ca280_0_12 .concat8 [ 1 1 1 1], L_0x16c6c70, L_0x16c7b10, L_0x16c91a0, L_0x16ca040;
L_0x16ca280 .concat8 [ 4 4 4 4], LS_0x16ca280_0_0, LS_0x16ca280_0_4, LS_0x16ca280_0_8, LS_0x16ca280_0_12;
S_0x1655350 .scope module, "dffr0" "DFFRE_GL" 14 20, 15 14 0, S_0x16550a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16bac90 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16bad00 .functor AND 1, L_0x16bb040, L_0x16bac90, C4<1>, C4<1>;
v0x1657620_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1657730_0 .net "d", 0 0, L_0x16bb9b0;  1 drivers
v0x16577f0_0 .net "din", 0 0, L_0x16bad00;  1 drivers
v0x16578e0_0 .net "en", 0 0, L_0x16b3270;  alias, 1 drivers
v0x1657980_0 .net "mux_out", 0 0, L_0x16bb040;  1 drivers
v0x1657a70_0 .net "n_rst", 0 0, L_0x16bac90;  1 drivers
v0x1657b10_0 .net "q", 0 0, L_0x16bb8a0;  1 drivers
v0x1657bb0_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x16555d0 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x1655350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16bb150 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x1656960_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1656a00_0 .net "d", 0 0, L_0x16bad00;  alias, 1 drivers
v0x1656ad0_0 .net "n1", 0 0, L_0x16bb4f0;  1 drivers
v0x1656bf0_0 .net "n_clk", 0 0, L_0x16bb150;  1 drivers
v0x1656c90_0 .net "q", 0 0, L_0x16bb8a0;  alias, 1 drivers
S_0x1655840 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x16555d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16bb210 .functor NOT 1, L_0x16bad00, C4<0>, C4<0>, C4<0>;
L_0x16bb310 .functor AND 1, L_0x16bad00, L_0x16bb150, C4<1>, C4<1>;
L_0x16bb380 .functor AND 1, L_0x16bb150, L_0x16bb210, C4<1>, C4<1>;
L_0x16bb480 .functor NOR 1, L_0x16bb310, L_0x16bb4f0, C4<0>, C4<0>;
L_0x16bb4f0 .functor NOR 1, L_0x16bb480, L_0x16bb380, C4<0>, C4<0>;
v0x1655ab0_0 .net "clk", 0 0, L_0x16bb150;  alias, 1 drivers
v0x1655b90_0 .net "d", 0 0, L_0x16bad00;  alias, 1 drivers
v0x1655c50_0 .net "n_d", 0 0, L_0x16bb210;  1 drivers
v0x1655d20_0 .net "q", 0 0, L_0x16bb4f0;  alias, 1 drivers
v0x1655e00_0 .net "r", 0 0, L_0x16bb380;  1 drivers
v0x1655f10_0 .net "s", 0 0, L_0x16bb310;  1 drivers
v0x1655fd0_0 .net "w", 0 0, L_0x16bb480;  1 drivers
S_0x1656110 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x16555d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16bb640 .functor NOT 1, L_0x16bb4f0, C4<0>, C4<0>, C4<0>;
L_0x16bb6b0 .functor AND 1, L_0x16bb4f0, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16bb720 .functor AND 1, v0x16b04a0_0, L_0x16bb640, C4<1>, C4<1>;
L_0x16bb7e0 .functor NOR 1, L_0x16bb6b0, L_0x16bb8a0, C4<0>, C4<0>;
L_0x16bb8a0 .functor NOR 1, L_0x16bb7e0, L_0x16bb720, C4<0>, C4<0>;
v0x1656340_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1656420_0 .net "d", 0 0, L_0x16bb4f0;  alias, 1 drivers
v0x16564e0_0 .net "n_d", 0 0, L_0x16bb640;  1 drivers
v0x16565b0_0 .net "q", 0 0, L_0x16bb8a0;  alias, 1 drivers
v0x1656650_0 .net "r", 0 0, L_0x16bb720;  1 drivers
v0x1656760_0 .net "s", 0 0, L_0x16bb6b0;  1 drivers
v0x1656820_0 .net "w", 0 0, L_0x16bb7e0;  1 drivers
S_0x1656d80 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x1655350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16bae10 .functor NOT 1, L_0x16b3270, C4<0>, C4<0>, C4<0>;
L_0x16bae80 .functor AND 1, L_0x16bae10, L_0x16bb8a0, C4<1>, C4<1>;
L_0x16bafd0 .functor AND 1, L_0x16b3270, L_0x16bb9b0, C4<1>, C4<1>;
L_0x16bb040 .functor OR 1, L_0x16bae80, L_0x16bafd0, C4<0>, C4<0>;
v0x1657000_0 .net "in0", 0 0, L_0x16bb8a0;  alias, 1 drivers
v0x16570f0_0 .net "in1", 0 0, L_0x16bb9b0;  alias, 1 drivers
v0x1657190_0 .net "minterm1", 0 0, L_0x16bae80;  1 drivers
v0x1657230_0 .net "minterm2", 0 0, L_0x16bafd0;  1 drivers
v0x16572f0_0 .net "n_sel", 0 0, L_0x16bae10;  1 drivers
v0x1657400_0 .net "out", 0 0, L_0x16bb040;  alias, 1 drivers
v0x16574e0_0 .net "sel", 0 0, L_0x16b3270;  alias, 1 drivers
S_0x1657ce0 .scope module, "dffr1" "DFFRE_GL" 14 29, 15 14 0, S_0x16550a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16bba50 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16bbac0 .functor AND 1, L_0x16bbe00, L_0x16bba50, C4<1>, C4<1>;
v0x1659f40_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x165a000_0 .net "d", 0 0, L_0x16bc770;  1 drivers
v0x165a0c0_0 .net "din", 0 0, L_0x16bbac0;  1 drivers
v0x165a1b0_0 .net "en", 0 0, L_0x16b3270;  alias, 1 drivers
v0x165a250_0 .net "mux_out", 0 0, L_0x16bbe00;  1 drivers
v0x165a340_0 .net "n_rst", 0 0, L_0x16bba50;  1 drivers
v0x165a3e0_0 .net "q", 0 0, L_0x16bc660;  1 drivers
v0x165a480_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x1657f60 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x1657ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16bbf10 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x16592b0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1659350_0 .net "d", 0 0, L_0x16bbac0;  alias, 1 drivers
v0x1659410_0 .net "n1", 0 0, L_0x16bc2b0;  1 drivers
v0x16594e0_0 .net "n_clk", 0 0, L_0x16bbf10;  1 drivers
v0x1659580_0 .net "q", 0 0, L_0x16bc660;  alias, 1 drivers
S_0x16581b0 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x1657f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16bbfd0 .functor NOT 1, L_0x16bbac0, C4<0>, C4<0>, C4<0>;
L_0x16bc0d0 .functor AND 1, L_0x16bbac0, L_0x16bbf10, C4<1>, C4<1>;
L_0x16bc140 .functor AND 1, L_0x16bbf10, L_0x16bbfd0, C4<1>, C4<1>;
L_0x16bc240 .functor NOR 1, L_0x16bc0d0, L_0x16bc2b0, C4<0>, C4<0>;
L_0x16bc2b0 .functor NOR 1, L_0x16bc240, L_0x16bc140, C4<0>, C4<0>;
v0x1658420_0 .net "clk", 0 0, L_0x16bbf10;  alias, 1 drivers
v0x1658500_0 .net "d", 0 0, L_0x16bbac0;  alias, 1 drivers
v0x16585c0_0 .net "n_d", 0 0, L_0x16bbfd0;  1 drivers
v0x1658690_0 .net "q", 0 0, L_0x16bc2b0;  alias, 1 drivers
v0x1658770_0 .net "r", 0 0, L_0x16bc140;  1 drivers
v0x1658880_0 .net "s", 0 0, L_0x16bc0d0;  1 drivers
v0x1658940_0 .net "w", 0 0, L_0x16bc240;  1 drivers
S_0x1658a80 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x1657f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16bc400 .functor NOT 1, L_0x16bc2b0, C4<0>, C4<0>, C4<0>;
L_0x16bc470 .functor AND 1, L_0x16bc2b0, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16bc4e0 .functor AND 1, v0x16b04a0_0, L_0x16bc400, C4<1>, C4<1>;
L_0x16bc5a0 .functor NOR 1, L_0x16bc470, L_0x16bc660, C4<0>, C4<0>;
L_0x16bc660 .functor NOR 1, L_0x16bc5a0, L_0x16bc4e0, C4<0>, C4<0>;
v0x1658cb0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1658d70_0 .net "d", 0 0, L_0x16bc2b0;  alias, 1 drivers
v0x1658e30_0 .net "n_d", 0 0, L_0x16bc400;  1 drivers
v0x1658f00_0 .net "q", 0 0, L_0x16bc660;  alias, 1 drivers
v0x1658fa0_0 .net "r", 0 0, L_0x16bc4e0;  1 drivers
v0x16590b0_0 .net "s", 0 0, L_0x16bc470;  1 drivers
v0x1659170_0 .net "w", 0 0, L_0x16bc5a0;  1 drivers
S_0x1659670 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x1657ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16bbbd0 .functor NOT 1, L_0x16b3270, C4<0>, C4<0>, C4<0>;
L_0x16bbc40 .functor AND 1, L_0x16bbbd0, L_0x16bc660, C4<1>, C4<1>;
L_0x16bbd90 .functor AND 1, L_0x16b3270, L_0x16bc770, C4<1>, C4<1>;
L_0x16bbe00 .functor OR 1, L_0x16bbc40, L_0x16bbd90, C4<0>, C4<0>;
v0x16598f0_0 .net "in0", 0 0, L_0x16bc660;  alias, 1 drivers
v0x16599e0_0 .net "in1", 0 0, L_0x16bc770;  alias, 1 drivers
v0x1659a80_0 .net "minterm1", 0 0, L_0x16bbc40;  1 drivers
v0x1659b20_0 .net "minterm2", 0 0, L_0x16bbd90;  1 drivers
v0x1659be0_0 .net "n_sel", 0 0, L_0x16bbbd0;  1 drivers
v0x1659cf0_0 .net "out", 0 0, L_0x16bbe00;  alias, 1 drivers
v0x1659dd0_0 .net "sel", 0 0, L_0x16b3270;  alias, 1 drivers
S_0x165a590 .scope module, "dffr10" "DFFRE_GL" 14 110, 15 14 0, S_0x16550a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16c4220 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16c4290 .functor AND 1, L_0x16c45e0, L_0x16c4220, C4<1>, C4<1>;
v0x165c800_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x165c8c0_0 .net "d", 0 0, L_0x16c4fd0;  1 drivers
v0x165c980_0 .net "din", 0 0, L_0x16c4290;  1 drivers
v0x165ca50_0 .net "en", 0 0, L_0x16b3270;  alias, 1 drivers
v0x165caf0_0 .net "mux_out", 0 0, L_0x16c45e0;  1 drivers
v0x165cbe0_0 .net "n_rst", 0 0, L_0x16c4220;  1 drivers
v0x165cc80_0 .net "q", 0 0, L_0x16c4ec0;  1 drivers
v0x165cd20_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x165a820 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x165a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c46f0 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x165bb70_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x165bc10_0 .net "d", 0 0, L_0x16c4290;  alias, 1 drivers
v0x165bcd0_0 .net "n1", 0 0, L_0x16c4af0;  1 drivers
v0x165bdf0_0 .net "n_clk", 0 0, L_0x16c46f0;  1 drivers
v0x165be90_0 .net "q", 0 0, L_0x16c4ec0;  alias, 1 drivers
S_0x165aa70 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x165a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c47d0 .functor NOT 1, L_0x16c4290, C4<0>, C4<0>, C4<0>;
L_0x16c48f0 .functor AND 1, L_0x16c4290, L_0x16c46f0, C4<1>, C4<1>;
L_0x16c4980 .functor AND 1, L_0x16c46f0, L_0x16c47d0, C4<1>, C4<1>;
L_0x16c4a80 .functor NOR 1, L_0x16c48f0, L_0x16c4af0, C4<0>, C4<0>;
L_0x16c4af0 .functor NOR 1, L_0x16c4a80, L_0x16c4980, C4<0>, C4<0>;
v0x165ace0_0 .net "clk", 0 0, L_0x16c46f0;  alias, 1 drivers
v0x165adc0_0 .net "d", 0 0, L_0x16c4290;  alias, 1 drivers
v0x165ae80_0 .net "n_d", 0 0, L_0x16c47d0;  1 drivers
v0x165af50_0 .net "q", 0 0, L_0x16c4af0;  alias, 1 drivers
v0x165b030_0 .net "r", 0 0, L_0x16c4980;  1 drivers
v0x165b140_0 .net "s", 0 0, L_0x16c48f0;  1 drivers
v0x165b200_0 .net "w", 0 0, L_0x16c4a80;  1 drivers
S_0x165b340 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x165a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c4c40 .functor NOT 1, L_0x16c4af0, C4<0>, C4<0>, C4<0>;
L_0x16c4cb0 .functor AND 1, L_0x16c4af0, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16c4d40 .functor AND 1, v0x16b04a0_0, L_0x16c4c40, C4<1>, C4<1>;
L_0x16c4e00 .functor NOR 1, L_0x16c4cb0, L_0x16c4ec0, C4<0>, C4<0>;
L_0x16c4ec0 .functor NOR 1, L_0x16c4e00, L_0x16c4d40, C4<0>, C4<0>;
v0x165b570_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x165b630_0 .net "d", 0 0, L_0x16c4af0;  alias, 1 drivers
v0x165b6f0_0 .net "n_d", 0 0, L_0x16c4c40;  1 drivers
v0x165b7c0_0 .net "q", 0 0, L_0x16c4ec0;  alias, 1 drivers
v0x165b860_0 .net "r", 0 0, L_0x16c4d40;  1 drivers
v0x165b970_0 .net "s", 0 0, L_0x16c4cb0;  1 drivers
v0x165ba30_0 .net "w", 0 0, L_0x16c4e00;  1 drivers
S_0x165bf80 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x165a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16c4370 .functor NOT 1, L_0x16b3270, C4<0>, C4<0>, C4<0>;
L_0x16c4400 .functor AND 1, L_0x16c4370, L_0x16c4ec0, C4<1>, C4<1>;
L_0x16c4570 .functor AND 1, L_0x16b3270, L_0x16c4fd0, C4<1>, C4<1>;
L_0x16c45e0 .functor OR 1, L_0x16c4400, L_0x16c4570, C4<0>, C4<0>;
v0x165c200_0 .net "in0", 0 0, L_0x16c4ec0;  alias, 1 drivers
v0x165c2f0_0 .net "in1", 0 0, L_0x16c4fd0;  alias, 1 drivers
v0x165c390_0 .net "minterm1", 0 0, L_0x16c4400;  1 drivers
v0x165c430_0 .net "minterm2", 0 0, L_0x16c4570;  1 drivers
v0x165c4f0_0 .net "n_sel", 0 0, L_0x16c4370;  1 drivers
v0x165c600_0 .net "out", 0 0, L_0x16c45e0;  alias, 1 drivers
v0x165c6e0_0 .net "sel", 0 0, L_0x16b3270;  alias, 1 drivers
S_0x165ce70 .scope module, "dffr11" "DFFRE_GL" 14 119, 15 14 0, S_0x16550a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16c5070 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16c50e0 .functor AND 1, L_0x16c5480, L_0x16c5070, C4<1>, C4<1>;
v0x165f0a0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x165f160_0 .net "d", 0 0, L_0x16c5e70;  1 drivers
v0x165f220_0 .net "din", 0 0, L_0x16c50e0;  1 drivers
v0x165f340_0 .net "en", 0 0, L_0x16b3270;  alias, 1 drivers
v0x165f3e0_0 .net "mux_out", 0 0, L_0x16c5480;  1 drivers
v0x165f4d0_0 .net "n_rst", 0 0, L_0x16c5070;  1 drivers
v0x165f570_0 .net "q", 0 0, L_0x16c5d60;  1 drivers
v0x165f610_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x165d0d0 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x165ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c5590 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x165e410_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x165e4b0_0 .net "d", 0 0, L_0x16c50e0;  alias, 1 drivers
v0x165e570_0 .net "n1", 0 0, L_0x16c5990;  1 drivers
v0x165e690_0 .net "n_clk", 0 0, L_0x16c5590;  1 drivers
v0x165e730_0 .net "q", 0 0, L_0x16c5d60;  alias, 1 drivers
S_0x165d340 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x165d0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c5670 .functor NOT 1, L_0x16c50e0, C4<0>, C4<0>, C4<0>;
L_0x16c5790 .functor AND 1, L_0x16c50e0, L_0x16c5590, C4<1>, C4<1>;
L_0x16c5820 .functor AND 1, L_0x16c5590, L_0x16c5670, C4<1>, C4<1>;
L_0x16c5920 .functor NOR 1, L_0x16c5790, L_0x16c5990, C4<0>, C4<0>;
L_0x16c5990 .functor NOR 1, L_0x16c5920, L_0x16c5820, C4<0>, C4<0>;
v0x165d5b0_0 .net "clk", 0 0, L_0x16c5590;  alias, 1 drivers
v0x165d690_0 .net "d", 0 0, L_0x16c50e0;  alias, 1 drivers
v0x165d750_0 .net "n_d", 0 0, L_0x16c5670;  1 drivers
v0x165d7f0_0 .net "q", 0 0, L_0x16c5990;  alias, 1 drivers
v0x165d8d0_0 .net "r", 0 0, L_0x16c5820;  1 drivers
v0x165d9e0_0 .net "s", 0 0, L_0x16c5790;  1 drivers
v0x165daa0_0 .net "w", 0 0, L_0x16c5920;  1 drivers
S_0x165dbe0 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x165d0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c5ae0 .functor NOT 1, L_0x16c5990, C4<0>, C4<0>, C4<0>;
L_0x16c5b50 .functor AND 1, L_0x16c5990, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16c5be0 .functor AND 1, v0x16b04a0_0, L_0x16c5ae0, C4<1>, C4<1>;
L_0x16c5ca0 .functor NOR 1, L_0x16c5b50, L_0x16c5d60, C4<0>, C4<0>;
L_0x16c5d60 .functor NOR 1, L_0x16c5ca0, L_0x16c5be0, C4<0>, C4<0>;
v0x165de10_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x165ded0_0 .net "d", 0 0, L_0x16c5990;  alias, 1 drivers
v0x165df90_0 .net "n_d", 0 0, L_0x16c5ae0;  1 drivers
v0x165e060_0 .net "q", 0 0, L_0x16c5d60;  alias, 1 drivers
v0x165e100_0 .net "r", 0 0, L_0x16c5be0;  1 drivers
v0x165e210_0 .net "s", 0 0, L_0x16c5b50;  1 drivers
v0x165e2d0_0 .net "w", 0 0, L_0x16c5ca0;  1 drivers
S_0x165e820 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x165ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16c5210 .functor NOT 1, L_0x16b3270, C4<0>, C4<0>, C4<0>;
L_0x16c52a0 .functor AND 1, L_0x16c5210, L_0x16c5d60, C4<1>, C4<1>;
L_0x16c5410 .functor AND 1, L_0x16b3270, L_0x16c5e70, C4<1>, C4<1>;
L_0x16c5480 .functor OR 1, L_0x16c52a0, L_0x16c5410, C4<0>, C4<0>;
v0x165eaa0_0 .net "in0", 0 0, L_0x16c5d60;  alias, 1 drivers
v0x165eb90_0 .net "in1", 0 0, L_0x16c5e70;  alias, 1 drivers
v0x165ec30_0 .net "minterm1", 0 0, L_0x16c52a0;  1 drivers
v0x165ecd0_0 .net "minterm2", 0 0, L_0x16c5410;  1 drivers
v0x165ed90_0 .net "n_sel", 0 0, L_0x16c5210;  1 drivers
v0x165eea0_0 .net "out", 0 0, L_0x16c5480;  alias, 1 drivers
v0x165ef80_0 .net "sel", 0 0, L_0x16b3270;  alias, 1 drivers
S_0x165f710 .scope module, "dffr12" "DFFRE_GL" 14 128, 15 14 0, S_0x16550a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16c5f80 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16c5ff0 .functor AND 1, L_0x16c6390, L_0x16c5f80, C4<1>, C4<1>;
v0x1661aa0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1661b60_0 .net "d", 0 0, L_0x16c6d80;  1 drivers
v0x1661c20_0 .net "din", 0 0, L_0x16c5ff0;  1 drivers
v0x1661d40_0 .net "en", 0 0, L_0x16b3270;  alias, 1 drivers
v0x1661de0_0 .net "mux_out", 0 0, L_0x16c6390;  1 drivers
v0x1661ed0_0 .net "n_rst", 0 0, L_0x16c5f80;  1 drivers
v0x1661f70_0 .net "q", 0 0, L_0x16c6c70;  1 drivers
v0x1662010_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x165f9c0 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x165f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c64a0 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x1660d00_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1660da0_0 .net "d", 0 0, L_0x16c5ff0;  alias, 1 drivers
v0x1660e60_0 .net "n1", 0 0, L_0x16c68a0;  1 drivers
v0x1660f80_0 .net "n_clk", 0 0, L_0x16c64a0;  1 drivers
v0x1661020_0 .net "q", 0 0, L_0x16c6c70;  alias, 1 drivers
S_0x165fc30 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x165f9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c6580 .functor NOT 1, L_0x16c5ff0, C4<0>, C4<0>, C4<0>;
L_0x16c66a0 .functor AND 1, L_0x16c5ff0, L_0x16c64a0, C4<1>, C4<1>;
L_0x16c6730 .functor AND 1, L_0x16c64a0, L_0x16c6580, C4<1>, C4<1>;
L_0x16c6830 .functor NOR 1, L_0x16c66a0, L_0x16c68a0, C4<0>, C4<0>;
L_0x16c68a0 .functor NOR 1, L_0x16c6830, L_0x16c6730, C4<0>, C4<0>;
v0x165fea0_0 .net "clk", 0 0, L_0x16c64a0;  alias, 1 drivers
v0x165ff80_0 .net "d", 0 0, L_0x16c5ff0;  alias, 1 drivers
v0x1660040_0 .net "n_d", 0 0, L_0x16c6580;  1 drivers
v0x16600e0_0 .net "q", 0 0, L_0x16c68a0;  alias, 1 drivers
v0x16601c0_0 .net "r", 0 0, L_0x16c6730;  1 drivers
v0x16602d0_0 .net "s", 0 0, L_0x16c66a0;  1 drivers
v0x1660390_0 .net "w", 0 0, L_0x16c6830;  1 drivers
S_0x16604d0 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x165f9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c69f0 .functor NOT 1, L_0x16c68a0, C4<0>, C4<0>, C4<0>;
L_0x16c6a60 .functor AND 1, L_0x16c68a0, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16c6af0 .functor AND 1, v0x16b04a0_0, L_0x16c69f0, C4<1>, C4<1>;
L_0x16c6bb0 .functor NOR 1, L_0x16c6a60, L_0x16c6c70, C4<0>, C4<0>;
L_0x16c6c70 .functor NOR 1, L_0x16c6bb0, L_0x16c6af0, C4<0>, C4<0>;
v0x1660700_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16607c0_0 .net "d", 0 0, L_0x16c68a0;  alias, 1 drivers
v0x1660880_0 .net "n_d", 0 0, L_0x16c69f0;  1 drivers
v0x1660950_0 .net "q", 0 0, L_0x16c6c70;  alias, 1 drivers
v0x16609f0_0 .net "r", 0 0, L_0x16c6af0;  1 drivers
v0x1660b00_0 .net "s", 0 0, L_0x16c6a60;  1 drivers
v0x1660bc0_0 .net "w", 0 0, L_0x16c6bb0;  1 drivers
S_0x1661110 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x165f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16c6120 .functor NOT 1, L_0x16b3270, C4<0>, C4<0>, C4<0>;
L_0x16c61b0 .functor AND 1, L_0x16c6120, L_0x16c6c70, C4<1>, C4<1>;
L_0x16c6320 .functor AND 1, L_0x16b3270, L_0x16c6d80, C4<1>, C4<1>;
L_0x16c6390 .functor OR 1, L_0x16c61b0, L_0x16c6320, C4<0>, C4<0>;
v0x1661390_0 .net "in0", 0 0, L_0x16c6c70;  alias, 1 drivers
v0x1661480_0 .net "in1", 0 0, L_0x16c6d80;  alias, 1 drivers
v0x1661520_0 .net "minterm1", 0 0, L_0x16c61b0;  1 drivers
v0x16615c0_0 .net "minterm2", 0 0, L_0x16c6320;  1 drivers
v0x1661680_0 .net "n_sel", 0 0, L_0x16c6120;  1 drivers
v0x1661790_0 .net "out", 0 0, L_0x16c6390;  alias, 1 drivers
v0x1661870_0 .net "sel", 0 0, L_0x16b3270;  alias, 1 drivers
S_0x1662110 .scope module, "dffr13" "DFFRE_GL" 14 137, 15 14 0, S_0x16550a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16c6e20 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16c6e90 .functor AND 1, L_0x16c7230, L_0x16c6e20, C4<1>, C4<1>;
v0x1664530_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16645f0_0 .net "d", 0 0, L_0x16c7c20;  1 drivers
v0x16646b0_0 .net "din", 0 0, L_0x16c6e90;  1 drivers
v0x16647d0_0 .net "en", 0 0, L_0x16b3270;  alias, 1 drivers
v0x1664870_0 .net "mux_out", 0 0, L_0x16c7230;  1 drivers
v0x1664960_0 .net "n_rst", 0 0, L_0x16c6e20;  1 drivers
v0x1664a00_0 .net "q", 0 0, L_0x16c7b10;  1 drivers
v0x1664aa0_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x1662320 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x1662110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c7340 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x1663690_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1663940_0 .net "d", 0 0, L_0x16c6e90;  alias, 1 drivers
v0x1663a00_0 .net "n1", 0 0, L_0x16c7740;  1 drivers
v0x1663b20_0 .net "n_clk", 0 0, L_0x16c7340;  1 drivers
v0x1663bc0_0 .net "q", 0 0, L_0x16c7b10;  alias, 1 drivers
S_0x1662590 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x1662320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c7420 .functor NOT 1, L_0x16c6e90, C4<0>, C4<0>, C4<0>;
L_0x16c7540 .functor AND 1, L_0x16c6e90, L_0x16c7340, C4<1>, C4<1>;
L_0x16c75d0 .functor AND 1, L_0x16c7340, L_0x16c7420, C4<1>, C4<1>;
L_0x16c76d0 .functor NOR 1, L_0x16c7540, L_0x16c7740, C4<0>, C4<0>;
L_0x16c7740 .functor NOR 1, L_0x16c76d0, L_0x16c75d0, C4<0>, C4<0>;
v0x1662800_0 .net "clk", 0 0, L_0x16c7340;  alias, 1 drivers
v0x16628e0_0 .net "d", 0 0, L_0x16c6e90;  alias, 1 drivers
v0x16629a0_0 .net "n_d", 0 0, L_0x16c7420;  1 drivers
v0x1662a70_0 .net "q", 0 0, L_0x16c7740;  alias, 1 drivers
v0x1662b50_0 .net "r", 0 0, L_0x16c75d0;  1 drivers
v0x1662c60_0 .net "s", 0 0, L_0x16c7540;  1 drivers
v0x1662d20_0 .net "w", 0 0, L_0x16c76d0;  1 drivers
S_0x1662e60 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x1662320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c7890 .functor NOT 1, L_0x16c7740, C4<0>, C4<0>, C4<0>;
L_0x16c7900 .functor AND 1, L_0x16c7740, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16c7990 .functor AND 1, v0x16b04a0_0, L_0x16c7890, C4<1>, C4<1>;
L_0x16c7a50 .functor NOR 1, L_0x16c7900, L_0x16c7b10, C4<0>, C4<0>;
L_0x16c7b10 .functor NOR 1, L_0x16c7a50, L_0x16c7990, C4<0>, C4<0>;
v0x1663090_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1663150_0 .net "d", 0 0, L_0x16c7740;  alias, 1 drivers
v0x1663210_0 .net "n_d", 0 0, L_0x16c7890;  1 drivers
v0x16632e0_0 .net "q", 0 0, L_0x16c7b10;  alias, 1 drivers
v0x1663380_0 .net "r", 0 0, L_0x16c7990;  1 drivers
v0x1663490_0 .net "s", 0 0, L_0x16c7900;  1 drivers
v0x1663550_0 .net "w", 0 0, L_0x16c7a50;  1 drivers
S_0x1663cb0 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x1662110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16c6fc0 .functor NOT 1, L_0x16b3270, C4<0>, C4<0>, C4<0>;
L_0x16c7050 .functor AND 1, L_0x16c6fc0, L_0x16c7b10, C4<1>, C4<1>;
L_0x16c71c0 .functor AND 1, L_0x16b3270, L_0x16c7c20, C4<1>, C4<1>;
L_0x16c7230 .functor OR 1, L_0x16c7050, L_0x16c71c0, C4<0>, C4<0>;
v0x1663f30_0 .net "in0", 0 0, L_0x16c7b10;  alias, 1 drivers
v0x1664020_0 .net "in1", 0 0, L_0x16c7c20;  alias, 1 drivers
v0x16640c0_0 .net "minterm1", 0 0, L_0x16c7050;  1 drivers
v0x1664160_0 .net "minterm2", 0 0, L_0x16c71c0;  1 drivers
v0x1664220_0 .net "n_sel", 0 0, L_0x16c6fc0;  1 drivers
v0x1664330_0 .net "out", 0 0, L_0x16c7230;  alias, 1 drivers
v0x1664410_0 .net "sel", 0 0, L_0x16b3270;  alias, 1 drivers
S_0x1664ba0 .scope module, "dffr14" "DFFRE_GL" 14 146, 15 14 0, S_0x16550a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16c5f10 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16c7d40 .functor AND 1, L_0x16c88f0, L_0x16c5f10, C4<1>, C4<1>;
v0x1666e00_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1666ec0_0 .net "d", 0 0, L_0x16c92b0;  1 drivers
v0x1666f80_0 .net "din", 0 0, L_0x16c7d40;  1 drivers
v0x16670a0_0 .net "en", 0 0, L_0x16b3270;  alias, 1 drivers
v0x1667140_0 .net "mux_out", 0 0, L_0x16c88f0;  1 drivers
v0x1667230_0 .net "n_rst", 0 0, L_0x16c5f10;  1 drivers
v0x16672d0_0 .net "q", 0 0, L_0x16c91a0;  1 drivers
v0x1667370_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x1664e00 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x1664ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c8a00 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x1666170_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1666210_0 .net "d", 0 0, L_0x16c7d40;  alias, 1 drivers
v0x16662d0_0 .net "n1", 0 0, L_0x16c8da0;  1 drivers
v0x16663f0_0 .net "n_clk", 0 0, L_0x16c8a00;  1 drivers
v0x1666490_0 .net "q", 0 0, L_0x16c91a0;  alias, 1 drivers
S_0x1665070 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x1664e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c8ac0 .functor NOT 1, L_0x16c7d40, C4<0>, C4<0>, C4<0>;
L_0x16c8bc0 .functor AND 1, L_0x16c7d40, L_0x16c8a00, C4<1>, C4<1>;
L_0x16c8c30 .functor AND 1, L_0x16c8a00, L_0x16c8ac0, C4<1>, C4<1>;
L_0x16c8d30 .functor NOR 1, L_0x16c8bc0, L_0x16c8da0, C4<0>, C4<0>;
L_0x16c8da0 .functor NOR 1, L_0x16c8d30, L_0x16c8c30, C4<0>, C4<0>;
v0x16652e0_0 .net "clk", 0 0, L_0x16c8a00;  alias, 1 drivers
v0x16653c0_0 .net "d", 0 0, L_0x16c7d40;  alias, 1 drivers
v0x1665480_0 .net "n_d", 0 0, L_0x16c8ac0;  1 drivers
v0x1665550_0 .net "q", 0 0, L_0x16c8da0;  alias, 1 drivers
v0x1665630_0 .net "r", 0 0, L_0x16c8c30;  1 drivers
v0x1665740_0 .net "s", 0 0, L_0x16c8bc0;  1 drivers
v0x1665800_0 .net "w", 0 0, L_0x16c8d30;  1 drivers
S_0x1665940 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x1664e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c8ef0 .functor NOT 1, L_0x16c8da0, C4<0>, C4<0>, C4<0>;
L_0x16c8f60 .functor AND 1, L_0x16c8da0, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16c8ff0 .functor AND 1, v0x16b04a0_0, L_0x16c8ef0, C4<1>, C4<1>;
L_0x16c90b0 .functor NOR 1, L_0x16c8f60, L_0x16c91a0, C4<0>, C4<0>;
L_0x16c91a0 .functor NOR 1, L_0x16c90b0, L_0x16c8ff0, C4<0>, C4<0>;
v0x1665b70_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1665c30_0 .net "d", 0 0, L_0x16c8da0;  alias, 1 drivers
v0x1665cf0_0 .net "n_d", 0 0, L_0x16c8ef0;  1 drivers
v0x1665dc0_0 .net "q", 0 0, L_0x16c91a0;  alias, 1 drivers
v0x1665e60_0 .net "r", 0 0, L_0x16c8ff0;  1 drivers
v0x1665f70_0 .net "s", 0 0, L_0x16c8f60;  1 drivers
v0x1666030_0 .net "w", 0 0, L_0x16c90b0;  1 drivers
S_0x1666580 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x1664ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16c7e70 .functor NOT 1, L_0x16b3270, C4<0>, C4<0>, C4<0>;
L_0x16c7f00 .functor AND 1, L_0x16c7e70, L_0x16c91a0, C4<1>, C4<1>;
L_0x16c8070 .functor AND 1, L_0x16b3270, L_0x16c92b0, C4<1>, C4<1>;
L_0x16c88f0 .functor OR 1, L_0x16c7f00, L_0x16c8070, C4<0>, C4<0>;
v0x1666800_0 .net "in0", 0 0, L_0x16c91a0;  alias, 1 drivers
v0x16668f0_0 .net "in1", 0 0, L_0x16c92b0;  alias, 1 drivers
v0x1666990_0 .net "minterm1", 0 0, L_0x16c7f00;  1 drivers
v0x1666a30_0 .net "minterm2", 0 0, L_0x16c8070;  1 drivers
v0x1666af0_0 .net "n_sel", 0 0, L_0x16c7e70;  1 drivers
v0x1666c00_0 .net "out", 0 0, L_0x16c88f0;  alias, 1 drivers
v0x1666ce0_0 .net "sel", 0 0, L_0x16b3270;  alias, 1 drivers
S_0x1667470 .scope module, "dffr15" "DFFRE_GL" 14 155, 15 14 0, S_0x16550a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16c9350 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16c93c0 .functor AND 1, L_0x16c9760, L_0x16c9350, C4<1>, C4<1>;
v0x16696d0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1669790_0 .net "d", 0 0, L_0x16ca150;  1 drivers
v0x1669850_0 .net "din", 0 0, L_0x16c93c0;  1 drivers
v0x1669970_0 .net "en", 0 0, L_0x16b3270;  alias, 1 drivers
v0x1669a10_0 .net "mux_out", 0 0, L_0x16c9760;  1 drivers
v0x1669b00_0 .net "n_rst", 0 0, L_0x16c9350;  1 drivers
v0x1669ba0_0 .net "q", 0 0, L_0x16ca040;  1 drivers
v0x1669c40_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x16676d0 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x1667470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c9870 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x1668a40_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1668ae0_0 .net "d", 0 0, L_0x16c93c0;  alias, 1 drivers
v0x1668ba0_0 .net "n1", 0 0, L_0x16c9c70;  1 drivers
v0x1668cc0_0 .net "n_clk", 0 0, L_0x16c9870;  1 drivers
v0x1668d60_0 .net "q", 0 0, L_0x16ca040;  alias, 1 drivers
S_0x1667940 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x16676d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c9950 .functor NOT 1, L_0x16c93c0, C4<0>, C4<0>, C4<0>;
L_0x16c9a70 .functor AND 1, L_0x16c93c0, L_0x16c9870, C4<1>, C4<1>;
L_0x16c9b00 .functor AND 1, L_0x16c9870, L_0x16c9950, C4<1>, C4<1>;
L_0x16c9c00 .functor NOR 1, L_0x16c9a70, L_0x16c9c70, C4<0>, C4<0>;
L_0x16c9c70 .functor NOR 1, L_0x16c9c00, L_0x16c9b00, C4<0>, C4<0>;
v0x1667bb0_0 .net "clk", 0 0, L_0x16c9870;  alias, 1 drivers
v0x1667c90_0 .net "d", 0 0, L_0x16c93c0;  alias, 1 drivers
v0x1667d50_0 .net "n_d", 0 0, L_0x16c9950;  1 drivers
v0x1667e20_0 .net "q", 0 0, L_0x16c9c70;  alias, 1 drivers
v0x1667f00_0 .net "r", 0 0, L_0x16c9b00;  1 drivers
v0x1668010_0 .net "s", 0 0, L_0x16c9a70;  1 drivers
v0x16680d0_0 .net "w", 0 0, L_0x16c9c00;  1 drivers
S_0x1668210 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x16676d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c9dc0 .functor NOT 1, L_0x16c9c70, C4<0>, C4<0>, C4<0>;
L_0x16c9e30 .functor AND 1, L_0x16c9c70, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16c9ec0 .functor AND 1, v0x16b04a0_0, L_0x16c9dc0, C4<1>, C4<1>;
L_0x16c9f80 .functor NOR 1, L_0x16c9e30, L_0x16ca040, C4<0>, C4<0>;
L_0x16ca040 .functor NOR 1, L_0x16c9f80, L_0x16c9ec0, C4<0>, C4<0>;
v0x1668440_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1668500_0 .net "d", 0 0, L_0x16c9c70;  alias, 1 drivers
v0x16685c0_0 .net "n_d", 0 0, L_0x16c9dc0;  1 drivers
v0x1668690_0 .net "q", 0 0, L_0x16ca040;  alias, 1 drivers
v0x1668730_0 .net "r", 0 0, L_0x16c9ec0;  1 drivers
v0x1668840_0 .net "s", 0 0, L_0x16c9e30;  1 drivers
v0x1668900_0 .net "w", 0 0, L_0x16c9f80;  1 drivers
S_0x1668e50 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x1667470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16c94f0 .functor NOT 1, L_0x16b3270, C4<0>, C4<0>, C4<0>;
L_0x16c9580 .functor AND 1, L_0x16c94f0, L_0x16ca040, C4<1>, C4<1>;
L_0x16c96f0 .functor AND 1, L_0x16b3270, L_0x16ca150, C4<1>, C4<1>;
L_0x16c9760 .functor OR 1, L_0x16c9580, L_0x16c96f0, C4<0>, C4<0>;
v0x16690d0_0 .net "in0", 0 0, L_0x16ca040;  alias, 1 drivers
v0x16691c0_0 .net "in1", 0 0, L_0x16ca150;  alias, 1 drivers
v0x1669260_0 .net "minterm1", 0 0, L_0x16c9580;  1 drivers
v0x1669300_0 .net "minterm2", 0 0, L_0x16c96f0;  1 drivers
v0x16693c0_0 .net "n_sel", 0 0, L_0x16c94f0;  1 drivers
v0x16694d0_0 .net "out", 0 0, L_0x16c9760;  alias, 1 drivers
v0x16695b0_0 .net "sel", 0 0, L_0x16b3270;  alias, 1 drivers
S_0x1669d40 .scope module, "dffr2" "DFFRE_GL" 14 38, 15 14 0, S_0x16550a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16bc8a0 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16bc910 .functor AND 1, L_0x16bcc00, L_0x16bc8a0, C4<1>, C4<1>;
v0x166c1f0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x166c2b0_0 .net "d", 0 0, L_0x16bd570;  1 drivers
v0x166c370_0 .net "din", 0 0, L_0x16bc910;  1 drivers
v0x166c490_0 .net "en", 0 0, L_0x16b3270;  alias, 1 drivers
v0x166c530_0 .net "mux_out", 0 0, L_0x16bcc00;  1 drivers
v0x166c620_0 .net "n_rst", 0 0, L_0x16bc8a0;  1 drivers
v0x166c6c0_0 .net "q", 0 0, L_0x16bd460;  1 drivers
v0x166c760_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x1669fa0 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x1669d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16bcd10 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x166b350_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x166b3f0_0 .net "d", 0 0, L_0x16bc910;  alias, 1 drivers
v0x166b4b0_0 .net "n1", 0 0, L_0x16bd0b0;  1 drivers
v0x166b5d0_0 .net "n_clk", 0 0, L_0x16bcd10;  1 drivers
v0x166b670_0 .net "q", 0 0, L_0x16bd460;  alias, 1 drivers
S_0x166a1c0 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x1669fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16bcdd0 .functor NOT 1, L_0x16bc910, C4<0>, C4<0>, C4<0>;
L_0x16bced0 .functor AND 1, L_0x16bc910, L_0x16bcd10, C4<1>, C4<1>;
L_0x16bcf40 .functor AND 1, L_0x16bcd10, L_0x16bcdd0, C4<1>, C4<1>;
L_0x16bd040 .functor NOR 1, L_0x16bced0, L_0x16bd0b0, C4<0>, C4<0>;
L_0x16bd0b0 .functor NOR 1, L_0x16bd040, L_0x16bcf40, C4<0>, C4<0>;
v0x166a430_0 .net "clk", 0 0, L_0x16bcd10;  alias, 1 drivers
v0x166a510_0 .net "d", 0 0, L_0x16bc910;  alias, 1 drivers
v0x166a5d0_0 .net "n_d", 0 0, L_0x16bcdd0;  1 drivers
v0x166a6a0_0 .net "q", 0 0, L_0x16bd0b0;  alias, 1 drivers
v0x166a810_0 .net "r", 0 0, L_0x16bcf40;  1 drivers
v0x166a920_0 .net "s", 0 0, L_0x16bced0;  1 drivers
v0x166a9e0_0 .net "w", 0 0, L_0x16bd040;  1 drivers
S_0x166ab20 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x1669fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16bd200 .functor NOT 1, L_0x16bd0b0, C4<0>, C4<0>, C4<0>;
L_0x16bd270 .functor AND 1, L_0x16bd0b0, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16bd2e0 .functor AND 1, v0x16b04a0_0, L_0x16bd200, C4<1>, C4<1>;
L_0x16bd3a0 .functor NOR 1, L_0x16bd270, L_0x16bd460, C4<0>, C4<0>;
L_0x16bd460 .functor NOR 1, L_0x16bd3a0, L_0x16bd2e0, C4<0>, C4<0>;
v0x166ad50_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x166ae10_0 .net "d", 0 0, L_0x16bd0b0;  alias, 1 drivers
v0x166aed0_0 .net "n_d", 0 0, L_0x16bd200;  1 drivers
v0x166afa0_0 .net "q", 0 0, L_0x16bd460;  alias, 1 drivers
v0x166b040_0 .net "r", 0 0, L_0x16bd2e0;  1 drivers
v0x166b150_0 .net "s", 0 0, L_0x16bd270;  1 drivers
v0x166b210_0 .net "w", 0 0, L_0x16bd3a0;  1 drivers
S_0x166b760 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x1669d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16bc9d0 .functor NOT 1, L_0x16b3270, C4<0>, C4<0>, C4<0>;
L_0x16bca40 .functor AND 1, L_0x16bc9d0, L_0x16bd460, C4<1>, C4<1>;
L_0x16bcb90 .functor AND 1, L_0x16b3270, L_0x16bd570, C4<1>, C4<1>;
L_0x16bcc00 .functor OR 1, L_0x16bca40, L_0x16bcb90, C4<0>, C4<0>;
v0x166b9e0_0 .net "in0", 0 0, L_0x16bd460;  alias, 1 drivers
v0x166bad0_0 .net "in1", 0 0, L_0x16bd570;  alias, 1 drivers
v0x166bb70_0 .net "minterm1", 0 0, L_0x16bca40;  1 drivers
v0x166bc10_0 .net "minterm2", 0 0, L_0x16bcb90;  1 drivers
v0x166bcd0_0 .net "n_sel", 0 0, L_0x16bc9d0;  1 drivers
v0x166bde0_0 .net "out", 0 0, L_0x16bcc00;  alias, 1 drivers
v0x166bec0_0 .net "sel", 0 0, L_0x16b3270;  alias, 1 drivers
S_0x166c860 .scope module, "dffr3" "DFFRE_GL" 14 47, 15 14 0, S_0x16550a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16bd610 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16bd680 .functor AND 1, L_0x16bd9c0, L_0x16bd610, C4<1>, C4<1>;
v0x166eac0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x166eb80_0 .net "d", 0 0, L_0x16be330;  1 drivers
v0x166ec40_0 .net "din", 0 0, L_0x16bd680;  1 drivers
v0x166ed60_0 .net "en", 0 0, L_0x16b3270;  alias, 1 drivers
v0x166ee00_0 .net "mux_out", 0 0, L_0x16bd9c0;  1 drivers
v0x166eef0_0 .net "n_rst", 0 0, L_0x16bd610;  1 drivers
v0x166ef90_0 .net "q", 0 0, L_0x16be220;  1 drivers
v0x166f030_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x166cac0 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x166c860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16bdad0 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x166de30_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x166ded0_0 .net "d", 0 0, L_0x16bd680;  alias, 1 drivers
v0x166df90_0 .net "n1", 0 0, L_0x16bde70;  1 drivers
v0x166e0b0_0 .net "n_clk", 0 0, L_0x16bdad0;  1 drivers
v0x166e150_0 .net "q", 0 0, L_0x16be220;  alias, 1 drivers
S_0x166cd30 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x166cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16bdb90 .functor NOT 1, L_0x16bd680, C4<0>, C4<0>, C4<0>;
L_0x16bdc90 .functor AND 1, L_0x16bd680, L_0x16bdad0, C4<1>, C4<1>;
L_0x16bdd00 .functor AND 1, L_0x16bdad0, L_0x16bdb90, C4<1>, C4<1>;
L_0x16bde00 .functor NOR 1, L_0x16bdc90, L_0x16bde70, C4<0>, C4<0>;
L_0x16bde70 .functor NOR 1, L_0x16bde00, L_0x16bdd00, C4<0>, C4<0>;
v0x166cfa0_0 .net "clk", 0 0, L_0x16bdad0;  alias, 1 drivers
v0x166d080_0 .net "d", 0 0, L_0x16bd680;  alias, 1 drivers
v0x166d140_0 .net "n_d", 0 0, L_0x16bdb90;  1 drivers
v0x166d210_0 .net "q", 0 0, L_0x16bde70;  alias, 1 drivers
v0x166d2f0_0 .net "r", 0 0, L_0x16bdd00;  1 drivers
v0x166d400_0 .net "s", 0 0, L_0x16bdc90;  1 drivers
v0x166d4c0_0 .net "w", 0 0, L_0x16bde00;  1 drivers
S_0x166d600 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x166cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16bdfc0 .functor NOT 1, L_0x16bde70, C4<0>, C4<0>, C4<0>;
L_0x16be030 .functor AND 1, L_0x16bde70, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16be0a0 .functor AND 1, v0x16b04a0_0, L_0x16bdfc0, C4<1>, C4<1>;
L_0x16be160 .functor NOR 1, L_0x16be030, L_0x16be220, C4<0>, C4<0>;
L_0x16be220 .functor NOR 1, L_0x16be160, L_0x16be0a0, C4<0>, C4<0>;
v0x166d830_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x166d8f0_0 .net "d", 0 0, L_0x16bde70;  alias, 1 drivers
v0x166d9b0_0 .net "n_d", 0 0, L_0x16bdfc0;  1 drivers
v0x166da80_0 .net "q", 0 0, L_0x16be220;  alias, 1 drivers
v0x166db20_0 .net "r", 0 0, L_0x16be0a0;  1 drivers
v0x166dc30_0 .net "s", 0 0, L_0x16be030;  1 drivers
v0x166dcf0_0 .net "w", 0 0, L_0x16be160;  1 drivers
S_0x166e240 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x166c860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16bd790 .functor NOT 1, L_0x16b3270, C4<0>, C4<0>, C4<0>;
L_0x16bd800 .functor AND 1, L_0x16bd790, L_0x16be220, C4<1>, C4<1>;
L_0x16bd950 .functor AND 1, L_0x16b3270, L_0x16be330, C4<1>, C4<1>;
L_0x16bd9c0 .functor OR 1, L_0x16bd800, L_0x16bd950, C4<0>, C4<0>;
v0x166e4c0_0 .net "in0", 0 0, L_0x16be220;  alias, 1 drivers
v0x166e5b0_0 .net "in1", 0 0, L_0x16be330;  alias, 1 drivers
v0x166e650_0 .net "minterm1", 0 0, L_0x16bd800;  1 drivers
v0x166e6f0_0 .net "minterm2", 0 0, L_0x16bd950;  1 drivers
v0x166e7b0_0 .net "n_sel", 0 0, L_0x16bd790;  1 drivers
v0x166e8c0_0 .net "out", 0 0, L_0x16bd9c0;  alias, 1 drivers
v0x166e9a0_0 .net "sel", 0 0, L_0x16b3270;  alias, 1 drivers
S_0x166f130 .scope module, "dffr4" "DFFRE_GL" 14 56, 15 14 0, S_0x16550a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16be3d0 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16be440 .functor AND 1, L_0x16be780, L_0x16be3d0, C4<1>, C4<1>;
v0x1671390_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1671450_0 .net "d", 0 0, L_0x16bf0f0;  1 drivers
v0x1671510_0 .net "din", 0 0, L_0x16be440;  1 drivers
v0x1671630_0 .net "en", 0 0, L_0x16b3270;  alias, 1 drivers
v0x16716d0_0 .net "mux_out", 0 0, L_0x16be780;  1 drivers
v0x16717c0_0 .net "n_rst", 0 0, L_0x16be3d0;  1 drivers
v0x1671860_0 .net "q", 0 0, L_0x16befe0;  1 drivers
v0x1671900_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x166f390 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x166f130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16be890 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x1670700_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16707a0_0 .net "d", 0 0, L_0x16be440;  alias, 1 drivers
v0x1670860_0 .net "n1", 0 0, L_0x16bec30;  1 drivers
v0x1670980_0 .net "n_clk", 0 0, L_0x16be890;  1 drivers
v0x1670a20_0 .net "q", 0 0, L_0x16befe0;  alias, 1 drivers
S_0x166f600 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x166f390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16be950 .functor NOT 1, L_0x16be440, C4<0>, C4<0>, C4<0>;
L_0x16bea50 .functor AND 1, L_0x16be440, L_0x16be890, C4<1>, C4<1>;
L_0x16beac0 .functor AND 1, L_0x16be890, L_0x16be950, C4<1>, C4<1>;
L_0x16bebc0 .functor NOR 1, L_0x16bea50, L_0x16bec30, C4<0>, C4<0>;
L_0x16bec30 .functor NOR 1, L_0x16bebc0, L_0x16beac0, C4<0>, C4<0>;
v0x166f870_0 .net "clk", 0 0, L_0x16be890;  alias, 1 drivers
v0x166f950_0 .net "d", 0 0, L_0x16be440;  alias, 1 drivers
v0x166fa10_0 .net "n_d", 0 0, L_0x16be950;  1 drivers
v0x166fae0_0 .net "q", 0 0, L_0x16bec30;  alias, 1 drivers
v0x166fbc0_0 .net "r", 0 0, L_0x16beac0;  1 drivers
v0x166fcd0_0 .net "s", 0 0, L_0x16bea50;  1 drivers
v0x166fd90_0 .net "w", 0 0, L_0x16bebc0;  1 drivers
S_0x166fed0 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x166f390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16bed80 .functor NOT 1, L_0x16bec30, C4<0>, C4<0>, C4<0>;
L_0x16bedf0 .functor AND 1, L_0x16bec30, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16bee60 .functor AND 1, v0x16b04a0_0, L_0x16bed80, C4<1>, C4<1>;
L_0x16bef20 .functor NOR 1, L_0x16bedf0, L_0x16befe0, C4<0>, C4<0>;
L_0x16befe0 .functor NOR 1, L_0x16bef20, L_0x16bee60, C4<0>, C4<0>;
v0x1670100_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16701c0_0 .net "d", 0 0, L_0x16bec30;  alias, 1 drivers
v0x1670280_0 .net "n_d", 0 0, L_0x16bed80;  1 drivers
v0x1670350_0 .net "q", 0 0, L_0x16befe0;  alias, 1 drivers
v0x16703f0_0 .net "r", 0 0, L_0x16bee60;  1 drivers
v0x1670500_0 .net "s", 0 0, L_0x16bedf0;  1 drivers
v0x16705c0_0 .net "w", 0 0, L_0x16bef20;  1 drivers
S_0x1670b10 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x166f130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16be550 .functor NOT 1, L_0x16b3270, C4<0>, C4<0>, C4<0>;
L_0x16be5c0 .functor AND 1, L_0x16be550, L_0x16befe0, C4<1>, C4<1>;
L_0x16be710 .functor AND 1, L_0x16b3270, L_0x16bf0f0, C4<1>, C4<1>;
L_0x16be780 .functor OR 1, L_0x16be5c0, L_0x16be710, C4<0>, C4<0>;
v0x1670d90_0 .net "in0", 0 0, L_0x16befe0;  alias, 1 drivers
v0x1670e80_0 .net "in1", 0 0, L_0x16bf0f0;  alias, 1 drivers
v0x1670f20_0 .net "minterm1", 0 0, L_0x16be5c0;  1 drivers
v0x1670fc0_0 .net "minterm2", 0 0, L_0x16be710;  1 drivers
v0x1671080_0 .net "n_sel", 0 0, L_0x16be550;  1 drivers
v0x1671190_0 .net "out", 0 0, L_0x16be780;  alias, 1 drivers
v0x1671270_0 .net "sel", 0 0, L_0x16b3270;  alias, 1 drivers
S_0x1671a00 .scope module, "dffr5" "DFFRE_GL" 14 65, 15 14 0, S_0x16550a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16bf190 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16bf200 .functor AND 1, L_0x16bf540, L_0x16bf190, C4<1>, C4<1>;
v0x1673c60_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1673d20_0 .net "d", 0 0, L_0x16bfeb0;  1 drivers
v0x1673de0_0 .net "din", 0 0, L_0x16bf200;  1 drivers
v0x1673f00_0 .net "en", 0 0, L_0x16b3270;  alias, 1 drivers
v0x1673fa0_0 .net "mux_out", 0 0, L_0x16bf540;  1 drivers
v0x1674090_0 .net "n_rst", 0 0, L_0x16bf190;  1 drivers
v0x1674130_0 .net "q", 0 0, L_0x16bfda0;  1 drivers
v0x16741d0_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x1671c60 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x1671a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16bf650 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x1672fd0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1673070_0 .net "d", 0 0, L_0x16bf200;  alias, 1 drivers
v0x1673130_0 .net "n1", 0 0, L_0x16bf9f0;  1 drivers
v0x1673250_0 .net "n_clk", 0 0, L_0x16bf650;  1 drivers
v0x16732f0_0 .net "q", 0 0, L_0x16bfda0;  alias, 1 drivers
S_0x1671ed0 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x1671c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16bf710 .functor NOT 1, L_0x16bf200, C4<0>, C4<0>, C4<0>;
L_0x16bf810 .functor AND 1, L_0x16bf200, L_0x16bf650, C4<1>, C4<1>;
L_0x16bf880 .functor AND 1, L_0x16bf650, L_0x16bf710, C4<1>, C4<1>;
L_0x16bf980 .functor NOR 1, L_0x16bf810, L_0x16bf9f0, C4<0>, C4<0>;
L_0x16bf9f0 .functor NOR 1, L_0x16bf980, L_0x16bf880, C4<0>, C4<0>;
v0x1672140_0 .net "clk", 0 0, L_0x16bf650;  alias, 1 drivers
v0x1672220_0 .net "d", 0 0, L_0x16bf200;  alias, 1 drivers
v0x16722e0_0 .net "n_d", 0 0, L_0x16bf710;  1 drivers
v0x16723b0_0 .net "q", 0 0, L_0x16bf9f0;  alias, 1 drivers
v0x1672490_0 .net "r", 0 0, L_0x16bf880;  1 drivers
v0x16725a0_0 .net "s", 0 0, L_0x16bf810;  1 drivers
v0x1672660_0 .net "w", 0 0, L_0x16bf980;  1 drivers
S_0x16727a0 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x1671c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16bfb40 .functor NOT 1, L_0x16bf9f0, C4<0>, C4<0>, C4<0>;
L_0x16bfbb0 .functor AND 1, L_0x16bf9f0, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16bfc20 .functor AND 1, v0x16b04a0_0, L_0x16bfb40, C4<1>, C4<1>;
L_0x16bfce0 .functor NOR 1, L_0x16bfbb0, L_0x16bfda0, C4<0>, C4<0>;
L_0x16bfda0 .functor NOR 1, L_0x16bfce0, L_0x16bfc20, C4<0>, C4<0>;
v0x16729d0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1672a90_0 .net "d", 0 0, L_0x16bf9f0;  alias, 1 drivers
v0x1672b50_0 .net "n_d", 0 0, L_0x16bfb40;  1 drivers
v0x1672c20_0 .net "q", 0 0, L_0x16bfda0;  alias, 1 drivers
v0x1672cc0_0 .net "r", 0 0, L_0x16bfc20;  1 drivers
v0x1672dd0_0 .net "s", 0 0, L_0x16bfbb0;  1 drivers
v0x1672e90_0 .net "w", 0 0, L_0x16bfce0;  1 drivers
S_0x16733e0 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x1671a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16bf310 .functor NOT 1, L_0x16b3270, C4<0>, C4<0>, C4<0>;
L_0x16bf380 .functor AND 1, L_0x16bf310, L_0x16bfda0, C4<1>, C4<1>;
L_0x16bf4d0 .functor AND 1, L_0x16b3270, L_0x16bfeb0, C4<1>, C4<1>;
L_0x16bf540 .functor OR 1, L_0x16bf380, L_0x16bf4d0, C4<0>, C4<0>;
v0x1673660_0 .net "in0", 0 0, L_0x16bfda0;  alias, 1 drivers
v0x1673750_0 .net "in1", 0 0, L_0x16bfeb0;  alias, 1 drivers
v0x16737f0_0 .net "minterm1", 0 0, L_0x16bf380;  1 drivers
v0x1673890_0 .net "minterm2", 0 0, L_0x16bf4d0;  1 drivers
v0x1673950_0 .net "n_sel", 0 0, L_0x16bf310;  1 drivers
v0x1673a60_0 .net "out", 0 0, L_0x16bf540;  alias, 1 drivers
v0x1673b40_0 .net "sel", 0 0, L_0x16b3270;  alias, 1 drivers
S_0x16742d0 .scope module, "dffr6" "DFFRE_GL" 14 74, 15 14 0, S_0x16550a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16c00a0 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16c0110 .functor AND 1, L_0x16c03c0, L_0x16c00a0, C4<1>, C4<1>;
v0x1676530_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16765f0_0 .net "d", 0 0, L_0x168d0d0;  1 drivers
v0x16766b0_0 .net "din", 0 0, L_0x16c0110;  1 drivers
v0x16767d0_0 .net "en", 0 0, L_0x16b3270;  alias, 1 drivers
v0x1676870_0 .net "mux_out", 0 0, L_0x16c03c0;  1 drivers
v0x1676960_0 .net "n_rst", 0 0, L_0x16c00a0;  1 drivers
v0x1676a00_0 .net "q", 0 0, L_0x168cfc0;  1 drivers
v0x1676aa0_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x1674530 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x16742d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c04d0 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x16758a0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1675940_0 .net "d", 0 0, L_0x16c0110;  alias, 1 drivers
v0x1675a00_0 .net "n1", 0 0, L_0x16c0870;  1 drivers
v0x1675b20_0 .net "n_clk", 0 0, L_0x16c04d0;  1 drivers
v0x1675bc0_0 .net "q", 0 0, L_0x168cfc0;  alias, 1 drivers
S_0x16747a0 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x1674530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c0590 .functor NOT 1, L_0x16c0110, C4<0>, C4<0>, C4<0>;
L_0x16c0690 .functor AND 1, L_0x16c0110, L_0x16c04d0, C4<1>, C4<1>;
L_0x16c0700 .functor AND 1, L_0x16c04d0, L_0x16c0590, C4<1>, C4<1>;
L_0x16c0800 .functor NOR 1, L_0x16c0690, L_0x16c0870, C4<0>, C4<0>;
L_0x16c0870 .functor NOR 1, L_0x16c0800, L_0x16c0700, C4<0>, C4<0>;
v0x1674a10_0 .net "clk", 0 0, L_0x16c04d0;  alias, 1 drivers
v0x1674af0_0 .net "d", 0 0, L_0x16c0110;  alias, 1 drivers
v0x1674bb0_0 .net "n_d", 0 0, L_0x16c0590;  1 drivers
v0x1674c80_0 .net "q", 0 0, L_0x16c0870;  alias, 1 drivers
v0x1674d60_0 .net "r", 0 0, L_0x16c0700;  1 drivers
v0x1674e70_0 .net "s", 0 0, L_0x16c0690;  1 drivers
v0x1674f30_0 .net "w", 0 0, L_0x16c0800;  1 drivers
S_0x1675070 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x1674530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c09c0 .functor NOT 1, L_0x16c0870, C4<0>, C4<0>, C4<0>;
L_0x16c0a30 .functor AND 1, L_0x16c0870, v0x16b04a0_0, C4<1>, C4<1>;
L_0x168ce40 .functor AND 1, v0x16b04a0_0, L_0x16c09c0, C4<1>, C4<1>;
L_0x168cf00 .functor NOR 1, L_0x16c0a30, L_0x168cfc0, C4<0>, C4<0>;
L_0x168cfc0 .functor NOR 1, L_0x168cf00, L_0x168ce40, C4<0>, C4<0>;
v0x16752a0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1675360_0 .net "d", 0 0, L_0x16c0870;  alias, 1 drivers
v0x1675420_0 .net "n_d", 0 0, L_0x16c09c0;  1 drivers
v0x16754f0_0 .net "q", 0 0, L_0x168cfc0;  alias, 1 drivers
v0x1675590_0 .net "r", 0 0, L_0x168ce40;  1 drivers
v0x16756a0_0 .net "s", 0 0, L_0x16c0a30;  1 drivers
v0x1675760_0 .net "w", 0 0, L_0x168cf00;  1 drivers
S_0x1675cb0 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x16742d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16c0220 .functor NOT 1, L_0x16b3270, C4<0>, C4<0>, C4<0>;
L_0x16c0290 .functor AND 1, L_0x16c0220, L_0x168cfc0, C4<1>, C4<1>;
L_0x16c0350 .functor AND 1, L_0x16b3270, L_0x168d0d0, C4<1>, C4<1>;
L_0x16c03c0 .functor OR 1, L_0x16c0290, L_0x16c0350, C4<0>, C4<0>;
v0x1675f30_0 .net "in0", 0 0, L_0x168cfc0;  alias, 1 drivers
v0x1676020_0 .net "in1", 0 0, L_0x168d0d0;  alias, 1 drivers
v0x16760c0_0 .net "minterm1", 0 0, L_0x16c0290;  1 drivers
v0x1676160_0 .net "minterm2", 0 0, L_0x16c0350;  1 drivers
v0x1676220_0 .net "n_sel", 0 0, L_0x16c0220;  1 drivers
v0x1676330_0 .net "out", 0 0, L_0x16c03c0;  alias, 1 drivers
v0x1676410_0 .net "sel", 0 0, L_0x16b3270;  alias, 1 drivers
S_0x1676ba0 .scope module, "dffr7" "DFFRE_GL" 14 83, 15 14 0, S_0x16550a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x168d170 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x168d1e0 .functor AND 1, L_0x168d540, L_0x168d170, C4<1>, C4<1>;
v0x1678e00_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1678ec0_0 .net "d", 0 0, L_0x16c2390;  1 drivers
v0x1678f80_0 .net "din", 0 0, L_0x168d1e0;  1 drivers
v0x16790a0_0 .net "en", 0 0, L_0x16b3270;  alias, 1 drivers
v0x1679140_0 .net "mux_out", 0 0, L_0x168d540;  1 drivers
v0x1679230_0 .net "n_rst", 0 0, L_0x168d170;  1 drivers
v0x16792d0_0 .net "q", 0 0, L_0x16c2280;  1 drivers
v0x1679370_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x1676e00 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x1676ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c1ab0 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x1678170_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1678210_0 .net "d", 0 0, L_0x168d1e0;  alias, 1 drivers
v0x16782d0_0 .net "n1", 0 0, L_0x16c1eb0;  1 drivers
v0x16783f0_0 .net "n_clk", 0 0, L_0x16c1ab0;  1 drivers
v0x1678490_0 .net "q", 0 0, L_0x16c2280;  alias, 1 drivers
S_0x1677070 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x1676e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c1b90 .functor NOT 1, L_0x168d1e0, C4<0>, C4<0>, C4<0>;
L_0x16c1cb0 .functor AND 1, L_0x168d1e0, L_0x16c1ab0, C4<1>, C4<1>;
L_0x16c1d40 .functor AND 1, L_0x16c1ab0, L_0x16c1b90, C4<1>, C4<1>;
L_0x16c1e40 .functor NOR 1, L_0x16c1cb0, L_0x16c1eb0, C4<0>, C4<0>;
L_0x16c1eb0 .functor NOR 1, L_0x16c1e40, L_0x16c1d40, C4<0>, C4<0>;
v0x16772e0_0 .net "clk", 0 0, L_0x16c1ab0;  alias, 1 drivers
v0x16773c0_0 .net "d", 0 0, L_0x168d1e0;  alias, 1 drivers
v0x1677480_0 .net "n_d", 0 0, L_0x16c1b90;  1 drivers
v0x1677550_0 .net "q", 0 0, L_0x16c1eb0;  alias, 1 drivers
v0x1677630_0 .net "r", 0 0, L_0x16c1d40;  1 drivers
v0x1677740_0 .net "s", 0 0, L_0x16c1cb0;  1 drivers
v0x1677800_0 .net "w", 0 0, L_0x16c1e40;  1 drivers
S_0x1677940 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x1676e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c2000 .functor NOT 1, L_0x16c1eb0, C4<0>, C4<0>, C4<0>;
L_0x16c2070 .functor AND 1, L_0x16c1eb0, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16c2100 .functor AND 1, v0x16b04a0_0, L_0x16c2000, C4<1>, C4<1>;
L_0x16c21c0 .functor NOR 1, L_0x16c2070, L_0x16c2280, C4<0>, C4<0>;
L_0x16c2280 .functor NOR 1, L_0x16c21c0, L_0x16c2100, C4<0>, C4<0>;
v0x1677b70_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1677c30_0 .net "d", 0 0, L_0x16c1eb0;  alias, 1 drivers
v0x1677cf0_0 .net "n_d", 0 0, L_0x16c2000;  1 drivers
v0x1677dc0_0 .net "q", 0 0, L_0x16c2280;  alias, 1 drivers
v0x1677e60_0 .net "r", 0 0, L_0x16c2100;  1 drivers
v0x1677f70_0 .net "s", 0 0, L_0x16c2070;  1 drivers
v0x1678030_0 .net "w", 0 0, L_0x16c21c0;  1 drivers
S_0x1678580 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x1676ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x168d2f0 .functor NOT 1, L_0x16b3270, C4<0>, C4<0>, C4<0>;
L_0x168d360 .functor AND 1, L_0x168d2f0, L_0x16c2280, C4<1>, C4<1>;
L_0x168d4d0 .functor AND 1, L_0x16b3270, L_0x16c2390, C4<1>, C4<1>;
L_0x168d540 .functor OR 1, L_0x168d360, L_0x168d4d0, C4<0>, C4<0>;
v0x1678800_0 .net "in0", 0 0, L_0x16c2280;  alias, 1 drivers
v0x16788f0_0 .net "in1", 0 0, L_0x16c2390;  alias, 1 drivers
v0x1678990_0 .net "minterm1", 0 0, L_0x168d360;  1 drivers
v0x1678a30_0 .net "minterm2", 0 0, L_0x168d4d0;  1 drivers
v0x1678af0_0 .net "n_sel", 0 0, L_0x168d2f0;  1 drivers
v0x1678c00_0 .net "out", 0 0, L_0x168d540;  alias, 1 drivers
v0x1678ce0_0 .net "sel", 0 0, L_0x16b3270;  alias, 1 drivers
S_0x1679470 .scope module, "dffr8" "DFFRE_GL" 14 92, 15 14 0, S_0x16550a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16c2480 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16c24f0 .functor AND 1, L_0x16c2890, L_0x16c2480, C4<1>, C4<1>;
v0x167b6d0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x167b790_0 .net "d", 0 0, L_0x16c3280;  1 drivers
v0x167b850_0 .net "din", 0 0, L_0x16c24f0;  1 drivers
v0x167b970_0 .net "en", 0 0, L_0x16b3270;  alias, 1 drivers
v0x167ba10_0 .net "mux_out", 0 0, L_0x16c2890;  1 drivers
v0x167bb00_0 .net "n_rst", 0 0, L_0x16c2480;  1 drivers
v0x167bba0_0 .net "q", 0 0, L_0x16c3170;  1 drivers
v0x167bc40_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x16796d0 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x1679470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c29a0 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x167aa40_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x167aae0_0 .net "d", 0 0, L_0x16c24f0;  alias, 1 drivers
v0x167aba0_0 .net "n1", 0 0, L_0x16c2da0;  1 drivers
v0x167acc0_0 .net "n_clk", 0 0, L_0x16c29a0;  1 drivers
v0x167ad60_0 .net "q", 0 0, L_0x16c3170;  alias, 1 drivers
S_0x1679940 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x16796d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c2a80 .functor NOT 1, L_0x16c24f0, C4<0>, C4<0>, C4<0>;
L_0x16c2ba0 .functor AND 1, L_0x16c24f0, L_0x16c29a0, C4<1>, C4<1>;
L_0x16c2c30 .functor AND 1, L_0x16c29a0, L_0x16c2a80, C4<1>, C4<1>;
L_0x16c2d30 .functor NOR 1, L_0x16c2ba0, L_0x16c2da0, C4<0>, C4<0>;
L_0x16c2da0 .functor NOR 1, L_0x16c2d30, L_0x16c2c30, C4<0>, C4<0>;
v0x1679bb0_0 .net "clk", 0 0, L_0x16c29a0;  alias, 1 drivers
v0x1679c90_0 .net "d", 0 0, L_0x16c24f0;  alias, 1 drivers
v0x1679d50_0 .net "n_d", 0 0, L_0x16c2a80;  1 drivers
v0x1679e20_0 .net "q", 0 0, L_0x16c2da0;  alias, 1 drivers
v0x1679f00_0 .net "r", 0 0, L_0x16c2c30;  1 drivers
v0x167a010_0 .net "s", 0 0, L_0x16c2ba0;  1 drivers
v0x167a0d0_0 .net "w", 0 0, L_0x16c2d30;  1 drivers
S_0x167a210 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x16796d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c2ef0 .functor NOT 1, L_0x16c2da0, C4<0>, C4<0>, C4<0>;
L_0x16c2f60 .functor AND 1, L_0x16c2da0, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16c2ff0 .functor AND 1, v0x16b04a0_0, L_0x16c2ef0, C4<1>, C4<1>;
L_0x16c30b0 .functor NOR 1, L_0x16c2f60, L_0x16c3170, C4<0>, C4<0>;
L_0x16c3170 .functor NOR 1, L_0x16c30b0, L_0x16c2ff0, C4<0>, C4<0>;
v0x167a440_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x167a500_0 .net "d", 0 0, L_0x16c2da0;  alias, 1 drivers
v0x167a5c0_0 .net "n_d", 0 0, L_0x16c2ef0;  1 drivers
v0x167a690_0 .net "q", 0 0, L_0x16c3170;  alias, 1 drivers
v0x167a730_0 .net "r", 0 0, L_0x16c2ff0;  1 drivers
v0x167a840_0 .net "s", 0 0, L_0x16c2f60;  1 drivers
v0x167a900_0 .net "w", 0 0, L_0x16c30b0;  1 drivers
S_0x167ae50 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x1679470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16c2620 .functor NOT 1, L_0x16b3270, C4<0>, C4<0>, C4<0>;
L_0x16c26b0 .functor AND 1, L_0x16c2620, L_0x16c3170, C4<1>, C4<1>;
L_0x16c2820 .functor AND 1, L_0x16b3270, L_0x16c3280, C4<1>, C4<1>;
L_0x16c2890 .functor OR 1, L_0x16c26b0, L_0x16c2820, C4<0>, C4<0>;
v0x167b0d0_0 .net "in0", 0 0, L_0x16c3170;  alias, 1 drivers
v0x167b1c0_0 .net "in1", 0 0, L_0x16c3280;  alias, 1 drivers
v0x167b260_0 .net "minterm1", 0 0, L_0x16c26b0;  1 drivers
v0x167b300_0 .net "minterm2", 0 0, L_0x16c2820;  1 drivers
v0x167b3c0_0 .net "n_sel", 0 0, L_0x16c2620;  1 drivers
v0x167b4d0_0 .net "out", 0 0, L_0x16c2890;  alias, 1 drivers
v0x167b5b0_0 .net "sel", 0 0, L_0x16b3270;  alias, 1 drivers
S_0x167bd40 .scope module, "dffr9" "DFFRE_GL" 14 101, 15 14 0, S_0x16550a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16c3320 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16c3390 .functor AND 1, L_0x16c3730, L_0x16c3320, C4<1>, C4<1>;
v0x167dfa0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x167e060_0 .net "d", 0 0, L_0x16c4120;  1 drivers
v0x167e120_0 .net "din", 0 0, L_0x16c3390;  1 drivers
v0x167e240_0 .net "en", 0 0, L_0x16b3270;  alias, 1 drivers
v0x167e2e0_0 .net "mux_out", 0 0, L_0x16c3730;  1 drivers
v0x167e3d0_0 .net "n_rst", 0 0, L_0x16c3320;  1 drivers
v0x167e470_0 .net "q", 0 0, L_0x16c4010;  1 drivers
v0x167e510_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x167bfa0 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x167bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c3840 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x167d310_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x167d3b0_0 .net "d", 0 0, L_0x16c3390;  alias, 1 drivers
v0x167d470_0 .net "n1", 0 0, L_0x16c3c40;  1 drivers
v0x167d590_0 .net "n_clk", 0 0, L_0x16c3840;  1 drivers
v0x167d630_0 .net "q", 0 0, L_0x16c4010;  alias, 1 drivers
S_0x167c210 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x167bfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c3920 .functor NOT 1, L_0x16c3390, C4<0>, C4<0>, C4<0>;
L_0x16c3a40 .functor AND 1, L_0x16c3390, L_0x16c3840, C4<1>, C4<1>;
L_0x16c3ad0 .functor AND 1, L_0x16c3840, L_0x16c3920, C4<1>, C4<1>;
L_0x16c3bd0 .functor NOR 1, L_0x16c3a40, L_0x16c3c40, C4<0>, C4<0>;
L_0x16c3c40 .functor NOR 1, L_0x16c3bd0, L_0x16c3ad0, C4<0>, C4<0>;
v0x167c480_0 .net "clk", 0 0, L_0x16c3840;  alias, 1 drivers
v0x167c560_0 .net "d", 0 0, L_0x16c3390;  alias, 1 drivers
v0x167c620_0 .net "n_d", 0 0, L_0x16c3920;  1 drivers
v0x167c6f0_0 .net "q", 0 0, L_0x16c3c40;  alias, 1 drivers
v0x167c7d0_0 .net "r", 0 0, L_0x16c3ad0;  1 drivers
v0x167c8e0_0 .net "s", 0 0, L_0x16c3a40;  1 drivers
v0x167c9a0_0 .net "w", 0 0, L_0x16c3bd0;  1 drivers
S_0x167cae0 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x167bfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16c3d90 .functor NOT 1, L_0x16c3c40, C4<0>, C4<0>, C4<0>;
L_0x16c3e00 .functor AND 1, L_0x16c3c40, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16c3e90 .functor AND 1, v0x16b04a0_0, L_0x16c3d90, C4<1>, C4<1>;
L_0x16c3f50 .functor NOR 1, L_0x16c3e00, L_0x16c4010, C4<0>, C4<0>;
L_0x16c4010 .functor NOR 1, L_0x16c3f50, L_0x16c3e90, C4<0>, C4<0>;
v0x167cd10_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x167cdd0_0 .net "d", 0 0, L_0x16c3c40;  alias, 1 drivers
v0x167ce90_0 .net "n_d", 0 0, L_0x16c3d90;  1 drivers
v0x167cf60_0 .net "q", 0 0, L_0x16c4010;  alias, 1 drivers
v0x167d000_0 .net "r", 0 0, L_0x16c3e90;  1 drivers
v0x167d110_0 .net "s", 0 0, L_0x16c3e00;  1 drivers
v0x167d1d0_0 .net "w", 0 0, L_0x16c3f50;  1 drivers
S_0x167d720 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x167bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16c34c0 .functor NOT 1, L_0x16b3270, C4<0>, C4<0>, C4<0>;
L_0x16c3550 .functor AND 1, L_0x16c34c0, L_0x16c4010, C4<1>, C4<1>;
L_0x16c36c0 .functor AND 1, L_0x16b3270, L_0x16c4120, C4<1>, C4<1>;
L_0x16c3730 .functor OR 1, L_0x16c3550, L_0x16c36c0, C4<0>, C4<0>;
v0x167d9a0_0 .net "in0", 0 0, L_0x16c4010;  alias, 1 drivers
v0x167da90_0 .net "in1", 0 0, L_0x16c4120;  alias, 1 drivers
v0x167db30_0 .net "minterm1", 0 0, L_0x16c3550;  1 drivers
v0x167dbd0_0 .net "minterm2", 0 0, L_0x16c36c0;  1 drivers
v0x167dc90_0 .net "n_sel", 0 0, L_0x16c34c0;  1 drivers
v0x167dda0_0 .net "out", 0 0, L_0x16c3730;  alias, 1 drivers
v0x167de80_0 .net "sel", 0 0, L_0x16b3270;  alias, 1 drivers
S_0x167eef0 .scope module, "reg_finish" "Register_16b_GL" 6 90, 14 11 0, S_0x1608b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 16 "d";
    .port_info 4 /OUTPUT 16 "q";
v0x16a8a70_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16a8b30_0 .net "d", 15 0, L_0x16b30f0;  alias, 1 drivers
v0x16a8c10_0 .net "en", 0 0, L_0x16fb210;  alias, 1 drivers
v0x16a8cb0_0 .net "q", 15 0, L_0x16d9f10;  alias, 1 drivers
v0x16a8da0_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
L_0x16cb1b0 .part L_0x16b30f0, 0, 1;
L_0x16cc0b0 .part L_0x16b30f0, 1, 1;
L_0x16ccf50 .part L_0x16b30f0, 2, 1;
L_0x16cddf0 .part L_0x16b30f0, 3, 1;
L_0x16cf4c0 .part L_0x16b30f0, 4, 1;
L_0x16d02d0 .part L_0x16b30f0, 5, 1;
L_0x16d11b0 .part L_0x16b30f0, 6, 1;
L_0x16d2050 .part L_0x16b30f0, 7, 1;
L_0x16d2f40 .part L_0x16b30f0, 8, 1;
L_0x16d4590 .part L_0x16b30f0, 9, 1;
L_0x16d5440 .part L_0x16b30f0, 10, 1;
L_0x16d62e0 .part L_0x16b30f0, 11, 1;
L_0x16d71f0 .part L_0x16b30f0, 12, 1;
L_0x16d8090 .part L_0x16b30f0, 13, 1;
L_0x16d8f40 .part L_0x16b30f0, 14, 1;
L_0x16d9de0 .part L_0x16b30f0, 15, 1;
LS_0x16d9f10_0_0 .concat8 [ 1 1 1 1], L_0x16cb0a0, L_0x16cbfa0, L_0x16cce40, L_0x16cdce0;
LS_0x16d9f10_0_4 .concat8 [ 1 1 1 1], L_0x16cf3b0, L_0x16d01c0, L_0x16d10a0, L_0x16d1f40;
LS_0x16d9f10_0_8 .concat8 [ 1 1 1 1], L_0x16d2e30, L_0x16d4480, L_0x16d5330, L_0x16d61d0;
LS_0x16d9f10_0_12 .concat8 [ 1 1 1 1], L_0x16d70e0, L_0x16d7f80, L_0x16d8e30, L_0x16d9cd0;
L_0x16d9f10 .concat8 [ 4 4 4 4], LS_0x16d9f10_0_0, LS_0x16d9f10_0_4, LS_0x16d9f10_0_8, LS_0x16d9f10_0_12;
S_0x167f150 .scope module, "dffr0" "DFFRE_GL" 14 20, 15 14 0, S_0x167eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16ca3b0 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16ca420 .functor AND 1, L_0x16ca7c0, L_0x16ca3b0, C4<1>, C4<1>;
v0x16813d0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1681490_0 .net "d", 0 0, L_0x16cb1b0;  1 drivers
v0x1681550_0 .net "din", 0 0, L_0x16ca420;  1 drivers
v0x1681670_0 .net "en", 0 0, L_0x16fb210;  alias, 1 drivers
v0x1681710_0 .net "mux_out", 0 0, L_0x16ca7c0;  1 drivers
v0x1681800_0 .net "n_rst", 0 0, L_0x16ca3b0;  1 drivers
v0x16818a0_0 .net "q", 0 0, L_0x16cb0a0;  1 drivers
v0x1681940_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x167f3d0 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x167f150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16ca8d0 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x1680740_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16807e0_0 .net "d", 0 0, L_0x16ca420;  alias, 1 drivers
v0x16808a0_0 .net "n1", 0 0, L_0x16cacd0;  1 drivers
v0x16809c0_0 .net "n_clk", 0 0, L_0x16ca8d0;  1 drivers
v0x1680a60_0 .net "q", 0 0, L_0x16cb0a0;  alias, 1 drivers
S_0x167f640 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x167f3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16ca9b0 .functor NOT 1, L_0x16ca420, C4<0>, C4<0>, C4<0>;
L_0x16caad0 .functor AND 1, L_0x16ca420, L_0x16ca8d0, C4<1>, C4<1>;
L_0x16cab60 .functor AND 1, L_0x16ca8d0, L_0x16ca9b0, C4<1>, C4<1>;
L_0x16cac60 .functor NOR 1, L_0x16caad0, L_0x16cacd0, C4<0>, C4<0>;
L_0x16cacd0 .functor NOR 1, L_0x16cac60, L_0x16cab60, C4<0>, C4<0>;
v0x167f8b0_0 .net "clk", 0 0, L_0x16ca8d0;  alias, 1 drivers
v0x167f990_0 .net "d", 0 0, L_0x16ca420;  alias, 1 drivers
v0x167fa50_0 .net "n_d", 0 0, L_0x16ca9b0;  1 drivers
v0x167fb20_0 .net "q", 0 0, L_0x16cacd0;  alias, 1 drivers
v0x167fc00_0 .net "r", 0 0, L_0x16cab60;  1 drivers
v0x167fd10_0 .net "s", 0 0, L_0x16caad0;  1 drivers
v0x167fdd0_0 .net "w", 0 0, L_0x16cac60;  1 drivers
S_0x167ff10 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x167f3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16cae20 .functor NOT 1, L_0x16cacd0, C4<0>, C4<0>, C4<0>;
L_0x16cae90 .functor AND 1, L_0x16cacd0, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16caf20 .functor AND 1, v0x16b04a0_0, L_0x16cae20, C4<1>, C4<1>;
L_0x16cafe0 .functor NOR 1, L_0x16cae90, L_0x16cb0a0, C4<0>, C4<0>;
L_0x16cb0a0 .functor NOR 1, L_0x16cafe0, L_0x16caf20, C4<0>, C4<0>;
v0x1680140_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1680200_0 .net "d", 0 0, L_0x16cacd0;  alias, 1 drivers
v0x16802c0_0 .net "n_d", 0 0, L_0x16cae20;  1 drivers
v0x1680390_0 .net "q", 0 0, L_0x16cb0a0;  alias, 1 drivers
v0x1680430_0 .net "r", 0 0, L_0x16caf20;  1 drivers
v0x1680540_0 .net "s", 0 0, L_0x16cae90;  1 drivers
v0x1680600_0 .net "w", 0 0, L_0x16cafe0;  1 drivers
S_0x1680b50 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x167f150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16ca550 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16ca5e0 .functor AND 1, L_0x16ca550, L_0x16cb0a0, C4<1>, C4<1>;
L_0x16ca750 .functor AND 1, L_0x16fb210, L_0x16cb1b0, C4<1>, C4<1>;
L_0x16ca7c0 .functor OR 1, L_0x16ca5e0, L_0x16ca750, C4<0>, C4<0>;
v0x1680dd0_0 .net "in0", 0 0, L_0x16cb0a0;  alias, 1 drivers
v0x1680ec0_0 .net "in1", 0 0, L_0x16cb1b0;  alias, 1 drivers
v0x1680f60_0 .net "minterm1", 0 0, L_0x16ca5e0;  1 drivers
v0x1681000_0 .net "minterm2", 0 0, L_0x16ca750;  1 drivers
v0x16810c0_0 .net "n_sel", 0 0, L_0x16ca550;  1 drivers
v0x16811d0_0 .net "out", 0 0, L_0x16ca7c0;  alias, 1 drivers
v0x16812b0_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x1681a40 .scope module, "dffr1" "DFFRE_GL" 14 29, 15 14 0, S_0x167eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16cb2e0 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16cb370 .functor AND 1, L_0x16cb6c0, L_0x16cb2e0, C4<1>, C4<1>;
v0x1683ca0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1683d60_0 .net "d", 0 0, L_0x16cc0b0;  1 drivers
v0x1683e20_0 .net "din", 0 0, L_0x16cb370;  1 drivers
v0x1683f40_0 .net "en", 0 0, L_0x16fb210;  alias, 1 drivers
v0x1683fe0_0 .net "mux_out", 0 0, L_0x16cb6c0;  1 drivers
v0x16840d0_0 .net "n_rst", 0 0, L_0x16cb2e0;  1 drivers
v0x1684170_0 .net "q", 0 0, L_0x16cbfa0;  1 drivers
v0x1684210_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x1681cc0 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x1681a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16cb7d0 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x1683010_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16830b0_0 .net "d", 0 0, L_0x16cb370;  alias, 1 drivers
v0x1683170_0 .net "n1", 0 0, L_0x16cbbd0;  1 drivers
v0x1683290_0 .net "n_clk", 0 0, L_0x16cb7d0;  1 drivers
v0x1683330_0 .net "q", 0 0, L_0x16cbfa0;  alias, 1 drivers
S_0x1681f10 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x1681cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16cb8b0 .functor NOT 1, L_0x16cb370, C4<0>, C4<0>, C4<0>;
L_0x16cb9d0 .functor AND 1, L_0x16cb370, L_0x16cb7d0, C4<1>, C4<1>;
L_0x16cba60 .functor AND 1, L_0x16cb7d0, L_0x16cb8b0, C4<1>, C4<1>;
L_0x16cbb60 .functor NOR 1, L_0x16cb9d0, L_0x16cbbd0, C4<0>, C4<0>;
L_0x16cbbd0 .functor NOR 1, L_0x16cbb60, L_0x16cba60, C4<0>, C4<0>;
v0x1682180_0 .net "clk", 0 0, L_0x16cb7d0;  alias, 1 drivers
v0x1682260_0 .net "d", 0 0, L_0x16cb370;  alias, 1 drivers
v0x1682320_0 .net "n_d", 0 0, L_0x16cb8b0;  1 drivers
v0x16823f0_0 .net "q", 0 0, L_0x16cbbd0;  alias, 1 drivers
v0x16824d0_0 .net "r", 0 0, L_0x16cba60;  1 drivers
v0x16825e0_0 .net "s", 0 0, L_0x16cb9d0;  1 drivers
v0x16826a0_0 .net "w", 0 0, L_0x16cbb60;  1 drivers
S_0x16827e0 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x1681cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16cbd20 .functor NOT 1, L_0x16cbbd0, C4<0>, C4<0>, C4<0>;
L_0x16cbd90 .functor AND 1, L_0x16cbbd0, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16cbe20 .functor AND 1, v0x16b04a0_0, L_0x16cbd20, C4<1>, C4<1>;
L_0x16cbee0 .functor NOR 1, L_0x16cbd90, L_0x16cbfa0, C4<0>, C4<0>;
L_0x16cbfa0 .functor NOR 1, L_0x16cbee0, L_0x16cbe20, C4<0>, C4<0>;
v0x1682a10_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1682ad0_0 .net "d", 0 0, L_0x16cbbd0;  alias, 1 drivers
v0x1682b90_0 .net "n_d", 0 0, L_0x16cbd20;  1 drivers
v0x1682c60_0 .net "q", 0 0, L_0x16cbfa0;  alias, 1 drivers
v0x1682d00_0 .net "r", 0 0, L_0x16cbe20;  1 drivers
v0x1682e10_0 .net "s", 0 0, L_0x16cbd90;  1 drivers
v0x1682ed0_0 .net "w", 0 0, L_0x16cbee0;  1 drivers
S_0x1683420 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x1681a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16cb450 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16cb4e0 .functor AND 1, L_0x16cb450, L_0x16cbfa0, C4<1>, C4<1>;
L_0x16cb650 .functor AND 1, L_0x16fb210, L_0x16cc0b0, C4<1>, C4<1>;
L_0x16cb6c0 .functor OR 1, L_0x16cb4e0, L_0x16cb650, C4<0>, C4<0>;
v0x16836a0_0 .net "in0", 0 0, L_0x16cbfa0;  alias, 1 drivers
v0x1683790_0 .net "in1", 0 0, L_0x16cc0b0;  alias, 1 drivers
v0x1683830_0 .net "minterm1", 0 0, L_0x16cb4e0;  1 drivers
v0x16838d0_0 .net "minterm2", 0 0, L_0x16cb650;  1 drivers
v0x1683990_0 .net "n_sel", 0 0, L_0x16cb450;  1 drivers
v0x1683aa0_0 .net "out", 0 0, L_0x16cb6c0;  alias, 1 drivers
v0x1683b80_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x1684310 .scope module, "dffr10" "DFFRE_GL" 14 110, 15 14 0, S_0x167eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16d4690 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16d4700 .functor AND 1, L_0x16d4a50, L_0x16d4690, C4<1>, C4<1>;
v0x1686580_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1686640_0 .net "d", 0 0, L_0x16d5440;  1 drivers
v0x1686700_0 .net "din", 0 0, L_0x16d4700;  1 drivers
v0x1686820_0 .net "en", 0 0, L_0x16fb210;  alias, 1 drivers
v0x16868c0_0 .net "mux_out", 0 0, L_0x16d4a50;  1 drivers
v0x16869b0_0 .net "n_rst", 0 0, L_0x16d4690;  1 drivers
v0x1686a50_0 .net "q", 0 0, L_0x16d5330;  1 drivers
v0x1686af0_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x16845a0 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x1684310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d4b60 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x16858f0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1685990_0 .net "d", 0 0, L_0x16d4700;  alias, 1 drivers
v0x1685a50_0 .net "n1", 0 0, L_0x16d4f60;  1 drivers
v0x1685b70_0 .net "n_clk", 0 0, L_0x16d4b60;  1 drivers
v0x1685c10_0 .net "q", 0 0, L_0x16d5330;  alias, 1 drivers
S_0x16847f0 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x16845a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d4c40 .functor NOT 1, L_0x16d4700, C4<0>, C4<0>, C4<0>;
L_0x16d4d60 .functor AND 1, L_0x16d4700, L_0x16d4b60, C4<1>, C4<1>;
L_0x16d4df0 .functor AND 1, L_0x16d4b60, L_0x16d4c40, C4<1>, C4<1>;
L_0x16d4ef0 .functor NOR 1, L_0x16d4d60, L_0x16d4f60, C4<0>, C4<0>;
L_0x16d4f60 .functor NOR 1, L_0x16d4ef0, L_0x16d4df0, C4<0>, C4<0>;
v0x1684a60_0 .net "clk", 0 0, L_0x16d4b60;  alias, 1 drivers
v0x1684b40_0 .net "d", 0 0, L_0x16d4700;  alias, 1 drivers
v0x1684c00_0 .net "n_d", 0 0, L_0x16d4c40;  1 drivers
v0x1684cd0_0 .net "q", 0 0, L_0x16d4f60;  alias, 1 drivers
v0x1684db0_0 .net "r", 0 0, L_0x16d4df0;  1 drivers
v0x1684ec0_0 .net "s", 0 0, L_0x16d4d60;  1 drivers
v0x1684f80_0 .net "w", 0 0, L_0x16d4ef0;  1 drivers
S_0x16850c0 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x16845a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d50b0 .functor NOT 1, L_0x16d4f60, C4<0>, C4<0>, C4<0>;
L_0x16d5120 .functor AND 1, L_0x16d4f60, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16d51b0 .functor AND 1, v0x16b04a0_0, L_0x16d50b0, C4<1>, C4<1>;
L_0x16d5270 .functor NOR 1, L_0x16d5120, L_0x16d5330, C4<0>, C4<0>;
L_0x16d5330 .functor NOR 1, L_0x16d5270, L_0x16d51b0, C4<0>, C4<0>;
v0x16852f0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16853b0_0 .net "d", 0 0, L_0x16d4f60;  alias, 1 drivers
v0x1685470_0 .net "n_d", 0 0, L_0x16d50b0;  1 drivers
v0x1685540_0 .net "q", 0 0, L_0x16d5330;  alias, 1 drivers
v0x16855e0_0 .net "r", 0 0, L_0x16d51b0;  1 drivers
v0x16856f0_0 .net "s", 0 0, L_0x16d5120;  1 drivers
v0x16857b0_0 .net "w", 0 0, L_0x16d5270;  1 drivers
S_0x1685d00 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x1684310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16d47e0 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16d4870 .functor AND 1, L_0x16d47e0, L_0x16d5330, C4<1>, C4<1>;
L_0x16d49e0 .functor AND 1, L_0x16fb210, L_0x16d5440, C4<1>, C4<1>;
L_0x16d4a50 .functor OR 1, L_0x16d4870, L_0x16d49e0, C4<0>, C4<0>;
v0x1685f80_0 .net "in0", 0 0, L_0x16d5330;  alias, 1 drivers
v0x1686070_0 .net "in1", 0 0, L_0x16d5440;  alias, 1 drivers
v0x1686110_0 .net "minterm1", 0 0, L_0x16d4870;  1 drivers
v0x16861b0_0 .net "minterm2", 0 0, L_0x16d49e0;  1 drivers
v0x1686270_0 .net "n_sel", 0 0, L_0x16d47e0;  1 drivers
v0x1686380_0 .net "out", 0 0, L_0x16d4a50;  alias, 1 drivers
v0x1686460_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x1686bf0 .scope module, "dffr11" "DFFRE_GL" 14 119, 15 14 0, S_0x167eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16d54e0 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16d5550 .functor AND 1, L_0x16d58f0, L_0x16d54e0, C4<1>, C4<1>;
v0x1688e50_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1688f10_0 .net "d", 0 0, L_0x16d62e0;  1 drivers
v0x1688fd0_0 .net "din", 0 0, L_0x16d5550;  1 drivers
v0x16890f0_0 .net "en", 0 0, L_0x16fb210;  alias, 1 drivers
v0x1689190_0 .net "mux_out", 0 0, L_0x16d58f0;  1 drivers
v0x1689280_0 .net "n_rst", 0 0, L_0x16d54e0;  1 drivers
v0x1689320_0 .net "q", 0 0, L_0x16d61d0;  1 drivers
v0x16893c0_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x1686e50 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x1686bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d5a00 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x16881c0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1688260_0 .net "d", 0 0, L_0x16d5550;  alias, 1 drivers
v0x1688320_0 .net "n1", 0 0, L_0x16d5e00;  1 drivers
v0x1688440_0 .net "n_clk", 0 0, L_0x16d5a00;  1 drivers
v0x16884e0_0 .net "q", 0 0, L_0x16d61d0;  alias, 1 drivers
S_0x16870c0 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x1686e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d5ae0 .functor NOT 1, L_0x16d5550, C4<0>, C4<0>, C4<0>;
L_0x16d5c00 .functor AND 1, L_0x16d5550, L_0x16d5a00, C4<1>, C4<1>;
L_0x16d5c90 .functor AND 1, L_0x16d5a00, L_0x16d5ae0, C4<1>, C4<1>;
L_0x16d5d90 .functor NOR 1, L_0x16d5c00, L_0x16d5e00, C4<0>, C4<0>;
L_0x16d5e00 .functor NOR 1, L_0x16d5d90, L_0x16d5c90, C4<0>, C4<0>;
v0x1687330_0 .net "clk", 0 0, L_0x16d5a00;  alias, 1 drivers
v0x1687410_0 .net "d", 0 0, L_0x16d5550;  alias, 1 drivers
v0x16874d0_0 .net "n_d", 0 0, L_0x16d5ae0;  1 drivers
v0x16875a0_0 .net "q", 0 0, L_0x16d5e00;  alias, 1 drivers
v0x1687680_0 .net "r", 0 0, L_0x16d5c90;  1 drivers
v0x1687790_0 .net "s", 0 0, L_0x16d5c00;  1 drivers
v0x1687850_0 .net "w", 0 0, L_0x16d5d90;  1 drivers
S_0x1687990 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x1686e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d5f50 .functor NOT 1, L_0x16d5e00, C4<0>, C4<0>, C4<0>;
L_0x16d5fc0 .functor AND 1, L_0x16d5e00, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16d6050 .functor AND 1, v0x16b04a0_0, L_0x16d5f50, C4<1>, C4<1>;
L_0x16d6110 .functor NOR 1, L_0x16d5fc0, L_0x16d61d0, C4<0>, C4<0>;
L_0x16d61d0 .functor NOR 1, L_0x16d6110, L_0x16d6050, C4<0>, C4<0>;
v0x1687bc0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1687c80_0 .net "d", 0 0, L_0x16d5e00;  alias, 1 drivers
v0x1687d40_0 .net "n_d", 0 0, L_0x16d5f50;  1 drivers
v0x1687e10_0 .net "q", 0 0, L_0x16d61d0;  alias, 1 drivers
v0x1687eb0_0 .net "r", 0 0, L_0x16d6050;  1 drivers
v0x1687fc0_0 .net "s", 0 0, L_0x16d5fc0;  1 drivers
v0x1688080_0 .net "w", 0 0, L_0x16d6110;  1 drivers
S_0x16885d0 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x1686bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16d5680 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16d5710 .functor AND 1, L_0x16d5680, L_0x16d61d0, C4<1>, C4<1>;
L_0x16d5880 .functor AND 1, L_0x16fb210, L_0x16d62e0, C4<1>, C4<1>;
L_0x16d58f0 .functor OR 1, L_0x16d5710, L_0x16d5880, C4<0>, C4<0>;
v0x1688850_0 .net "in0", 0 0, L_0x16d61d0;  alias, 1 drivers
v0x1688940_0 .net "in1", 0 0, L_0x16d62e0;  alias, 1 drivers
v0x16889e0_0 .net "minterm1", 0 0, L_0x16d5710;  1 drivers
v0x1688a80_0 .net "minterm2", 0 0, L_0x16d5880;  1 drivers
v0x1688b40_0 .net "n_sel", 0 0, L_0x16d5680;  1 drivers
v0x1688c50_0 .net "out", 0 0, L_0x16d58f0;  alias, 1 drivers
v0x1688d30_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x16894c0 .scope module, "dffr12" "DFFRE_GL" 14 128, 15 14 0, S_0x167eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16d63f0 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16d6460 .functor AND 1, L_0x16d6800, L_0x16d63f0, C4<1>, C4<1>;
v0x168b740_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x168b800_0 .net "d", 0 0, L_0x16d71f0;  1 drivers
v0x168b8c0_0 .net "din", 0 0, L_0x16d6460;  1 drivers
v0x168b9e0_0 .net "en", 0 0, L_0x16fb210;  alias, 1 drivers
v0x168ba80_0 .net "mux_out", 0 0, L_0x16d6800;  1 drivers
v0x168bb70_0 .net "n_rst", 0 0, L_0x16d63f0;  1 drivers
v0x168bc10_0 .net "q", 0 0, L_0x16d70e0;  1 drivers
v0x168bcb0_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x1689770 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x16894c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d6910 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x168aab0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x168ab50_0 .net "d", 0 0, L_0x16d6460;  alias, 1 drivers
v0x168ac10_0 .net "n1", 0 0, L_0x16d6d10;  1 drivers
v0x168ad30_0 .net "n_clk", 0 0, L_0x16d6910;  1 drivers
v0x168add0_0 .net "q", 0 0, L_0x16d70e0;  alias, 1 drivers
S_0x16899e0 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x1689770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d69f0 .functor NOT 1, L_0x16d6460, C4<0>, C4<0>, C4<0>;
L_0x16d6b10 .functor AND 1, L_0x16d6460, L_0x16d6910, C4<1>, C4<1>;
L_0x16d6ba0 .functor AND 1, L_0x16d6910, L_0x16d69f0, C4<1>, C4<1>;
L_0x16d6ca0 .functor NOR 1, L_0x16d6b10, L_0x16d6d10, C4<0>, C4<0>;
L_0x16d6d10 .functor NOR 1, L_0x16d6ca0, L_0x16d6ba0, C4<0>, C4<0>;
v0x1689c50_0 .net "clk", 0 0, L_0x16d6910;  alias, 1 drivers
v0x1689d30_0 .net "d", 0 0, L_0x16d6460;  alias, 1 drivers
v0x1689df0_0 .net "n_d", 0 0, L_0x16d69f0;  1 drivers
v0x1689e90_0 .net "q", 0 0, L_0x16d6d10;  alias, 1 drivers
v0x1689f70_0 .net "r", 0 0, L_0x16d6ba0;  1 drivers
v0x168a080_0 .net "s", 0 0, L_0x16d6b10;  1 drivers
v0x168a140_0 .net "w", 0 0, L_0x16d6ca0;  1 drivers
S_0x168a280 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x1689770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d6e60 .functor NOT 1, L_0x16d6d10, C4<0>, C4<0>, C4<0>;
L_0x16d6ed0 .functor AND 1, L_0x16d6d10, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16d6f60 .functor AND 1, v0x16b04a0_0, L_0x16d6e60, C4<1>, C4<1>;
L_0x16d7020 .functor NOR 1, L_0x16d6ed0, L_0x16d70e0, C4<0>, C4<0>;
L_0x16d70e0 .functor NOR 1, L_0x16d7020, L_0x16d6f60, C4<0>, C4<0>;
v0x168a4b0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x168a570_0 .net "d", 0 0, L_0x16d6d10;  alias, 1 drivers
v0x168a630_0 .net "n_d", 0 0, L_0x16d6e60;  1 drivers
v0x168a700_0 .net "q", 0 0, L_0x16d70e0;  alias, 1 drivers
v0x168a7a0_0 .net "r", 0 0, L_0x16d6f60;  1 drivers
v0x168a8b0_0 .net "s", 0 0, L_0x16d6ed0;  1 drivers
v0x168a970_0 .net "w", 0 0, L_0x16d7020;  1 drivers
S_0x168aec0 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x16894c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16d6590 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16d6620 .functor AND 1, L_0x16d6590, L_0x16d70e0, C4<1>, C4<1>;
L_0x16d6790 .functor AND 1, L_0x16fb210, L_0x16d71f0, C4<1>, C4<1>;
L_0x16d6800 .functor OR 1, L_0x16d6620, L_0x16d6790, C4<0>, C4<0>;
v0x168b140_0 .net "in0", 0 0, L_0x16d70e0;  alias, 1 drivers
v0x168b230_0 .net "in1", 0 0, L_0x16d71f0;  alias, 1 drivers
v0x168b2d0_0 .net "minterm1", 0 0, L_0x16d6620;  1 drivers
v0x168b370_0 .net "minterm2", 0 0, L_0x16d6790;  1 drivers
v0x168b430_0 .net "n_sel", 0 0, L_0x16d6590;  1 drivers
v0x168b540_0 .net "out", 0 0, L_0x16d6800;  alias, 1 drivers
v0x168b620_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x168bdb0 .scope module, "dffr13" "DFFRE_GL" 14 137, 15 14 0, S_0x167eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16d7290 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16d7300 .functor AND 1, L_0x16d76a0, L_0x16d7290, C4<1>, C4<1>;
v0x168e820_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x168e8e0_0 .net "d", 0 0, L_0x16d8090;  1 drivers
v0x168e9a0_0 .net "din", 0 0, L_0x16d7300;  1 drivers
v0x168eac0_0 .net "en", 0 0, L_0x16fb210;  alias, 1 drivers
v0x168eb60_0 .net "mux_out", 0 0, L_0x16d76a0;  1 drivers
v0x168ec50_0 .net "n_rst", 0 0, L_0x16d7290;  1 drivers
v0x168ecf0_0 .net "q", 0 0, L_0x16d7f80;  1 drivers
v0x168ed90_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x168c010 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x168bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d77b0 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x168db90_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x168dc30_0 .net "d", 0 0, L_0x16d7300;  alias, 1 drivers
v0x168dcf0_0 .net "n1", 0 0, L_0x16d7bb0;  1 drivers
v0x168de10_0 .net "n_clk", 0 0, L_0x16d77b0;  1 drivers
v0x168deb0_0 .net "q", 0 0, L_0x16d7f80;  alias, 1 drivers
S_0x168c280 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x168c010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d7890 .functor NOT 1, L_0x16d7300, C4<0>, C4<0>, C4<0>;
L_0x16d79b0 .functor AND 1, L_0x16d7300, L_0x16d77b0, C4<1>, C4<1>;
L_0x16d7a40 .functor AND 1, L_0x16d77b0, L_0x16d7890, C4<1>, C4<1>;
L_0x16d7b40 .functor NOR 1, L_0x16d79b0, L_0x16d7bb0, C4<0>, C4<0>;
L_0x16d7bb0 .functor NOR 1, L_0x16d7b40, L_0x16d7a40, C4<0>, C4<0>;
v0x168c4f0_0 .net "clk", 0 0, L_0x16d77b0;  alias, 1 drivers
v0x168c5d0_0 .net "d", 0 0, L_0x16d7300;  alias, 1 drivers
v0x168c690_0 .net "n_d", 0 0, L_0x16d7890;  1 drivers
v0x168c760_0 .net "q", 0 0, L_0x16d7bb0;  alias, 1 drivers
v0x168c840_0 .net "r", 0 0, L_0x16d7a40;  1 drivers
v0x168c950_0 .net "s", 0 0, L_0x16d79b0;  1 drivers
v0x168ca10_0 .net "w", 0 0, L_0x16d7b40;  1 drivers
S_0x168cb50 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x168c010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d7d00 .functor NOT 1, L_0x16d7bb0, C4<0>, C4<0>, C4<0>;
L_0x16d7d70 .functor AND 1, L_0x16d7bb0, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16d7e00 .functor AND 1, v0x16b04a0_0, L_0x16d7d00, C4<1>, C4<1>;
L_0x16d7ec0 .functor NOR 1, L_0x16d7d70, L_0x16d7f80, C4<0>, C4<0>;
L_0x16d7f80 .functor NOR 1, L_0x16d7ec0, L_0x16d7e00, C4<0>, C4<0>;
v0x168cd80_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x168d650_0 .net "d", 0 0, L_0x16d7bb0;  alias, 1 drivers
v0x168d710_0 .net "n_d", 0 0, L_0x16d7d00;  1 drivers
v0x168d7e0_0 .net "q", 0 0, L_0x16d7f80;  alias, 1 drivers
v0x168d880_0 .net "r", 0 0, L_0x16d7e00;  1 drivers
v0x168d990_0 .net "s", 0 0, L_0x16d7d70;  1 drivers
v0x168da50_0 .net "w", 0 0, L_0x16d7ec0;  1 drivers
S_0x168dfa0 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x168bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16d7430 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16d74c0 .functor AND 1, L_0x16d7430, L_0x16d7f80, C4<1>, C4<1>;
L_0x16d7630 .functor AND 1, L_0x16fb210, L_0x16d8090, C4<1>, C4<1>;
L_0x16d76a0 .functor OR 1, L_0x16d74c0, L_0x16d7630, C4<0>, C4<0>;
v0x168e220_0 .net "in0", 0 0, L_0x16d7f80;  alias, 1 drivers
v0x168e310_0 .net "in1", 0 0, L_0x16d8090;  alias, 1 drivers
v0x168e3b0_0 .net "minterm1", 0 0, L_0x16d74c0;  1 drivers
v0x168e450_0 .net "minterm2", 0 0, L_0x16d7630;  1 drivers
v0x168e510_0 .net "n_sel", 0 0, L_0x16d7430;  1 drivers
v0x168e620_0 .net "out", 0 0, L_0x16d76a0;  alias, 1 drivers
v0x168e700_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x168ee90 .scope module, "dffr14" "DFFRE_GL" 14 146, 15 14 0, S_0x167eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16d6380 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16d81b0 .functor AND 1, L_0x16d8550, L_0x16d6380, C4<1>, C4<1>;
v0x16910f0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16911b0_0 .net "d", 0 0, L_0x16d8f40;  1 drivers
v0x1691270_0 .net "din", 0 0, L_0x16d81b0;  1 drivers
v0x1691390_0 .net "en", 0 0, L_0x16fb210;  alias, 1 drivers
v0x1691430_0 .net "mux_out", 0 0, L_0x16d8550;  1 drivers
v0x1691520_0 .net "n_rst", 0 0, L_0x16d6380;  1 drivers
v0x16915c0_0 .net "q", 0 0, L_0x16d8e30;  1 drivers
v0x1691660_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x168f0f0 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x168ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d8660 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x1690460_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1690500_0 .net "d", 0 0, L_0x16d81b0;  alias, 1 drivers
v0x16905c0_0 .net "n1", 0 0, L_0x16d8a60;  1 drivers
v0x16906e0_0 .net "n_clk", 0 0, L_0x16d8660;  1 drivers
v0x1690780_0 .net "q", 0 0, L_0x16d8e30;  alias, 1 drivers
S_0x168f360 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x168f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d8740 .functor NOT 1, L_0x16d81b0, C4<0>, C4<0>, C4<0>;
L_0x16d8860 .functor AND 1, L_0x16d81b0, L_0x16d8660, C4<1>, C4<1>;
L_0x16d88f0 .functor AND 1, L_0x16d8660, L_0x16d8740, C4<1>, C4<1>;
L_0x16d89f0 .functor NOR 1, L_0x16d8860, L_0x16d8a60, C4<0>, C4<0>;
L_0x16d8a60 .functor NOR 1, L_0x16d89f0, L_0x16d88f0, C4<0>, C4<0>;
v0x168f5d0_0 .net "clk", 0 0, L_0x16d8660;  alias, 1 drivers
v0x168f6b0_0 .net "d", 0 0, L_0x16d81b0;  alias, 1 drivers
v0x168f770_0 .net "n_d", 0 0, L_0x16d8740;  1 drivers
v0x168f840_0 .net "q", 0 0, L_0x16d8a60;  alias, 1 drivers
v0x168f920_0 .net "r", 0 0, L_0x16d88f0;  1 drivers
v0x168fa30_0 .net "s", 0 0, L_0x16d8860;  1 drivers
v0x168faf0_0 .net "w", 0 0, L_0x16d89f0;  1 drivers
S_0x168fc30 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x168f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d8bb0 .functor NOT 1, L_0x16d8a60, C4<0>, C4<0>, C4<0>;
L_0x16d8c20 .functor AND 1, L_0x16d8a60, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16d8cb0 .functor AND 1, v0x16b04a0_0, L_0x16d8bb0, C4<1>, C4<1>;
L_0x16d8d70 .functor NOR 1, L_0x16d8c20, L_0x16d8e30, C4<0>, C4<0>;
L_0x16d8e30 .functor NOR 1, L_0x16d8d70, L_0x16d8cb0, C4<0>, C4<0>;
v0x168fe60_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x168ff20_0 .net "d", 0 0, L_0x16d8a60;  alias, 1 drivers
v0x168ffe0_0 .net "n_d", 0 0, L_0x16d8bb0;  1 drivers
v0x16900b0_0 .net "q", 0 0, L_0x16d8e30;  alias, 1 drivers
v0x1690150_0 .net "r", 0 0, L_0x16d8cb0;  1 drivers
v0x1690260_0 .net "s", 0 0, L_0x16d8c20;  1 drivers
v0x1690320_0 .net "w", 0 0, L_0x16d8d70;  1 drivers
S_0x1690870 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x168ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16d82e0 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16d8370 .functor AND 1, L_0x16d82e0, L_0x16d8e30, C4<1>, C4<1>;
L_0x16d84e0 .functor AND 1, L_0x16fb210, L_0x16d8f40, C4<1>, C4<1>;
L_0x16d8550 .functor OR 1, L_0x16d8370, L_0x16d84e0, C4<0>, C4<0>;
v0x1690af0_0 .net "in0", 0 0, L_0x16d8e30;  alias, 1 drivers
v0x1690be0_0 .net "in1", 0 0, L_0x16d8f40;  alias, 1 drivers
v0x1690c80_0 .net "minterm1", 0 0, L_0x16d8370;  1 drivers
v0x1690d20_0 .net "minterm2", 0 0, L_0x16d84e0;  1 drivers
v0x1690de0_0 .net "n_sel", 0 0, L_0x16d82e0;  1 drivers
v0x1690ef0_0 .net "out", 0 0, L_0x16d8550;  alias, 1 drivers
v0x1690fd0_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x1691760 .scope module, "dffr15" "DFFRE_GL" 14 155, 15 14 0, S_0x167eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16d8fe0 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16d9050 .functor AND 1, L_0x16d93f0, L_0x16d8fe0, C4<1>, C4<1>;
v0x16939c0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1693a80_0 .net "d", 0 0, L_0x16d9de0;  1 drivers
v0x1693b40_0 .net "din", 0 0, L_0x16d9050;  1 drivers
v0x1693c60_0 .net "en", 0 0, L_0x16fb210;  alias, 1 drivers
v0x1693d00_0 .net "mux_out", 0 0, L_0x16d93f0;  1 drivers
v0x1693df0_0 .net "n_rst", 0 0, L_0x16d8fe0;  1 drivers
v0x1693e90_0 .net "q", 0 0, L_0x16d9cd0;  1 drivers
v0x1693f30_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x16919c0 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x1691760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d9500 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x1692d30_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1692dd0_0 .net "d", 0 0, L_0x16d9050;  alias, 1 drivers
v0x1692e90_0 .net "n1", 0 0, L_0x16d9900;  1 drivers
v0x1692fb0_0 .net "n_clk", 0 0, L_0x16d9500;  1 drivers
v0x1693050_0 .net "q", 0 0, L_0x16d9cd0;  alias, 1 drivers
S_0x1691c30 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x16919c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d95e0 .functor NOT 1, L_0x16d9050, C4<0>, C4<0>, C4<0>;
L_0x16d9700 .functor AND 1, L_0x16d9050, L_0x16d9500, C4<1>, C4<1>;
L_0x16d9790 .functor AND 1, L_0x16d9500, L_0x16d95e0, C4<1>, C4<1>;
L_0x16d9890 .functor NOR 1, L_0x16d9700, L_0x16d9900, C4<0>, C4<0>;
L_0x16d9900 .functor NOR 1, L_0x16d9890, L_0x16d9790, C4<0>, C4<0>;
v0x1691ea0_0 .net "clk", 0 0, L_0x16d9500;  alias, 1 drivers
v0x1691f80_0 .net "d", 0 0, L_0x16d9050;  alias, 1 drivers
v0x1692040_0 .net "n_d", 0 0, L_0x16d95e0;  1 drivers
v0x1692110_0 .net "q", 0 0, L_0x16d9900;  alias, 1 drivers
v0x16921f0_0 .net "r", 0 0, L_0x16d9790;  1 drivers
v0x1692300_0 .net "s", 0 0, L_0x16d9700;  1 drivers
v0x16923c0_0 .net "w", 0 0, L_0x16d9890;  1 drivers
S_0x1692500 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x16919c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d9a50 .functor NOT 1, L_0x16d9900, C4<0>, C4<0>, C4<0>;
L_0x16d9ac0 .functor AND 1, L_0x16d9900, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16d9b50 .functor AND 1, v0x16b04a0_0, L_0x16d9a50, C4<1>, C4<1>;
L_0x16d9c10 .functor NOR 1, L_0x16d9ac0, L_0x16d9cd0, C4<0>, C4<0>;
L_0x16d9cd0 .functor NOR 1, L_0x16d9c10, L_0x16d9b50, C4<0>, C4<0>;
v0x1692730_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16927f0_0 .net "d", 0 0, L_0x16d9900;  alias, 1 drivers
v0x16928b0_0 .net "n_d", 0 0, L_0x16d9a50;  1 drivers
v0x1692980_0 .net "q", 0 0, L_0x16d9cd0;  alias, 1 drivers
v0x1692a20_0 .net "r", 0 0, L_0x16d9b50;  1 drivers
v0x1692b30_0 .net "s", 0 0, L_0x16d9ac0;  1 drivers
v0x1692bf0_0 .net "w", 0 0, L_0x16d9c10;  1 drivers
S_0x1693140 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x1691760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16d9180 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16d9210 .functor AND 1, L_0x16d9180, L_0x16d9cd0, C4<1>, C4<1>;
L_0x16d9380 .functor AND 1, L_0x16fb210, L_0x16d9de0, C4<1>, C4<1>;
L_0x16d93f0 .functor OR 1, L_0x16d9210, L_0x16d9380, C4<0>, C4<0>;
v0x16933c0_0 .net "in0", 0 0, L_0x16d9cd0;  alias, 1 drivers
v0x16934b0_0 .net "in1", 0 0, L_0x16d9de0;  alias, 1 drivers
v0x1693550_0 .net "minterm1", 0 0, L_0x16d9210;  1 drivers
v0x16935f0_0 .net "minterm2", 0 0, L_0x16d9380;  1 drivers
v0x16936b0_0 .net "n_sel", 0 0, L_0x16d9180;  1 drivers
v0x16937c0_0 .net "out", 0 0, L_0x16d93f0;  alias, 1 drivers
v0x16938a0_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x1694030 .scope module, "dffr2" "DFFRE_GL" 14 38, 15 14 0, S_0x167eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16cc150 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16cc1c0 .functor AND 1, L_0x16cc560, L_0x16cc150, C4<1>, C4<1>;
v0x1696240_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1696300_0 .net "d", 0 0, L_0x16ccf50;  1 drivers
v0x16963c0_0 .net "din", 0 0, L_0x16cc1c0;  1 drivers
v0x16964e0_0 .net "en", 0 0, L_0x16fb210;  alias, 1 drivers
v0x1696580_0 .net "mux_out", 0 0, L_0x16cc560;  1 drivers
v0x1696670_0 .net "n_rst", 0 0, L_0x16cc150;  1 drivers
v0x1696710_0 .net "q", 0 0, L_0x16cce40;  1 drivers
v0x16967b0_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x1694290 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x1694030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16cc670 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x16955b0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1695650_0 .net "d", 0 0, L_0x16cc1c0;  alias, 1 drivers
v0x1695710_0 .net "n1", 0 0, L_0x16cca70;  1 drivers
v0x1695830_0 .net "n_clk", 0 0, L_0x16cc670;  1 drivers
v0x16958d0_0 .net "q", 0 0, L_0x16cce40;  alias, 1 drivers
S_0x16944b0 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x1694290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16cc750 .functor NOT 1, L_0x16cc1c0, C4<0>, C4<0>, C4<0>;
L_0x16cc870 .functor AND 1, L_0x16cc1c0, L_0x16cc670, C4<1>, C4<1>;
L_0x16cc900 .functor AND 1, L_0x16cc670, L_0x16cc750, C4<1>, C4<1>;
L_0x16cca00 .functor NOR 1, L_0x16cc870, L_0x16cca70, C4<0>, C4<0>;
L_0x16cca70 .functor NOR 1, L_0x16cca00, L_0x16cc900, C4<0>, C4<0>;
v0x1694720_0 .net "clk", 0 0, L_0x16cc670;  alias, 1 drivers
v0x1694800_0 .net "d", 0 0, L_0x16cc1c0;  alias, 1 drivers
v0x16948c0_0 .net "n_d", 0 0, L_0x16cc750;  1 drivers
v0x1694990_0 .net "q", 0 0, L_0x16cca70;  alias, 1 drivers
v0x1694a70_0 .net "r", 0 0, L_0x16cc900;  1 drivers
v0x1694b80_0 .net "s", 0 0, L_0x16cc870;  1 drivers
v0x1694c40_0 .net "w", 0 0, L_0x16cca00;  1 drivers
S_0x1694d80 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x1694290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16ccbc0 .functor NOT 1, L_0x16cca70, C4<0>, C4<0>, C4<0>;
L_0x16ccc30 .functor AND 1, L_0x16cca70, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16cccc0 .functor AND 1, v0x16b04a0_0, L_0x16ccbc0, C4<1>, C4<1>;
L_0x16ccd80 .functor NOR 1, L_0x16ccc30, L_0x16cce40, C4<0>, C4<0>;
L_0x16cce40 .functor NOR 1, L_0x16ccd80, L_0x16cccc0, C4<0>, C4<0>;
v0x1694fb0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1695070_0 .net "d", 0 0, L_0x16cca70;  alias, 1 drivers
v0x1695130_0 .net "n_d", 0 0, L_0x16ccbc0;  1 drivers
v0x1695200_0 .net "q", 0 0, L_0x16cce40;  alias, 1 drivers
v0x16952a0_0 .net "r", 0 0, L_0x16cccc0;  1 drivers
v0x16953b0_0 .net "s", 0 0, L_0x16ccc30;  1 drivers
v0x1695470_0 .net "w", 0 0, L_0x16ccd80;  1 drivers
S_0x16959c0 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x1694030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16cc2f0 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16cc380 .functor AND 1, L_0x16cc2f0, L_0x16cce40, C4<1>, C4<1>;
L_0x16cc4f0 .functor AND 1, L_0x16fb210, L_0x16ccf50, C4<1>, C4<1>;
L_0x16cc560 .functor OR 1, L_0x16cc380, L_0x16cc4f0, C4<0>, C4<0>;
v0x1695c40_0 .net "in0", 0 0, L_0x16cce40;  alias, 1 drivers
v0x1695d30_0 .net "in1", 0 0, L_0x16ccf50;  alias, 1 drivers
v0x1695dd0_0 .net "minterm1", 0 0, L_0x16cc380;  1 drivers
v0x1695e70_0 .net "minterm2", 0 0, L_0x16cc4f0;  1 drivers
v0x1695f30_0 .net "n_sel", 0 0, L_0x16cc2f0;  1 drivers
v0x1696040_0 .net "out", 0 0, L_0x16cc560;  alias, 1 drivers
v0x1696120_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x16968b0 .scope module, "dffr3" "DFFRE_GL" 14 47, 15 14 0, S_0x167eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16ccff0 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16cd060 .functor AND 1, L_0x16cd400, L_0x16ccff0, C4<1>, C4<1>;
v0x1698b10_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1698bd0_0 .net "d", 0 0, L_0x16cddf0;  1 drivers
v0x1698c90_0 .net "din", 0 0, L_0x16cd060;  1 drivers
v0x1698db0_0 .net "en", 0 0, L_0x16fb210;  alias, 1 drivers
v0x1698e50_0 .net "mux_out", 0 0, L_0x16cd400;  1 drivers
v0x1698f40_0 .net "n_rst", 0 0, L_0x16ccff0;  1 drivers
v0x1698fe0_0 .net "q", 0 0, L_0x16cdce0;  1 drivers
v0x1699080_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x1696b10 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x16968b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16cd510 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x1697e80_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1697f20_0 .net "d", 0 0, L_0x16cd060;  alias, 1 drivers
v0x1697fe0_0 .net "n1", 0 0, L_0x16cd910;  1 drivers
v0x1698100_0 .net "n_clk", 0 0, L_0x16cd510;  1 drivers
v0x16981a0_0 .net "q", 0 0, L_0x16cdce0;  alias, 1 drivers
S_0x1696d80 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x1696b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16cd5f0 .functor NOT 1, L_0x16cd060, C4<0>, C4<0>, C4<0>;
L_0x16cd710 .functor AND 1, L_0x16cd060, L_0x16cd510, C4<1>, C4<1>;
L_0x16cd7a0 .functor AND 1, L_0x16cd510, L_0x16cd5f0, C4<1>, C4<1>;
L_0x16cd8a0 .functor NOR 1, L_0x16cd710, L_0x16cd910, C4<0>, C4<0>;
L_0x16cd910 .functor NOR 1, L_0x16cd8a0, L_0x16cd7a0, C4<0>, C4<0>;
v0x1696ff0_0 .net "clk", 0 0, L_0x16cd510;  alias, 1 drivers
v0x16970d0_0 .net "d", 0 0, L_0x16cd060;  alias, 1 drivers
v0x1697190_0 .net "n_d", 0 0, L_0x16cd5f0;  1 drivers
v0x1697260_0 .net "q", 0 0, L_0x16cd910;  alias, 1 drivers
v0x1697340_0 .net "r", 0 0, L_0x16cd7a0;  1 drivers
v0x1697450_0 .net "s", 0 0, L_0x16cd710;  1 drivers
v0x1697510_0 .net "w", 0 0, L_0x16cd8a0;  1 drivers
S_0x1697650 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x1696b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16cda60 .functor NOT 1, L_0x16cd910, C4<0>, C4<0>, C4<0>;
L_0x16cdad0 .functor AND 1, L_0x16cd910, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16cdb60 .functor AND 1, v0x16b04a0_0, L_0x16cda60, C4<1>, C4<1>;
L_0x16cdc20 .functor NOR 1, L_0x16cdad0, L_0x16cdce0, C4<0>, C4<0>;
L_0x16cdce0 .functor NOR 1, L_0x16cdc20, L_0x16cdb60, C4<0>, C4<0>;
v0x1697880_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x1697940_0 .net "d", 0 0, L_0x16cd910;  alias, 1 drivers
v0x1697a00_0 .net "n_d", 0 0, L_0x16cda60;  1 drivers
v0x1697ad0_0 .net "q", 0 0, L_0x16cdce0;  alias, 1 drivers
v0x1697b70_0 .net "r", 0 0, L_0x16cdb60;  1 drivers
v0x1697c80_0 .net "s", 0 0, L_0x16cdad0;  1 drivers
v0x1697d40_0 .net "w", 0 0, L_0x16cdc20;  1 drivers
S_0x1698290 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x16968b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16cd190 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16cd220 .functor AND 1, L_0x16cd190, L_0x16cdce0, C4<1>, C4<1>;
L_0x16cd390 .functor AND 1, L_0x16fb210, L_0x16cddf0, C4<1>, C4<1>;
L_0x16cd400 .functor OR 1, L_0x16cd220, L_0x16cd390, C4<0>, C4<0>;
v0x1698510_0 .net "in0", 0 0, L_0x16cdce0;  alias, 1 drivers
v0x1698600_0 .net "in1", 0 0, L_0x16cddf0;  alias, 1 drivers
v0x16986a0_0 .net "minterm1", 0 0, L_0x16cd220;  1 drivers
v0x1698740_0 .net "minterm2", 0 0, L_0x16cd390;  1 drivers
v0x1698800_0 .net "n_sel", 0 0, L_0x16cd190;  1 drivers
v0x1698910_0 .net "out", 0 0, L_0x16cd400;  alias, 1 drivers
v0x16989f0_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x1699180 .scope module, "dffr4" "DFFRE_GL" 14 56, 15 14 0, S_0x167eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16cdec0 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16cdf30 .functor AND 1, L_0x16ceaa0, L_0x16cdec0, C4<1>, C4<1>;
v0x169b3e0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x169b4a0_0 .net "d", 0 0, L_0x16cf4c0;  1 drivers
v0x169b560_0 .net "din", 0 0, L_0x16cdf30;  1 drivers
v0x169b680_0 .net "en", 0 0, L_0x16fb210;  alias, 1 drivers
v0x169b720_0 .net "mux_out", 0 0, L_0x16ceaa0;  1 drivers
v0x169b810_0 .net "n_rst", 0 0, L_0x16cdec0;  1 drivers
v0x169b8b0_0 .net "q", 0 0, L_0x16cf3b0;  1 drivers
v0x169b950_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x16993e0 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x1699180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16cebb0 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x169a750_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x169a7f0_0 .net "d", 0 0, L_0x16cdf30;  alias, 1 drivers
v0x169a8b0_0 .net "n1", 0 0, L_0x16cefb0;  1 drivers
v0x169a9d0_0 .net "n_clk", 0 0, L_0x16cebb0;  1 drivers
v0x169aa70_0 .net "q", 0 0, L_0x16cf3b0;  alias, 1 drivers
S_0x1699650 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x16993e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16cec90 .functor NOT 1, L_0x16cdf30, C4<0>, C4<0>, C4<0>;
L_0x16cedb0 .functor AND 1, L_0x16cdf30, L_0x16cebb0, C4<1>, C4<1>;
L_0x16cee40 .functor AND 1, L_0x16cebb0, L_0x16cec90, C4<1>, C4<1>;
L_0x16cef40 .functor NOR 1, L_0x16cedb0, L_0x16cefb0, C4<0>, C4<0>;
L_0x16cefb0 .functor NOR 1, L_0x16cef40, L_0x16cee40, C4<0>, C4<0>;
v0x16998c0_0 .net "clk", 0 0, L_0x16cebb0;  alias, 1 drivers
v0x16999a0_0 .net "d", 0 0, L_0x16cdf30;  alias, 1 drivers
v0x1699a60_0 .net "n_d", 0 0, L_0x16cec90;  1 drivers
v0x1699b30_0 .net "q", 0 0, L_0x16cefb0;  alias, 1 drivers
v0x1699c10_0 .net "r", 0 0, L_0x16cee40;  1 drivers
v0x1699d20_0 .net "s", 0 0, L_0x16cedb0;  1 drivers
v0x1699de0_0 .net "w", 0 0, L_0x16cef40;  1 drivers
S_0x1699f20 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x16993e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16cf100 .functor NOT 1, L_0x16cefb0, C4<0>, C4<0>, C4<0>;
L_0x16cf170 .functor AND 1, L_0x16cefb0, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16cf200 .functor AND 1, v0x16b04a0_0, L_0x16cf100, C4<1>, C4<1>;
L_0x16cf2c0 .functor NOR 1, L_0x16cf170, L_0x16cf3b0, C4<0>, C4<0>;
L_0x16cf3b0 .functor NOR 1, L_0x16cf2c0, L_0x16cf200, C4<0>, C4<0>;
v0x169a150_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x169a210_0 .net "d", 0 0, L_0x16cefb0;  alias, 1 drivers
v0x169a2d0_0 .net "n_d", 0 0, L_0x16cf100;  1 drivers
v0x169a3a0_0 .net "q", 0 0, L_0x16cf3b0;  alias, 1 drivers
v0x169a440_0 .net "r", 0 0, L_0x16cf200;  1 drivers
v0x169a550_0 .net "s", 0 0, L_0x16cf170;  1 drivers
v0x169a610_0 .net "w", 0 0, L_0x16cf2c0;  1 drivers
S_0x169ab60 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x1699180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16ce040 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16ce8e0 .functor AND 1, L_0x16ce040, L_0x16cf3b0, C4<1>, C4<1>;
L_0x16cea30 .functor AND 1, L_0x16fb210, L_0x16cf4c0, C4<1>, C4<1>;
L_0x16ceaa0 .functor OR 1, L_0x16ce8e0, L_0x16cea30, C4<0>, C4<0>;
v0x169ade0_0 .net "in0", 0 0, L_0x16cf3b0;  alias, 1 drivers
v0x169aed0_0 .net "in1", 0 0, L_0x16cf4c0;  alias, 1 drivers
v0x169af70_0 .net "minterm1", 0 0, L_0x16ce8e0;  1 drivers
v0x169b010_0 .net "minterm2", 0 0, L_0x16cea30;  1 drivers
v0x169b0d0_0 .net "n_sel", 0 0, L_0x16ce040;  1 drivers
v0x169b1e0_0 .net "out", 0 0, L_0x16ceaa0;  alias, 1 drivers
v0x169b2c0_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x169ba50 .scope module, "dffr5" "DFFRE_GL" 14 65, 15 14 0, S_0x167eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16cf560 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16cf5d0 .functor AND 1, L_0x16cf8e0, L_0x16cf560, C4<1>, C4<1>;
v0x169dcb0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x169dd70_0 .net "d", 0 0, L_0x16d02d0;  1 drivers
v0x169de30_0 .net "din", 0 0, L_0x16cf5d0;  1 drivers
v0x169df50_0 .net "en", 0 0, L_0x16fb210;  alias, 1 drivers
v0x169dff0_0 .net "mux_out", 0 0, L_0x16cf8e0;  1 drivers
v0x169e0e0_0 .net "n_rst", 0 0, L_0x16cf560;  1 drivers
v0x169e180_0 .net "q", 0 0, L_0x16d01c0;  1 drivers
v0x169e220_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x169bcb0 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x169ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16cf9f0 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x169d020_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x169d0c0_0 .net "d", 0 0, L_0x16cf5d0;  alias, 1 drivers
v0x169d180_0 .net "n1", 0 0, L_0x16cfdf0;  1 drivers
v0x169d2a0_0 .net "n_clk", 0 0, L_0x16cf9f0;  1 drivers
v0x169d340_0 .net "q", 0 0, L_0x16d01c0;  alias, 1 drivers
S_0x169bf20 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x169bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16cfad0 .functor NOT 1, L_0x16cf5d0, C4<0>, C4<0>, C4<0>;
L_0x16cfbf0 .functor AND 1, L_0x16cf5d0, L_0x16cf9f0, C4<1>, C4<1>;
L_0x16cfc80 .functor AND 1, L_0x16cf9f0, L_0x16cfad0, C4<1>, C4<1>;
L_0x16cfd80 .functor NOR 1, L_0x16cfbf0, L_0x16cfdf0, C4<0>, C4<0>;
L_0x16cfdf0 .functor NOR 1, L_0x16cfd80, L_0x16cfc80, C4<0>, C4<0>;
v0x169c190_0 .net "clk", 0 0, L_0x16cf9f0;  alias, 1 drivers
v0x169c270_0 .net "d", 0 0, L_0x16cf5d0;  alias, 1 drivers
v0x169c330_0 .net "n_d", 0 0, L_0x16cfad0;  1 drivers
v0x169c400_0 .net "q", 0 0, L_0x16cfdf0;  alias, 1 drivers
v0x169c4e0_0 .net "r", 0 0, L_0x16cfc80;  1 drivers
v0x169c5f0_0 .net "s", 0 0, L_0x16cfbf0;  1 drivers
v0x169c6b0_0 .net "w", 0 0, L_0x16cfd80;  1 drivers
S_0x169c7f0 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x169bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16cff40 .functor NOT 1, L_0x16cfdf0, C4<0>, C4<0>, C4<0>;
L_0x16cffb0 .functor AND 1, L_0x16cfdf0, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16d0040 .functor AND 1, v0x16b04a0_0, L_0x16cff40, C4<1>, C4<1>;
L_0x16d0100 .functor NOR 1, L_0x16cffb0, L_0x16d01c0, C4<0>, C4<0>;
L_0x16d01c0 .functor NOR 1, L_0x16d0100, L_0x16d0040, C4<0>, C4<0>;
v0x169ca20_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x169cae0_0 .net "d", 0 0, L_0x16cfdf0;  alias, 1 drivers
v0x169cba0_0 .net "n_d", 0 0, L_0x16cff40;  1 drivers
v0x169cc70_0 .net "q", 0 0, L_0x16d01c0;  alias, 1 drivers
v0x169cd10_0 .net "r", 0 0, L_0x16d0040;  1 drivers
v0x169ce20_0 .net "s", 0 0, L_0x16cffb0;  1 drivers
v0x169cee0_0 .net "w", 0 0, L_0x16d0100;  1 drivers
S_0x169d430 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x169ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16cf700 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16cf790 .functor AND 1, L_0x16cf700, L_0x16d01c0, C4<1>, C4<1>;
L_0x16cf870 .functor AND 1, L_0x16fb210, L_0x16d02d0, C4<1>, C4<1>;
L_0x16cf8e0 .functor OR 1, L_0x16cf790, L_0x16cf870, C4<0>, C4<0>;
v0x169d6b0_0 .net "in0", 0 0, L_0x16d01c0;  alias, 1 drivers
v0x169d7a0_0 .net "in1", 0 0, L_0x16d02d0;  alias, 1 drivers
v0x169d840_0 .net "minterm1", 0 0, L_0x16cf790;  1 drivers
v0x169d8e0_0 .net "minterm2", 0 0, L_0x16cf870;  1 drivers
v0x169d9a0_0 .net "n_sel", 0 0, L_0x16cf700;  1 drivers
v0x169dab0_0 .net "out", 0 0, L_0x16cf8e0;  alias, 1 drivers
v0x169db90_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x169e320 .scope module, "dffr6" "DFFRE_GL" 14 74, 15 14 0, S_0x167eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16d03b0 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16d0420 .functor AND 1, L_0x16d07c0, L_0x16d03b0, C4<1>, C4<1>;
v0x16a0580_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16a0640_0 .net "d", 0 0, L_0x16d11b0;  1 drivers
v0x16a0700_0 .net "din", 0 0, L_0x16d0420;  1 drivers
v0x16a0820_0 .net "en", 0 0, L_0x16fb210;  alias, 1 drivers
v0x16a08c0_0 .net "mux_out", 0 0, L_0x16d07c0;  1 drivers
v0x16a09b0_0 .net "n_rst", 0 0, L_0x16d03b0;  1 drivers
v0x16a0a50_0 .net "q", 0 0, L_0x16d10a0;  1 drivers
v0x16a0af0_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x169e580 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x169e320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d08d0 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x169f8f0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x169f990_0 .net "d", 0 0, L_0x16d0420;  alias, 1 drivers
v0x169fa50_0 .net "n1", 0 0, L_0x16d0cd0;  1 drivers
v0x169fb70_0 .net "n_clk", 0 0, L_0x16d08d0;  1 drivers
v0x169fc10_0 .net "q", 0 0, L_0x16d10a0;  alias, 1 drivers
S_0x169e7f0 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x169e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d09b0 .functor NOT 1, L_0x16d0420, C4<0>, C4<0>, C4<0>;
L_0x16d0ad0 .functor AND 1, L_0x16d0420, L_0x16d08d0, C4<1>, C4<1>;
L_0x16d0b60 .functor AND 1, L_0x16d08d0, L_0x16d09b0, C4<1>, C4<1>;
L_0x16d0c60 .functor NOR 1, L_0x16d0ad0, L_0x16d0cd0, C4<0>, C4<0>;
L_0x16d0cd0 .functor NOR 1, L_0x16d0c60, L_0x16d0b60, C4<0>, C4<0>;
v0x169ea60_0 .net "clk", 0 0, L_0x16d08d0;  alias, 1 drivers
v0x169eb40_0 .net "d", 0 0, L_0x16d0420;  alias, 1 drivers
v0x169ec00_0 .net "n_d", 0 0, L_0x16d09b0;  1 drivers
v0x169ecd0_0 .net "q", 0 0, L_0x16d0cd0;  alias, 1 drivers
v0x169edb0_0 .net "r", 0 0, L_0x16d0b60;  1 drivers
v0x169eec0_0 .net "s", 0 0, L_0x16d0ad0;  1 drivers
v0x169ef80_0 .net "w", 0 0, L_0x16d0c60;  1 drivers
S_0x169f0c0 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x169e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d0e20 .functor NOT 1, L_0x16d0cd0, C4<0>, C4<0>, C4<0>;
L_0x16d0e90 .functor AND 1, L_0x16d0cd0, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16d0f20 .functor AND 1, v0x16b04a0_0, L_0x16d0e20, C4<1>, C4<1>;
L_0x16d0fe0 .functor NOR 1, L_0x16d0e90, L_0x16d10a0, C4<0>, C4<0>;
L_0x16d10a0 .functor NOR 1, L_0x16d0fe0, L_0x16d0f20, C4<0>, C4<0>;
v0x169f2f0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x169f3b0_0 .net "d", 0 0, L_0x16d0cd0;  alias, 1 drivers
v0x169f470_0 .net "n_d", 0 0, L_0x16d0e20;  1 drivers
v0x169f540_0 .net "q", 0 0, L_0x16d10a0;  alias, 1 drivers
v0x169f5e0_0 .net "r", 0 0, L_0x16d0f20;  1 drivers
v0x169f6f0_0 .net "s", 0 0, L_0x16d0e90;  1 drivers
v0x169f7b0_0 .net "w", 0 0, L_0x16d0fe0;  1 drivers
S_0x169fd00 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x169e320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16d0550 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16d05e0 .functor AND 1, L_0x16d0550, L_0x16d10a0, C4<1>, C4<1>;
L_0x16d0750 .functor AND 1, L_0x16fb210, L_0x16d11b0, C4<1>, C4<1>;
L_0x16d07c0 .functor OR 1, L_0x16d05e0, L_0x16d0750, C4<0>, C4<0>;
v0x169ff80_0 .net "in0", 0 0, L_0x16d10a0;  alias, 1 drivers
v0x16a0070_0 .net "in1", 0 0, L_0x16d11b0;  alias, 1 drivers
v0x16a0110_0 .net "minterm1", 0 0, L_0x16d05e0;  1 drivers
v0x16a01b0_0 .net "minterm2", 0 0, L_0x16d0750;  1 drivers
v0x16a0270_0 .net "n_sel", 0 0, L_0x16d0550;  1 drivers
v0x16a0380_0 .net "out", 0 0, L_0x16d07c0;  alias, 1 drivers
v0x16a0460_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x16a0bf0 .scope module, "dffr7" "DFFRE_GL" 14 83, 15 14 0, S_0x167eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16d1250 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16d12c0 .functor AND 1, L_0x16d1660, L_0x16d1250, C4<1>, C4<1>;
v0x16a2e50_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16a2f10_0 .net "d", 0 0, L_0x16d2050;  1 drivers
v0x16a2fd0_0 .net "din", 0 0, L_0x16d12c0;  1 drivers
v0x16a30f0_0 .net "en", 0 0, L_0x16fb210;  alias, 1 drivers
v0x16a3190_0 .net "mux_out", 0 0, L_0x16d1660;  1 drivers
v0x16a3280_0 .net "n_rst", 0 0, L_0x16d1250;  1 drivers
v0x16a3320_0 .net "q", 0 0, L_0x16d1f40;  1 drivers
v0x16a33c0_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x16a0e50 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x16a0bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d1770 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x16a21c0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16a2260_0 .net "d", 0 0, L_0x16d12c0;  alias, 1 drivers
v0x16a2320_0 .net "n1", 0 0, L_0x16d1b70;  1 drivers
v0x16a2440_0 .net "n_clk", 0 0, L_0x16d1770;  1 drivers
v0x16a24e0_0 .net "q", 0 0, L_0x16d1f40;  alias, 1 drivers
S_0x16a10c0 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x16a0e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d1850 .functor NOT 1, L_0x16d12c0, C4<0>, C4<0>, C4<0>;
L_0x16d1970 .functor AND 1, L_0x16d12c0, L_0x16d1770, C4<1>, C4<1>;
L_0x16d1a00 .functor AND 1, L_0x16d1770, L_0x16d1850, C4<1>, C4<1>;
L_0x16d1b00 .functor NOR 1, L_0x16d1970, L_0x16d1b70, C4<0>, C4<0>;
L_0x16d1b70 .functor NOR 1, L_0x16d1b00, L_0x16d1a00, C4<0>, C4<0>;
v0x16a1330_0 .net "clk", 0 0, L_0x16d1770;  alias, 1 drivers
v0x16a1410_0 .net "d", 0 0, L_0x16d12c0;  alias, 1 drivers
v0x16a14d0_0 .net "n_d", 0 0, L_0x16d1850;  1 drivers
v0x16a15a0_0 .net "q", 0 0, L_0x16d1b70;  alias, 1 drivers
v0x16a1680_0 .net "r", 0 0, L_0x16d1a00;  1 drivers
v0x16a1790_0 .net "s", 0 0, L_0x16d1970;  1 drivers
v0x16a1850_0 .net "w", 0 0, L_0x16d1b00;  1 drivers
S_0x16a1990 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x16a0e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d1cc0 .functor NOT 1, L_0x16d1b70, C4<0>, C4<0>, C4<0>;
L_0x16d1d30 .functor AND 1, L_0x16d1b70, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16d1dc0 .functor AND 1, v0x16b04a0_0, L_0x16d1cc0, C4<1>, C4<1>;
L_0x16d1e80 .functor NOR 1, L_0x16d1d30, L_0x16d1f40, C4<0>, C4<0>;
L_0x16d1f40 .functor NOR 1, L_0x16d1e80, L_0x16d1dc0, C4<0>, C4<0>;
v0x16a1bc0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16a1c80_0 .net "d", 0 0, L_0x16d1b70;  alias, 1 drivers
v0x16a1d40_0 .net "n_d", 0 0, L_0x16d1cc0;  1 drivers
v0x16a1e10_0 .net "q", 0 0, L_0x16d1f40;  alias, 1 drivers
v0x16a1eb0_0 .net "r", 0 0, L_0x16d1dc0;  1 drivers
v0x16a1fc0_0 .net "s", 0 0, L_0x16d1d30;  1 drivers
v0x16a2080_0 .net "w", 0 0, L_0x16d1e80;  1 drivers
S_0x16a25d0 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x16a0bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16d13f0 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16d1480 .functor AND 1, L_0x16d13f0, L_0x16d1f40, C4<1>, C4<1>;
L_0x16d15f0 .functor AND 1, L_0x16fb210, L_0x16d2050, C4<1>, C4<1>;
L_0x16d1660 .functor OR 1, L_0x16d1480, L_0x16d15f0, C4<0>, C4<0>;
v0x16a2850_0 .net "in0", 0 0, L_0x16d1f40;  alias, 1 drivers
v0x16a2940_0 .net "in1", 0 0, L_0x16d2050;  alias, 1 drivers
v0x16a29e0_0 .net "minterm1", 0 0, L_0x16d1480;  1 drivers
v0x16a2a80_0 .net "minterm2", 0 0, L_0x16d15f0;  1 drivers
v0x16a2b40_0 .net "n_sel", 0 0, L_0x16d13f0;  1 drivers
v0x16a2c50_0 .net "out", 0 0, L_0x16d1660;  alias, 1 drivers
v0x16a2d30_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x16a34c0 .scope module, "dffr8" "DFFRE_GL" 14 92, 15 14 0, S_0x167eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16d2140 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16d21b0 .functor AND 1, L_0x16d2550, L_0x16d2140, C4<1>, C4<1>;
v0x16a5720_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16a57e0_0 .net "d", 0 0, L_0x16d2f40;  1 drivers
v0x16a58a0_0 .net "din", 0 0, L_0x16d21b0;  1 drivers
v0x16a59c0_0 .net "en", 0 0, L_0x16fb210;  alias, 1 drivers
v0x16a5a60_0 .net "mux_out", 0 0, L_0x16d2550;  1 drivers
v0x16a5b50_0 .net "n_rst", 0 0, L_0x16d2140;  1 drivers
v0x16a5bf0_0 .net "q", 0 0, L_0x16d2e30;  1 drivers
v0x16a5c90_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x16a3720 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x16a34c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d2660 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x16a4a90_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16a4b30_0 .net "d", 0 0, L_0x16d21b0;  alias, 1 drivers
v0x16a4bf0_0 .net "n1", 0 0, L_0x16d2a60;  1 drivers
v0x16a4d10_0 .net "n_clk", 0 0, L_0x16d2660;  1 drivers
v0x16a4db0_0 .net "q", 0 0, L_0x16d2e30;  alias, 1 drivers
S_0x16a3990 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x16a3720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d2740 .functor NOT 1, L_0x16d21b0, C4<0>, C4<0>, C4<0>;
L_0x16d2860 .functor AND 1, L_0x16d21b0, L_0x16d2660, C4<1>, C4<1>;
L_0x16d28f0 .functor AND 1, L_0x16d2660, L_0x16d2740, C4<1>, C4<1>;
L_0x16d29f0 .functor NOR 1, L_0x16d2860, L_0x16d2a60, C4<0>, C4<0>;
L_0x16d2a60 .functor NOR 1, L_0x16d29f0, L_0x16d28f0, C4<0>, C4<0>;
v0x16a3c00_0 .net "clk", 0 0, L_0x16d2660;  alias, 1 drivers
v0x16a3ce0_0 .net "d", 0 0, L_0x16d21b0;  alias, 1 drivers
v0x16a3da0_0 .net "n_d", 0 0, L_0x16d2740;  1 drivers
v0x16a3e70_0 .net "q", 0 0, L_0x16d2a60;  alias, 1 drivers
v0x16a3f50_0 .net "r", 0 0, L_0x16d28f0;  1 drivers
v0x16a4060_0 .net "s", 0 0, L_0x16d2860;  1 drivers
v0x16a4120_0 .net "w", 0 0, L_0x16d29f0;  1 drivers
S_0x16a4260 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x16a3720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d2bb0 .functor NOT 1, L_0x16d2a60, C4<0>, C4<0>, C4<0>;
L_0x16d2c20 .functor AND 1, L_0x16d2a60, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16d2cb0 .functor AND 1, v0x16b04a0_0, L_0x16d2bb0, C4<1>, C4<1>;
L_0x16d2d70 .functor NOR 1, L_0x16d2c20, L_0x16d2e30, C4<0>, C4<0>;
L_0x16d2e30 .functor NOR 1, L_0x16d2d70, L_0x16d2cb0, C4<0>, C4<0>;
v0x16a4490_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16a4550_0 .net "d", 0 0, L_0x16d2a60;  alias, 1 drivers
v0x16a4610_0 .net "n_d", 0 0, L_0x16d2bb0;  1 drivers
v0x16a46e0_0 .net "q", 0 0, L_0x16d2e30;  alias, 1 drivers
v0x16a4780_0 .net "r", 0 0, L_0x16d2cb0;  1 drivers
v0x16a4890_0 .net "s", 0 0, L_0x16d2c20;  1 drivers
v0x16a4950_0 .net "w", 0 0, L_0x16d2d70;  1 drivers
S_0x16a4ea0 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x16a34c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16d22e0 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16d2370 .functor AND 1, L_0x16d22e0, L_0x16d2e30, C4<1>, C4<1>;
L_0x16d24e0 .functor AND 1, L_0x16fb210, L_0x16d2f40, C4<1>, C4<1>;
L_0x16d2550 .functor OR 1, L_0x16d2370, L_0x16d24e0, C4<0>, C4<0>;
v0x16a5120_0 .net "in0", 0 0, L_0x16d2e30;  alias, 1 drivers
v0x16a5210_0 .net "in1", 0 0, L_0x16d2f40;  alias, 1 drivers
v0x16a52b0_0 .net "minterm1", 0 0, L_0x16d2370;  1 drivers
v0x16a5350_0 .net "minterm2", 0 0, L_0x16d24e0;  1 drivers
v0x16a5410_0 .net "n_sel", 0 0, L_0x16d22e0;  1 drivers
v0x16a5520_0 .net "out", 0 0, L_0x16d2550;  alias, 1 drivers
v0x16a5600_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x16a5d90 .scope module, "dffr9" "DFFRE_GL" 14 101, 15 14 0, S_0x167eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16d2fe0 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16d3860 .functor AND 1, L_0x16d3ba0, L_0x16d2fe0, C4<1>, C4<1>;
v0x16a7ff0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16a80b0_0 .net "d", 0 0, L_0x16d4590;  1 drivers
v0x16a8170_0 .net "din", 0 0, L_0x16d3860;  1 drivers
v0x16a8290_0 .net "en", 0 0, L_0x16fb210;  alias, 1 drivers
v0x16a8330_0 .net "mux_out", 0 0, L_0x16d3ba0;  1 drivers
v0x16a8420_0 .net "n_rst", 0 0, L_0x16d2fe0;  1 drivers
v0x16a84c0_0 .net "q", 0 0, L_0x16d4480;  1 drivers
v0x16a8560_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x16a5ff0 .scope module, "flipflop" "DFF_GL" 15 39, 16 11 0, S_0x16a5d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d3cb0 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x16a7360_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16a7400_0 .net "d", 0 0, L_0x16d3860;  alias, 1 drivers
v0x16a74c0_0 .net "n1", 0 0, L_0x16d40b0;  1 drivers
v0x16a75e0_0 .net "n_clk", 0 0, L_0x16d3cb0;  1 drivers
v0x16a7680_0 .net "q", 0 0, L_0x16d4480;  alias, 1 drivers
S_0x16a6260 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x16a5ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d3d90 .functor NOT 1, L_0x16d3860, C4<0>, C4<0>, C4<0>;
L_0x16d3eb0 .functor AND 1, L_0x16d3860, L_0x16d3cb0, C4<1>, C4<1>;
L_0x16d3f40 .functor AND 1, L_0x16d3cb0, L_0x16d3d90, C4<1>, C4<1>;
L_0x16d4040 .functor NOR 1, L_0x16d3eb0, L_0x16d40b0, C4<0>, C4<0>;
L_0x16d40b0 .functor NOR 1, L_0x16d4040, L_0x16d3f40, C4<0>, C4<0>;
v0x16a64d0_0 .net "clk", 0 0, L_0x16d3cb0;  alias, 1 drivers
v0x16a65b0_0 .net "d", 0 0, L_0x16d3860;  alias, 1 drivers
v0x16a6670_0 .net "n_d", 0 0, L_0x16d3d90;  1 drivers
v0x16a6740_0 .net "q", 0 0, L_0x16d40b0;  alias, 1 drivers
v0x16a6820_0 .net "r", 0 0, L_0x16d3f40;  1 drivers
v0x16a6930_0 .net "s", 0 0, L_0x16d3eb0;  1 drivers
v0x16a69f0_0 .net "w", 0 0, L_0x16d4040;  1 drivers
S_0x16a6b30 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x16a5ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16d4200 .functor NOT 1, L_0x16d40b0, C4<0>, C4<0>, C4<0>;
L_0x16d4270 .functor AND 1, L_0x16d40b0, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16d4300 .functor AND 1, v0x16b04a0_0, L_0x16d4200, C4<1>, C4<1>;
L_0x16d43c0 .functor NOR 1, L_0x16d4270, L_0x16d4480, C4<0>, C4<0>;
L_0x16d4480 .functor NOR 1, L_0x16d43c0, L_0x16d4300, C4<0>, C4<0>;
v0x16a6d60_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16a6e20_0 .net "d", 0 0, L_0x16d40b0;  alias, 1 drivers
v0x16a6ee0_0 .net "n_d", 0 0, L_0x16d4200;  1 drivers
v0x16a6fb0_0 .net "q", 0 0, L_0x16d4480;  alias, 1 drivers
v0x16a7050_0 .net "r", 0 0, L_0x16d4300;  1 drivers
v0x16a7160_0 .net "s", 0 0, L_0x16d4270;  1 drivers
v0x16a7220_0 .net "w", 0 0, L_0x16d43c0;  1 drivers
S_0x16a7770 .scope module, "flipmux" "Mux2_1b_GL" 15 31, 13 10 0, S_0x16a5d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x16d3970 .functor NOT 1, L_0x16fb210, C4<0>, C4<0>, C4<0>;
L_0x16d39e0 .functor AND 1, L_0x16d3970, L_0x16d4480, C4<1>, C4<1>;
L_0x16d3b30 .functor AND 1, L_0x16fb210, L_0x16d4590, C4<1>, C4<1>;
L_0x16d3ba0 .functor OR 1, L_0x16d39e0, L_0x16d3b30, C4<0>, C4<0>;
v0x16a79f0_0 .net "in0", 0 0, L_0x16d4480;  alias, 1 drivers
v0x16a7ae0_0 .net "in1", 0 0, L_0x16d4590;  alias, 1 drivers
v0x16a7b80_0 .net "minterm1", 0 0, L_0x16d39e0;  1 drivers
v0x16a7c20_0 .net "minterm2", 0 0, L_0x16d3b30;  1 drivers
v0x16a7ce0_0 .net "n_sel", 0 0, L_0x16d3970;  1 drivers
v0x16a7df0_0 .net "out", 0 0, L_0x16d3ba0;  alias, 1 drivers
v0x16a7ed0_0 .net "sel", 0 0, L_0x16fb210;  alias, 1 drivers
S_0x16a9d00 .scope module, "note_player_ctrl" "NotePlayerCtrl_GL" 5 41, 18 11 0, S_0x1611880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "count_done";
    .port_info 3 /OUTPUT 1 "count_load";
    .port_info 4 /OUTPUT 2 "state";
    .port_info 5 /OUTPUT 1 "note";
P_0x1661910 .param/l "STATE_LOAD_HIGH" 1 18 21, C4<00>;
P_0x1661950 .param/l "STATE_LOAD_LOW" 1 18 23, C4<10>;
P_0x1661990 .param/l "STATE_WAIT_HIGH" 1 18 22, C4<01>;
P_0x16619d0 .param/l "STATE_WAIT_LOW" 1 18 24, C4<11>;
L_0x16f91b0 .functor NOT 1, L_0x16e3290, C4<0>, C4<0>, C4<0>;
L_0x16f9220 .functor NOT 1, L_0x16f9290, C4<0>, C4<0>, C4<0>;
L_0x16f9330 .functor NOT 1, L_0x16f93a0, C4<0>, C4<0>, C4<0>;
L_0x16fa920 .functor AND 1, L_0x16f9330, L_0x16fa9e0, L_0x16e3290, C4<1>;
L_0x16faad0 .functor AND 1, L_0x16fab90, L_0x16f91b0, C4<1>, C4<1>;
L_0x16fac80 .functor AND 1, L_0x16fad40, L_0x16f9220, C4<1>, C4<1>;
L_0x16faf80 .functor OR 1, L_0x16fa920, L_0x16faad0, L_0x16fac80, C4<0>;
L_0x16fb0e0 .functor OR 1, L_0x16f91b0, L_0x16f9220, C4<0>, C4<0>;
L_0x16fb1a0 .functor BUFZ 1, L_0x16f9330, C4<0>, C4<0>, C4<0>;
L_0x16fb210 .functor BUFZ 1, L_0x16f9220, C4<0>, C4<0>, C4<0>;
v0x16adfb0_0 .net *"_ivl_16", 0 0, L_0x16fa9e0;  1 drivers
v0x16ae0b0_0 .net *"_ivl_19", 0 0, L_0x16fab90;  1 drivers
v0x16ae190_0 .net *"_ivl_22", 0 0, L_0x16fad40;  1 drivers
v0x16ae250_0 .net *"_ivl_3", 0 0, L_0x16f9290;  1 drivers
v0x16ae330_0 .net *"_ivl_6", 0 0, L_0x16f93a0;  1 drivers
v0x16ae460_0 .net "a", 0 0, L_0x16fa920;  1 drivers
v0x16ae520_0 .net "b", 0 0, L_0x16faad0;  1 drivers
v0x16ae5e0_0 .net "c", 0 0, L_0x16fac80;  1 drivers
v0x16ae6a0_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16ae740_0 .net "count_done", 0 0, L_0x16e3290;  alias, 1 drivers
v0x16ae7e0_0 .net "count_load", 0 0, L_0x16fb210;  alias, 1 drivers
v0x16ae930_0 .net "n_done", 0 0, L_0x16f91b0;  1 drivers
v0x16ae9f0_0 .net "n_state_0", 0 0, L_0x16f9220;  1 drivers
v0x16aeab0_0 .net "n_state_1", 0 0, L_0x16f9330;  1 drivers
v0x16aeb70 .array "next_state", 0 1;
v0x16aeb70_0 .net v0x16aeb70 0, 0 0, L_0x16fb0e0; 1 drivers
v0x16aeb70_1 .net v0x16aeb70 1, 0 0, L_0x16faf80; 1 drivers
v0x16aec30_0 .net "note", 0 0, L_0x16fb1a0;  alias, 1 drivers
v0x16aecd0_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
v0x16aed70_0 .net "state", 1 0, L_0x16fa880;  alias, 1 drivers
L_0x16f9290 .part L_0x16fa880, 0, 1;
L_0x16f93a0 .part L_0x16fa880, 1, 1;
L_0x16fa880 .concat8 [ 1 1 0 0], L_0x16f9d10, L_0x16fa730;
L_0x16fa9e0 .part L_0x16fa880, 0, 1;
L_0x16fab90 .part L_0x16fa880, 1, 1;
L_0x16fad40 .part L_0x16fa880, 1, 1;
S_0x16aa110 .scope module, "current_state_0" "DFFR_GL" 18 43, 19 10 0, S_0x16a9d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x16f9490 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16f9500 .functor AND 1, L_0x16fb0e0, L_0x16f9490, C4<1>, C4<1>;
v0x16abb40_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16abbe0_0 .net "d", 0 0, L_0x16fb0e0;  alias, 1 drivers
v0x16abc80_0 .net "in_d", 0 0, L_0x16f9500;  1 drivers
v0x16abda0_0 .net "n_rst", 0 0, L_0x16f9490;  1 drivers
v0x16abe40_0 .net "q", 0 0, L_0x16f9d10;  1 drivers
v0x16abfa0_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x16aa360 .scope module, "flipflop" "DFF_GL" 19 23, 16 11 0, S_0x16aa110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16f95c0 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x16ab730_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16ab7d0_0 .net "d", 0 0, L_0x16f9500;  alias, 1 drivers
v0x16ab890_0 .net "n1", 0 0, L_0x16f9960;  1 drivers
v0x16ab9b0_0 .net "n_clk", 0 0, L_0x16f95c0;  1 drivers
v0x16aba50_0 .net "q", 0 0, L_0x16f9d10;  alias, 1 drivers
S_0x16aa5d0 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x16aa360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16f9680 .functor NOT 1, L_0x16f9500, C4<0>, C4<0>, C4<0>;
L_0x16f9780 .functor AND 1, L_0x16f9500, L_0x16f95c0, C4<1>, C4<1>;
L_0x16f97f0 .functor AND 1, L_0x16f95c0, L_0x16f9680, C4<1>, C4<1>;
L_0x16f98f0 .functor NOR 1, L_0x16f9780, L_0x16f9960, C4<0>, C4<0>;
L_0x16f9960 .functor NOR 1, L_0x16f98f0, L_0x16f97f0, C4<0>, C4<0>;
v0x16aa840_0 .net "clk", 0 0, L_0x16f95c0;  alias, 1 drivers
v0x16aa920_0 .net "d", 0 0, L_0x16f9500;  alias, 1 drivers
v0x16aa9e0_0 .net "n_d", 0 0, L_0x16f9680;  1 drivers
v0x16aaa80_0 .net "q", 0 0, L_0x16f9960;  alias, 1 drivers
v0x16aabf0_0 .net "r", 0 0, L_0x16f97f0;  1 drivers
v0x16aad00_0 .net "s", 0 0, L_0x16f9780;  1 drivers
v0x16aadc0_0 .net "w", 0 0, L_0x16f98f0;  1 drivers
S_0x16aaf00 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x16aa360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16f9ab0 .functor NOT 1, L_0x16f9960, C4<0>, C4<0>, C4<0>;
L_0x16f9b20 .functor AND 1, L_0x16f9960, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16f9b90 .functor AND 1, v0x16b04a0_0, L_0x16f9ab0, C4<1>, C4<1>;
L_0x16f9c50 .functor NOR 1, L_0x16f9b20, L_0x16f9d10, C4<0>, C4<0>;
L_0x16f9d10 .functor NOR 1, L_0x16f9c50, L_0x16f9b90, C4<0>, C4<0>;
v0x16ab130_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16ab1f0_0 .net "d", 0 0, L_0x16f9960;  alias, 1 drivers
v0x16ab2b0_0 .net "n_d", 0 0, L_0x16f9ab0;  1 drivers
v0x16ab380_0 .net "q", 0 0, L_0x16f9d10;  alias, 1 drivers
v0x16ab420_0 .net "r", 0 0, L_0x16f9b90;  1 drivers
v0x16ab530_0 .net "s", 0 0, L_0x16f9b20;  1 drivers
v0x16ab5f0_0 .net "w", 0 0, L_0x16f9c50;  1 drivers
S_0x16ac0c0 .scope module, "current_state_1" "DFFR_GL" 18 51, 19 10 0, S_0x16a9d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x16f9e60 .functor NOT 1, L_0x16fb350, C4<0>, C4<0>, C4<0>;
L_0x16f9ed0 .functor AND 1, L_0x16faf80, L_0x16f9e60, C4<1>, C4<1>;
v0x16ada30_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16adad0_0 .net "d", 0 0, L_0x16faf80;  alias, 1 drivers
v0x16adb70_0 .net "in_d", 0 0, L_0x16f9ed0;  1 drivers
v0x16adc90_0 .net "n_rst", 0 0, L_0x16f9e60;  1 drivers
v0x16add30_0 .net "q", 0 0, L_0x16fa730;  1 drivers
v0x16ade90_0 .net "rst", 0 0, L_0x16fb350;  alias, 1 drivers
S_0x16ac330 .scope module, "flipflop" "DFF_GL" 19 23, 16 11 0, S_0x16ac0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16f9fe0 .functor NOT 1, v0x16b04a0_0, C4<0>, C4<0>, C4<0>;
v0x16ad620_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16ad6c0_0 .net "d", 0 0, L_0x16f9ed0;  alias, 1 drivers
v0x16ad780_0 .net "n1", 0 0, L_0x16fa380;  1 drivers
v0x16ad8a0_0 .net "n_clk", 0 0, L_0x16f9fe0;  1 drivers
v0x16ad940_0 .net "q", 0 0, L_0x16fa730;  alias, 1 drivers
S_0x16ac580 .scope module, "dlatch1" "DLatch_GL" 16 21, 17 12 0, S_0x16ac330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16fa0a0 .functor NOT 1, L_0x16f9ed0, C4<0>, C4<0>, C4<0>;
L_0x16fa1a0 .functor AND 1, L_0x16f9ed0, L_0x16f9fe0, C4<1>, C4<1>;
L_0x16fa210 .functor AND 1, L_0x16f9fe0, L_0x16fa0a0, C4<1>, C4<1>;
L_0x16fa310 .functor NOR 1, L_0x16fa1a0, L_0x16fa380, C4<0>, C4<0>;
L_0x16fa380 .functor NOR 1, L_0x16fa310, L_0x16fa210, C4<0>, C4<0>;
v0x16ac7f0_0 .net "clk", 0 0, L_0x16f9fe0;  alias, 1 drivers
v0x16ac8d0_0 .net "d", 0 0, L_0x16f9ed0;  alias, 1 drivers
v0x16ac990_0 .net "n_d", 0 0, L_0x16fa0a0;  1 drivers
v0x16aca30_0 .net "q", 0 0, L_0x16fa380;  alias, 1 drivers
v0x16acb10_0 .net "r", 0 0, L_0x16fa210;  1 drivers
v0x16acc20_0 .net "s", 0 0, L_0x16fa1a0;  1 drivers
v0x16acce0_0 .net "w", 0 0, L_0x16fa310;  1 drivers
S_0x16ace20 .scope module, "dlatch2" "DLatch_GL" 16 28, 17 12 0, S_0x16ac330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x16fa4d0 .functor NOT 1, L_0x16fa380, C4<0>, C4<0>, C4<0>;
L_0x16fa540 .functor AND 1, L_0x16fa380, v0x16b04a0_0, C4<1>, C4<1>;
L_0x16fa5b0 .functor AND 1, v0x16b04a0_0, L_0x16fa4d0, C4<1>, C4<1>;
L_0x16fa670 .functor NOR 1, L_0x16fa540, L_0x16fa730, C4<0>, C4<0>;
L_0x16fa730 .functor NOR 1, L_0x16fa670, L_0x16fa5b0, C4<0>, C4<0>;
v0x16ad050_0 .net "clk", 0 0, v0x16b04a0_0;  alias, 1 drivers
v0x16ad110_0 .net "d", 0 0, L_0x16fa380;  alias, 1 drivers
v0x16ad1d0_0 .net "n_d", 0 0, L_0x16fa4d0;  1 drivers
v0x16ad270_0 .net "q", 0 0, L_0x16fa730;  alias, 1 drivers
v0x16ad310_0 .net "r", 0 0, L_0x16fa5b0;  1 drivers
v0x16ad420_0 .net "s", 0 0, L_0x16fa540;  1 drivers
v0x16ad4e0_0 .net "w", 0 0, L_0x16fa670;  1 drivers
S_0x16af970 .scope module, "t" "TestUtilsClkRst" 3 19, 20 184 0, S_0x1639090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "rst";
P_0x16afb00 .param/l "outputs_undefined" 1 20 196, +C4<00000000000000000000000000000001>;
v0x16b04a0_0 .var "clk", 0 0;
v0x16b0560_0 .var/2s "cycles", 31 0;
v0x16b0640_0 .var "failed", 0 0;
v0x16b0710_0 .var/2s "n", 31 0;
v0x16b07f0_0 .var/2s "num_checks", 31 0;
v0x16b0920_0 .var/2s "num_test_cases_failed", 31 0;
v0x16b0a00_0 .var/2s "num_test_cases_passed", 31 0;
v0x16b0ae0_0 .var "passed", 0 0;
v0x16b0ba0_0 .var "rst", 0 0;
v0x16b0c60_0 .var/2s "seed", 31 0;
v0x16b0d40_0 .var/str "vcd_filename";
E_0x143aff0 .event posedge, v0x1656340_0;
S_0x16afc10 .scope task, "test_bench_begin" "test_bench_begin" 20 263, 20 263 0, S_0x16af970;
 .timescale 0 0;
TD_Top.t.test_bench_begin ;
    %vpi_call/w 20 264 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16b0a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16b0920_0, 0, 32;
    %delay 1, 0;
    %end;
S_0x16afe10 .scope task, "test_bench_end" "test_bench_end" 20 274, 20 274 0, S_0x16af970;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %load/vec4 v0x16b0710_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.18, 5;
    %load/vec4 v0x16b0710_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %vpi_call/w 20 277 "$write", "\012" {0 0 0};
T_2.20 ;
    %vpi_call/w 20 278 "$display", "num_test_cases_passed = %2d", v0x16b0a00_0 {0 0 0};
    %vpi_call/w 20 279 "$display", "num_test_cases_failed = %2d", v0x16b0920_0 {0 0 0};
    %vpi_call/w 20 280 "$write", "\012" {0 0 0};
    %jmp T_2.19;
T_2.18 ;
    %vpi_call/w 20 283 "$write", "\012" {0 0 0};
    %load/vec4 v0x16b0640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.24, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x16b0ae0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.22, 8;
    %vpi_call/w 20 285 "$write", "\033[32m", "passed", "\033[0m" {0 0 0};
    %jmp T_2.23;
T_2.22 ;
    %vpi_call/w 20 287 "$write", "\033[31m", "FAILED", "\033[0m" {0 0 0};
T_2.23 ;
    %vpi_call/w 20 289 "$write", " (%3d checks)\012", v0x16b07f0_0 {0 0 0};
    %vpi_call/w 20 291 "$write", "\012" {0 0 0};
T_2.19 ;
    %vpi_call/w 20 293 "$finish" {0 0 0};
    %end;
S_0x16b0010 .scope task, "test_case_begin" "test_case_begin" 20 300, 20 300 0, S_0x16af970;
 .timescale 0 0;
v0x16b0220_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %vpi_call/w 20 301 "$write", "%-40s ", v0x16b0220_0 {0 0 0};
    %load/vec4 v0x16b0710_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.25, 4;
    %vpi_call/w 20 303 "$write", "\012" {0 0 0};
T_3.25 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x16b0c60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16b07f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b0640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b0ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b0ba0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b0ba0_0, 0, 1;
    %end;
S_0x16b02c0 .scope task, "test_case_end" "test_case_end" 20 319, 20 319 0, S_0x16af970;
 .timescale 0 0;
TD_Top.t.test_case_end ;
    %load/vec4 v0x16b0640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.29, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x16b0ae0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.27, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b0a00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16b0a00_0, 0, 32;
    %jmp T_4.28;
T_4.27 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b0920_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16b0920_0, 0, 32;
T_4.28 ;
    %load/vec4 v0x16b0710_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.30, 4;
    %load/vec4 v0x16b0640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.34, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x16b0ae0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.32, 8;
    %vpi_call/w 20 328 "$write", "\033[32m", "passed", "\033[0m" {0 0 0};
    %jmp T_4.33;
T_4.32 ;
    %vpi_call/w 20 330 "$write", "\033[31m", "FAILED", "\033[0m" {0 0 0};
T_4.33 ;
    %vpi_call/w 20 332 "$write", " (%3d checks)\012", v0x16b07f0_0 {0 0 0};
T_4.30 ;
    %load/vec4 v0x16b0710_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.35, 5;
    %vpi_call/w 20 336 "$display", "\000" {0 0 0};
T_4.35 ;
    %end;
S_0x16b0e60 .scope task, "test_case_1_basic" "test_case_1_basic" 4 65, 4 65 0, S_0x1639090;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x16b0220_0;
    %fork TD_Top.t.test_case_begin, S_0x16b0010;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %fork TD_Top.t.test_case_end, S_0x16b02c0;
    %join;
    %end;
S_0x16b0ff0 .scope task, "test_case_2_directed_period_zero" "test_case_2_directed_period_zero" 4 94, 4 94 0, S_0x1639090;
 .timescale 0 0;
TD_Top.test_case_2_directed_period_zero ;
    %pushi/str "test_case_2_directed_period_zero";
    %store/str v0x16b0220_0;
    %fork TD_Top.t.test_case_begin, S_0x16b0010;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %fork TD_Top.t.test_case_end, S_0x16b02c0;
    %join;
    %end;
S_0x16b1220 .scope task, "test_case_3_directed_period_short" "test_case_3_directed_period_short" 4 104, 4 104 0, S_0x1639090;
 .timescale 0 0;
TD_Top.test_case_3_directed_period_short ;
    %pushi/str "test_case_3_directed_period_short";
    %store/str v0x16b0220_0;
    %fork TD_Top.t.test_case_begin, S_0x16b0010;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %fork TD_Top.t.test_case_end, S_0x16b02c0;
    %join;
    %end;
S_0x16b1400 .scope task, "test_case_4_directed_period_long" "test_case_4_directed_period_long" 4 129, 4 129 0, S_0x1639090;
 .timescale 0 0;
TD_Top.test_case_4_directed_period_long ;
    %pushi/str "test_case_4_directed_period_long";
    %store/str v0x16b0220_0;
    %fork TD_Top.t.test_case_begin, S_0x16b0010;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %fork t_1, S_0x16b15e0;
    %jmp t_0;
    .scope S_0x16b15e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16b17c0_0, 0, 32;
T_8.37 ;
    %load/vec4 v0x16b17c0_0;
    %cmpi/s 51, 0, 32;
    %jmp/0xz T_8.38, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b17c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16b17c0_0, 0, 32;
    %jmp T_8.37;
T_8.38 ;
    %end;
    .scope S_0x16b1400;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %fork t_3, S_0x16b18c0;
    %jmp t_2;
    .scope S_0x16b18c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16b1ac0_0, 0, 32;
T_8.39 ;
    %load/vec4 v0x16b1ac0_0;
    %cmpi/s 51, 0, 32;
    %jmp/0xz T_8.40, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b1ac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16b1ac0_0, 0, 32;
    %jmp T_8.39;
T_8.40 ;
    %end;
    .scope S_0x16b1400;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %fork TD_Top.t.test_case_end, S_0x16b02c0;
    %join;
    %end;
S_0x16b15e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 135, 4 135 0, S_0x16b1400;
 .timescale 0 0;
v0x16b17c0_0 .var/2s "i", 31 0;
S_0x16b18c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 141, 4 141 0, S_0x16b1400;
 .timescale 0 0;
v0x16b1ac0_0 .var/2s "i", 31 0;
S_0x16b1ba0 .scope task, "test_case_5_directed_reset" "test_case_5_directed_reset" 4 150, 4 150 0, S_0x1639090;
 .timescale 0 0;
TD_Top.test_case_5_directed_reset ;
    %pushi/str "test_case_5_directed_reset";
    %store/str v0x16b0220_0;
    %fork TD_Top.t.test_case_begin, S_0x16b0010;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %fork TD_Top.t.test_case_end, S_0x16b02c0;
    %join;
    %end;
S_0x16b1d80 .scope task, "test_case_6_random" "test_case_6_random" 4 211, 4 211 0, S_0x1639090;
 .timescale 0 0;
TD_Top.test_case_6_random ;
    %pushi/str "test_case_6_random";
    %store/str v0x16b0220_0;
    %fork TD_Top.t.test_case_begin, S_0x16b0010;
    %join;
    %fork t_5, S_0x16b1ff0;
    %jmp t_4;
    .scope S_0x16b1ff0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16b2780_0, 0, 32;
T_10.41 ;
    %load/vec4 v0x16b2780_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_10.42, 5;
    %vpi_func 4 218 "$urandom" 32, v0x16b0c60_0 {0 0 0};
    %pushi/vec4 20, 0, 32;
    %mod;
    %pad/u 8;
    %addi 1, 0, 8;
    %store/vec4 v0x16b2af0_0, 0, 8;
    %load/vec4 v0x16b2af0_0;
    %pad/u 32;
    %cast2;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x16b2f10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %load/vec4 v0x16b2af0_0;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %fork t_7, S_0x16b21a0;
    %jmp t_6;
    .scope S_0x16b21a0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16b23a0_0, 0, 32;
T_10.43 ;
    %load/vec4 v0x16b23a0_0;
    %load/vec4 v0x16b2f10_0;
    %cmp/s;
    %jmp/0xz T_10.44, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %load/vec4 v0x16b2af0_0;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b23a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16b23a0_0, 0, 32;
    %jmp T_10.43;
T_10.44 ;
    %end;
    .scope S_0x16b1ff0;
t_6 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %load/vec4 v0x16b2af0_0;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %fork t_9, S_0x16b24a0;
    %jmp t_8;
    .scope S_0x16b24a0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16b26a0_0, 0, 32;
T_10.45 ;
    %load/vec4 v0x16b26a0_0;
    %load/vec4 v0x16b2f10_0;
    %cmp/s;
    %jmp/0xz T_10.46, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %load/vec4 v0x16b2af0_0;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b26a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16b26a0_0, 0, 32;
    %jmp T_10.45;
T_10.46 ;
    %end;
    .scope S_0x16b1ff0;
t_8 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %load/vec4 v0x16b2af0_0;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426200_0, 0, 1;
    %load/vec4 v0x16b2af0_0;
    %store/vec4 v0x14282a0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1425ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141cde0_0, 0, 1;
    %fork TD_Top.check, S_0x16096c0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b2780_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16b2780_0, 0, 32;
    %jmp T_10.41;
T_10.42 ;
    %end;
    .scope S_0x16b1d80;
t_4 %join;
    %fork TD_Top.t.test_case_end, S_0x16b02c0;
    %join;
    %end;
S_0x16b1ff0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 216, 4 216 0, S_0x16b1d80;
 .timescale 0 0;
v0x16b2780_0 .var/2s "i", 31 0;
S_0x16b21a0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 223, 4 223 0, S_0x16b1ff0;
 .timescale 0 0;
v0x16b23a0_0 .var/2s "j", 31 0;
S_0x16b24a0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 4 229, 4 229 0, S_0x16b1ff0;
 .timescale 0 0;
v0x16b26a0_0 .var/2s "k", 31 0;
    .scope S_0x16af970;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b0640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b0ae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16b07f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16b0a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16b0920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16b0710_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x16b0c60_0, 0, 32;
    %end;
    .thread T_11, $init;
    .scope S_0x16af970;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b04a0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x16af970;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0x16b04a0_0;
    %inv;
    %store/vec4 v0x16b04a0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x16af970;
T_14 ;
    %vpi_func 20 214 "$value$plusargs" 32, "test-case=%d", v0x16b0710_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16b0710_0, 0, 32;
T_14.0 ;
    %vpi_func 20 217 "$value$plusargs" 32, "dump-vcd=%s", v0x16b0d40_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_call/w 20 218 "$dumpfile", v0x16b0d40_0 {0 0 0};
    %vpi_call/w 20 219 "$dumpvars" {0 0 0};
T_14.2 ;
    %end;
    .thread T_14;
    .scope S_0x16af970;
T_15 ;
    %wait E_0x143aff0;
    %load/vec4 v0x16b0ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x16b0560_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x16b0560_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x16b0560_0, 0;
T_15.1 ;
    %load/vec4 v0x16b0560_0;
    %cmpi/s 9999, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.2, 5;
    %load/vec4 v0x16b0710_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %vpi_call/w 20 244 "$display", "\000" {0 0 0};
T_15.4 ;
    %vpi_call/w 20 245 "$display", "\033[31m", "FAILED", "\033[0m", " (timeout after %0d cycles)\012", v0x16b0560_0 {0 0 0};
    %vpi_call/w 20 248 "$display", "num_test_cases_passed = %2d", v0x16b0a00_0 {0 0 0};
    %load/vec4 v0x16b0920_0;
    %addi 1, 0, 32;
    %vpi_call/w 20 249 "$display", "num_test_cases_failed = %2d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 20 250 "$write", "\012" {0 0 0};
    %vpi_call/w 20 252 "$finish" {0 0 0};
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1639090;
T_16 ;
    %fork TD_Top.t.test_bench_begin, S_0x16afc10;
    %join;
    %load/vec4 v0x16b0710_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x16b0710_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.2;
    %jmp/0xz  T_16.0, 5;
    %fork TD_Top.test_case_1_basic, S_0x16b0e60;
    %join;
T_16.0 ;
    %load/vec4 v0x16b0710_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x16b0710_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.5;
    %jmp/0xz  T_16.3, 5;
    %fork TD_Top.test_case_2_directed_period_zero, S_0x16b0ff0;
    %join;
T_16.3 ;
    %load/vec4 v0x16b0710_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.8, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x16b0710_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.8;
    %jmp/0xz  T_16.6, 5;
    %fork TD_Top.test_case_3_directed_period_short, S_0x16b1220;
    %join;
T_16.6 ;
    %load/vec4 v0x16b0710_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.11, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x16b0710_0;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.11;
    %jmp/0xz  T_16.9, 5;
    %fork TD_Top.test_case_4_directed_period_long, S_0x16b1400;
    %join;
T_16.9 ;
    %load/vec4 v0x16b0710_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.14, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x16b0710_0;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.14;
    %jmp/0xz  T_16.12, 5;
    %fork TD_Top.test_case_5_directed_reset, S_0x16b1ba0;
    %join;
T_16.12 ;
    %load/vec4 v0x16b0710_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.17, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x16b0710_0;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.17;
    %jmp/0xz  T_16.15, 5;
    %fork TD_Top.test_case_6_random, S_0x16b1d80;
    %join;
T_16.15 ;
    %fork TD_Top.t.test_bench_end, S_0x16afe10;
    %join;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "-";
    "../lab3/test/NotePlayer_GL-test.v";
    "../lab3/test/NotePlayer-test-cases.v";
    "../lab3/NotePlayer_GL.v";
    "../lab3/Counter_16b_GL.v";
    "../lab2/AdderRippleCarry_16b_GL.v";
    "../lab2/AdderRippleCarry_8b_GL.v";
    "../lab2/FullAdder_GL.v";
    "../lab3/EqComparator_16b_GL.v";
    "../lab2/Mux2_16b_GL.v";
    "../lab2/Mux2_8b_GL.v";
    "../lab2/Mux2_1b_GL.v";
    "../lab3/Register_16b_GL.v";
    "../lab3/DFFRE_GL.v";
    "../lab3/DFF_GL.v";
    "../lab3/DLatch_GL.v";
    "../lab3/NotePlayerCtrl_GL.v";
    "../lab3/DFFR_GL.v";
    "../ece2300/ece2300-test.v";
