<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\impl\gwsynthesis\fpga_npu.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\fpga_npu.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\fpga_npu.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat May 24 17:36:44 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8003</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8039</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>5</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sclk </td>
</tr>
<tr>
<td>2</td>
<td>rpll_clk</td>
<td>Base</td>
<td>21.164</td>
<td>47.250
<td>0.000</td>
<td>10.582</td>
<td></td>
<td></td>
<td>rpll_clk </td>
</tr>
<tr>
<td>3</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>21.164</td>
<td>47.250
<td>0.000</td>
<td>10.582</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>42.328</td>
<td>23.625
<td>0.000</td>
<td>21.164</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>63.492</td>
<td>15.750
<td>0.000</td>
<td>31.746</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sclk</td>
<td>50.000(MHz)</td>
<td>170.634(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>rpll_clk</td>
<td>47.250(MHz)</td>
<td style="color: #FF0000;" class = "error">46.088(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_clk</td>
<td>Setup</td>
<td>-2.144</td>
<td>5</td>
</tr>
<tr>
<td>rpll_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.533</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[4]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>21.643</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.510</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[0]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>21.620</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.463</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[1]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>21.573</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.363</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[5]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>21.473</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.274</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[0]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>21.384</td>
</tr>
<tr>
<td>6</td>
<td>0.056</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[3]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>21.054</td>
</tr>
<tr>
<td>7</td>
<td>0.235</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst/A0[2]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.875</td>
</tr>
<tr>
<td>8</td>
<td>0.316</td>
<td>npu_inst/tp_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/tp_sram_C_din_2_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.448</td>
</tr>
<tr>
<td>9</td>
<td>0.324</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[6]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.786</td>
</tr>
<tr>
<td>10</td>
<td>0.537</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[1]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.573</td>
</tr>
<tr>
<td>11</td>
<td>0.785</td>
<td>npu_inst/tp_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/tp_sram_C_din_1_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.979</td>
</tr>
<tr>
<td>12</td>
<td>1.007</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[4]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.103</td>
</tr>
<tr>
<td>13</td>
<td>1.121</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[2]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.989</td>
</tr>
<tr>
<td>14</td>
<td>1.161</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[7]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.949</td>
</tr>
<tr>
<td>15</td>
<td>1.581</td>
<td>npu_inst/spi_inst/op_code_0_s0/Q</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/B0[0]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.529</td>
</tr>
<tr>
<td>16</td>
<td>1.764</td>
<td>npu_inst/tp_inst/conv_input[3][2]_5_s0/Q</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst/A0[5]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.346</td>
</tr>
<tr>
<td>17</td>
<td>1.801</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/A0[3]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.309</td>
</tr>
<tr>
<td>18</td>
<td>1.850</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[1].dsp_inst/multaddalu18x18_inst/A0[6]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.260</td>
</tr>
<tr>
<td>19</td>
<td>1.929</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[1].dsp_inst/multaddalu18x18_inst/A0[4]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.181</td>
</tr>
<tr>
<td>20</td>
<td>2.020</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/A0[6]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.090</td>
</tr>
<tr>
<td>21</td>
<td>2.088</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst/A0[3]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.022</td>
</tr>
<tr>
<td>22</td>
<td>2.141</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst/A0[4]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.969</td>
</tr>
<tr>
<td>23</td>
<td>2.177</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[1].dsp_inst/multaddalu18x18_inst/A0[3]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.933</td>
</tr>
<tr>
<td>24</td>
<td>2.183</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[7]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.927</td>
</tr>
<tr>
<td>25</td>
<td>2.218</td>
<td>npu_inst/tp_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/tp_sram_C_din_0_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.546</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.286</td>
<td>npu_inst/tp_inst/tp_sram_C_we_s0/Q</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s/WRE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.286</td>
<td>npu_inst/sram_B_we_s0/Q</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s/WRE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>3</td>
<td>0.286</td>
<td>npu_inst/sram_A_we_s0/Q</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/WRE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>4</td>
<td>0.411</td>
<td>npu_inst/sram_B_addr_5_s0/Q</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s/AD[8]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>5</td>
<td>0.411</td>
<td>npu_inst/sram_A_addr_9_s0/Q</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/AD[12]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>6</td>
<td>0.411</td>
<td>npu_inst/sram_A_addr_7_s0/Q</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/AD[10]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>7</td>
<td>0.411</td>
<td>npu_inst/sram_A_addr_6_s0/Q</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/AD[9]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>8</td>
<td>0.444</td>
<td>npu_inst/tp_inst/tp_sram_C_addr_7_s0/Q</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s/AD[10]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>9</td>
<td>0.679</td>
<td>npu_inst/tp_inst/tp_sram_C_addr_4_s0/Q</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s/AD[7]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.833</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1/Q</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1/Q</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_7_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_7_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1/Q</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.711</td>
<td>npu_inst/tp_inst/k_0_s0/Q</td>
<td>npu_inst/tp_inst/k_0_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>22</td>
<td>0.712</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>23</td>
<td>0.714</td>
<td>npu_inst/tp_inst/mul_inst/k_1_s1/Q</td>
<td>npu_inst/tp_inst/mul_inst/k_1_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>24</td>
<td>0.714</td>
<td>npu_inst/tp_inst/k_3_s0/Q</td>
<td>npu_inst/tp_inst/k_3_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>25</td>
<td>0.715</td>
<td>npu_inst/tp_inst/conv_inst/iter_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/iter_0_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>2</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>3</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>4</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>5</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>6</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>7</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>8</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>9</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>10</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>11</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>12</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>13</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>14</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>15</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>16</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>17</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>18</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_4_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>19</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_5_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>20</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_6_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>21</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_7_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>22</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>23</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>24</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>25</td>
<td>15.063</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>6.058</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>2</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>3</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>4</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>5</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>6</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>7</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>8</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>9</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>10</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>11</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>12</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>13</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>14</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>15</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>16</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>17</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>18</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_4_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>19</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_5_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>20</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_6_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>21</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_7_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>22</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>23</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>24</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
<tr>
<td>25</td>
<td>3.539</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.551</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/bit_cnt_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/shift_reg_20_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/shift_reg_12_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/cmd_sclk_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/cmd_sclk_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/shift_reg_13_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/cmd_sclk_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/cmd_sclk_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n313_s11/I2</td>
</tr>
<tr>
<td>3.925</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n313_s11/F</td>
</tr>
<tr>
<td>5.869</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n951_s11/I1</td>
</tr>
<tr>
<td>6.494</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n951_s11/F</td>
</tr>
<tr>
<td>6.912</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n951_s10/I2</td>
</tr>
<tr>
<td>8.011</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n951_s10/F</td>
</tr>
<tr>
<td>9.305</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1043_s11/I1</td>
</tr>
<tr>
<td>10.127</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1043_s11/F</td>
</tr>
<tr>
<td>11.420</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1210_s10/I1</td>
</tr>
<tr>
<td>12.242</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1210_s10/F</td>
</tr>
<tr>
<td>14.994</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[0][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_4_s12/I1</td>
</tr>
<tr>
<td>15.620</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C33[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_4_s12/F</td>
</tr>
<tr>
<td>16.424</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_4_s6/I3</td>
</tr>
<tr>
<td>17.050</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_4_s6/F</td>
</tr>
<tr>
<td>18.510</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_4_s5/I0</td>
</tr>
<tr>
<td>19.136</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_4_s5/F</td>
</tr>
<tr>
<td>21.887</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.872, 27.131%; route: 15.313, 70.752%; tC2Q: 0.458, 2.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>2.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n34_s11/I2</td>
</tr>
<tr>
<td>4.204</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C37[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n34_s11/F</td>
</tr>
<tr>
<td>7.131</td>
<td>2.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n609_s8/I1</td>
</tr>
<tr>
<td>7.757</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n609_s8/F</td>
</tr>
<tr>
<td>7.763</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n609_s10/I0</td>
</tr>
<tr>
<td>8.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n609_s10/F</td>
</tr>
<tr>
<td>8.400</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n650_s10/I1</td>
</tr>
<tr>
<td>9.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C40[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n650_s10/F</td>
</tr>
<tr>
<td>10.895</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n805_s8/I0</td>
</tr>
<tr>
<td>11.717</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n805_s8/F</td>
</tr>
<tr>
<td>13.171</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_0_s40/I3</td>
</tr>
<tr>
<td>13.797</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_0_s40/F</td>
</tr>
<tr>
<td>13.802</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_0_s12/I2</td>
</tr>
<tr>
<td>14.901</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_0_s12/F</td>
</tr>
<tr>
<td>16.355</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_0_s6/I3</td>
</tr>
<tr>
<td>16.981</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_0_s6/F</td>
</tr>
<tr>
<td>19.254</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_0_s5/I0</td>
</tr>
<tr>
<td>20.076</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_0_s5/F</td>
</tr>
<tr>
<td>21.864</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.101, 32.845%; route: 14.061, 65.035%; tC2Q: 0.458, 2.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>2.909</td>
<td>2.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n49_s10/I2</td>
</tr>
<tr>
<td>4.008</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C39[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n49_s10/F</td>
</tr>
<tr>
<td>5.488</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n630_s8/I0</td>
</tr>
<tr>
<td>6.520</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n630_s8/F</td>
</tr>
<tr>
<td>6.525</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n630_s10/I0</td>
</tr>
<tr>
<td>7.557</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n630_s10/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n649_s11/I1</td>
</tr>
<tr>
<td>9.329</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n649_s11/F</td>
</tr>
<tr>
<td>10.137</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n804_s8/I1</td>
</tr>
<tr>
<td>11.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C36[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n804_s8/F</td>
</tr>
<tr>
<td>13.495</td>
<td>2.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_1_s40/I3</td>
</tr>
<tr>
<td>14.121</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_1_s40/F</td>
</tr>
<tr>
<td>14.925</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_1_s12/I2</td>
</tr>
<tr>
<td>15.957</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_1_s12/F</td>
</tr>
<tr>
<td>15.962</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_1_s6/I3</td>
</tr>
<tr>
<td>16.784</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_1_s6/F</td>
</tr>
<tr>
<td>18.243</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_1_s5/I0</td>
</tr>
<tr>
<td>19.065</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_1_s5/F</td>
</tr>
<tr>
<td>21.817</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.190, 37.964%; route: 12.925, 59.912%; tC2Q: 0.458, 2.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>2.613</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n53_s10/I2</td>
</tr>
<tr>
<td>3.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C45[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n53_s10/F</td>
</tr>
<tr>
<td>5.544</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n637_s8/I0</td>
</tr>
<tr>
<td>6.576</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C46[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n637_s8/F</td>
</tr>
<tr>
<td>6.582</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n637_s10/I0</td>
</tr>
<tr>
<td>7.404</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n637_s10/F</td>
</tr>
<tr>
<td>8.213</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n645_s11/I0</td>
</tr>
<tr>
<td>9.312</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C46[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n645_s11/F</td>
</tr>
<tr>
<td>10.792</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n800_s8/I1</td>
</tr>
<tr>
<td>11.891</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n800_s8/F</td>
</tr>
<tr>
<td>13.174</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_5_s40/I3</td>
</tr>
<tr>
<td>13.996</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_5_s40/F</td>
</tr>
<tr>
<td>14.002</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_5_s14/I2</td>
</tr>
<tr>
<td>15.101</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_5_s14/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_5_s7/I3</td>
</tr>
<tr>
<td>16.413</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_5_s7/F</td>
</tr>
<tr>
<td>18.201</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_5_s5/I1</td>
</tr>
<tr>
<td>19.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_5_s5/F</td>
</tr>
<tr>
<td>21.717</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.716, 40.590%; route: 12.299, 57.275%; tC2Q: 0.458, 2.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>2.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n281_s11/I2</td>
</tr>
<tr>
<td>4.204</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C37[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n281_s11/F</td>
</tr>
<tr>
<td>5.663</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n919_s11/I1</td>
</tr>
<tr>
<td>6.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n919_s11/F</td>
</tr>
<tr>
<td>6.700</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n919_s10/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n919_s10/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1047_s10/I0</td>
</tr>
<tr>
<td>9.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C44[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1047_s10/F</td>
</tr>
<tr>
<td>10.342</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1047_s12/I0</td>
</tr>
<tr>
<td>10.968</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1047_s12/F</td>
</tr>
<tr>
<td>13.550</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_0_s10/I1</td>
</tr>
<tr>
<td>14.372</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_0_s10/F</td>
</tr>
<tr>
<td>15.176</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_0_s6/I3</td>
</tr>
<tr>
<td>16.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_0_s6/F</td>
</tr>
<tr>
<td>17.564</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_0_s5/I0</td>
</tr>
<tr>
<td>18.386</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C35[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_0_s5/F</td>
</tr>
<tr>
<td>21.628</td>
<td>3.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.077, 33.095%; route: 13.849, 64.762%; tC2Q: 0.458, 2.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>2.804</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n47_s11/I2</td>
</tr>
<tr>
<td>3.836</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n47_s11/F</td>
</tr>
<tr>
<td>6.270</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n628_s8/I1</td>
</tr>
<tr>
<td>7.331</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n628_s8/F</td>
</tr>
<tr>
<td>7.750</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n628_s10/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C45[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n628_s10/F</td>
</tr>
<tr>
<td>9.680</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n647_s11/I1</td>
</tr>
<tr>
<td>10.712</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C45[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n647_s11/F</td>
</tr>
<tr>
<td>11.522</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n802_s8/I1</td>
</tr>
<tr>
<td>12.148</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n802_s8/F</td>
</tr>
<tr>
<td>14.086</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_3_s40/I3</td>
</tr>
<tr>
<td>15.118</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_3_s40/F</td>
</tr>
<tr>
<td>15.608</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_3_s14/I2</td>
</tr>
<tr>
<td>16.640</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_3_s14/F</td>
</tr>
<tr>
<td>16.645</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_3_s7/I3</td>
</tr>
<tr>
<td>17.744</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_3_s7/F</td>
</tr>
<tr>
<td>18.883</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_3_s5/I1</td>
</tr>
<tr>
<td>19.509</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_3_s5/F</td>
</tr>
<tr>
<td>21.298</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.639, 41.033%; route: 11.956, 56.790%; tC2Q: 0.458, 2.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>2.969</td>
<td>2.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n315_s11/I2</td>
</tr>
<tr>
<td>4.068</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n315_s11/F</td>
</tr>
<tr>
<td>6.017</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n953_s11/I1</td>
</tr>
<tr>
<td>6.643</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n953_s11/F</td>
</tr>
<tr>
<td>7.464</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n953_s10/I2</td>
</tr>
<tr>
<td>8.266</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C44[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n953_s10/F</td>
</tr>
<tr>
<td>8.689</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n961_s11/I0</td>
</tr>
<tr>
<td>9.511</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C45[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n961_s11/F</td>
</tr>
<tr>
<td>10.969</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n961_s9/I1</td>
</tr>
<tr>
<td>12.068</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n961_s9/F</td>
</tr>
<tr>
<td>13.037</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_2_s12/I1</td>
</tr>
<tr>
<td>14.063</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C37[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_2_s12/F</td>
</tr>
<tr>
<td>14.482</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_2_s11/I3</td>
</tr>
<tr>
<td>15.581</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_2_s11/F</td>
</tr>
<tr>
<td>16.716</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_2_s7/I3</td>
</tr>
<tr>
<td>17.538</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_2_s7/F</td>
</tr>
<tr>
<td>18.359</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_2_s5/I2</td>
</tr>
<tr>
<td>19.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_2_s5/F</td>
</tr>
<tr>
<td>21.119</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst/A0[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.217, 39.363%; route: 12.199, 58.441%; tC2Q: 0.458, 2.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/tp_sram_C_din_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][B]</td>
<td>npu_inst/tp_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>183</td>
<td>R25C11[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>9.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C23[3][A]</td>
<td>npu_inst/tp_inst/n14017_s2/I1</td>
</tr>
<tr>
<td>11.210</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R4C23[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n14017_s2/F</td>
</tr>
<tr>
<td>13.864</td>
<td>2.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>npu_inst/tp_inst/n10250_s41/I3</td>
</tr>
<tr>
<td>14.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n10250_s41/F</td>
</tr>
<tr>
<td>15.826</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>npu_inst/tp_inst/n10250_s14/I1</td>
</tr>
<tr>
<td>16.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n10250_s14/F</td>
</tr>
<tr>
<td>17.678</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td>npu_inst/tp_inst/n10250_s3/I3</td>
</tr>
<tr>
<td>18.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n10250_s3/F</td>
</tr>
<tr>
<td>19.593</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>npu_inst/tp_inst/n10250_s0/I2</td>
</tr>
<tr>
<td>20.692</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n10250_s0/F</td>
</tr>
<tr>
<td>20.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/tp_sram_C_din_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>npu_inst/tp_inst/tp_sram_C_din_2_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>npu_inst/tp_inst/tp_sram_C_din_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.611, 22.550%; route: 15.379, 75.209%; tC2Q: 0.458, 2.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>2.320</td>
<td>1.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n28_s10/I2</td>
</tr>
<tr>
<td>3.419</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n28_s10/F</td>
</tr>
<tr>
<td>4.713</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n603_s8/I0</td>
</tr>
<tr>
<td>5.339</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n603_s8/F</td>
</tr>
<tr>
<td>5.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n603_s10/I0</td>
</tr>
<tr>
<td>6.377</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C43[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n603_s10/F</td>
</tr>
<tr>
<td>7.670</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C46[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n644_s10/I1</td>
</tr>
<tr>
<td>8.296</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C46[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n644_s10/F</td>
</tr>
<tr>
<td>9.105</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n799_s8/I0</td>
</tr>
<tr>
<td>10.204</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n799_s8/F</td>
</tr>
<tr>
<td>12.307</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_6_s42/I3</td>
</tr>
<tr>
<td>13.368</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_6_s42/F</td>
</tr>
<tr>
<td>13.787</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_6_s14/I2</td>
</tr>
<tr>
<td>14.819</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C37[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_6_s14/F</td>
</tr>
<tr>
<td>16.278</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_6_s7/I3</td>
</tr>
<tr>
<td>17.310</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_6_s7/F</td>
</tr>
<tr>
<td>18.131</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_6_s5/I1</td>
</tr>
<tr>
<td>18.757</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_6_s5/F</td>
</tr>
<tr>
<td>21.029</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.233, 39.609%; route: 12.094, 58.186%; tC2Q: 0.458, 2.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>2.908</td>
<td>2.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n304_s11/I2</td>
</tr>
<tr>
<td>3.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n304_s11/F</td>
</tr>
<tr>
<td>6.219</td>
<td>2.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n942_s11/I1</td>
</tr>
<tr>
<td>7.251</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n942_s11/F</td>
</tr>
<tr>
<td>7.257</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n942_s10/I2</td>
</tr>
<tr>
<td>8.079</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n942_s10/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1046_s11/I0</td>
</tr>
<tr>
<td>9.710</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1046_s11/F</td>
</tr>
<tr>
<td>10.519</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1046_s12/I1</td>
</tr>
<tr>
<td>11.341</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1046_s12/F</td>
</tr>
<tr>
<td>13.763</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_1_s10/I1</td>
</tr>
<tr>
<td>14.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_1_s10/F</td>
</tr>
<tr>
<td>16.009</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_1_s6/I3</td>
</tr>
<tr>
<td>16.635</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_1_s6/F</td>
</tr>
<tr>
<td>17.125</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_1_s5/I0</td>
</tr>
<tr>
<td>18.224</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C36[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_1_s5/F</td>
</tr>
<tr>
<td>20.817</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.881, 33.447%; route: 13.234, 64.325%; tC2Q: 0.458, 2.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/tp_sram_C_din_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][B]</td>
<td>npu_inst/tp_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>183</td>
<td>R25C11[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>9.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C23[3][A]</td>
<td>npu_inst/tp_inst/n14017_s2/I1</td>
</tr>
<tr>
<td>11.210</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R4C23[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n14017_s2/F</td>
</tr>
<tr>
<td>13.859</td>
<td>2.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td>npu_inst/tp_inst/n10251_s40/I3</td>
</tr>
<tr>
<td>14.681</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n10251_s40/F</td>
</tr>
<tr>
<td>16.135</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[3][B]</td>
<td>npu_inst/tp_inst/n10251_s14/I0</td>
</tr>
<tr>
<td>16.957</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n10251_s14/F</td>
</tr>
<tr>
<td>17.761</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][B]</td>
<td>npu_inst/tp_inst/n10251_s3/I3</td>
</tr>
<tr>
<td>18.793</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n10251_s3/F</td>
</tr>
<tr>
<td>19.597</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>npu_inst/tp_inst/n10251_s0/I2</td>
</tr>
<tr>
<td>20.223</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n10251_s0/F</td>
</tr>
<tr>
<td>20.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/tp_sram_C_din_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>npu_inst/tp_inst/tp_sram_C_din_1_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>npu_inst/tp_inst/tp_sram_C_din_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.334, 21.692%; route: 15.187, 76.014%; tC2Q: 0.458, 2.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n313_s11/I2</td>
</tr>
<tr>
<td>3.925</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n313_s11/F</td>
</tr>
<tr>
<td>5.869</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n951_s11/I1</td>
</tr>
<tr>
<td>6.494</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n951_s11/F</td>
</tr>
<tr>
<td>6.912</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n951_s10/I2</td>
</tr>
<tr>
<td>8.011</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n951_s10/F</td>
</tr>
<tr>
<td>9.305</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1043_s11/I1</td>
</tr>
<tr>
<td>10.127</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1043_s11/F</td>
</tr>
<tr>
<td>11.420</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1043_s12/I1</td>
</tr>
<tr>
<td>12.242</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1043_s12/F</td>
</tr>
<tr>
<td>13.548</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_4_s10/I1</td>
</tr>
<tr>
<td>14.580</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_4_s10/F</td>
</tr>
<tr>
<td>15.719</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_4_s6/I3</td>
</tr>
<tr>
<td>16.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_4_s6/F</td>
</tr>
<tr>
<td>16.756</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_4_s5/I0</td>
</tr>
<tr>
<td>17.578</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_4_s5/F</td>
</tr>
<tr>
<td>20.347</td>
<td>2.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.880, 34.224%; route: 12.764, 63.496%; tC2Q: 0.458, 2.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>2.969</td>
<td>2.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n56_s11/I2</td>
</tr>
<tr>
<td>4.068</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n56_s11/F</td>
</tr>
<tr>
<td>6.010</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n640_s8/I1</td>
</tr>
<tr>
<td>7.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n640_s8/F</td>
</tr>
<tr>
<td>7.490</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n640_s10/I0</td>
</tr>
<tr>
<td>8.551</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C43[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n640_s10/F</td>
</tr>
<tr>
<td>8.974</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n648_s11/I0</td>
</tr>
<tr>
<td>9.600</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C43[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n648_s11/F</td>
</tr>
<tr>
<td>10.095</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n803_s8/I1</td>
</tr>
<tr>
<td>11.127</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n803_s8/F</td>
</tr>
<tr>
<td>12.416</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_2_s40/I3</td>
</tr>
<tr>
<td>13.515</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_2_s40/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_2_s14/I2</td>
</tr>
<tr>
<td>14.552</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_2_s14/F</td>
</tr>
<tr>
<td>15.527</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_2_s7/I3</td>
</tr>
<tr>
<td>16.349</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_2_s7/F</td>
</tr>
<tr>
<td>17.488</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_2_s5/I1</td>
</tr>
<tr>
<td>18.114</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_2_s5/F</td>
</tr>
<tr>
<td>20.233</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.458, 42.313%; route: 11.073, 55.394%; tC2Q: 0.458, 2.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.075</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n51_s11/I2</td>
</tr>
<tr>
<td>4.107</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n51_s11/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n51_s9/I1</td>
</tr>
<tr>
<td>6.037</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C40[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n51_s9/F</td>
</tr>
<tr>
<td>7.826</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n59_s11/I1</td>
</tr>
<tr>
<td>8.925</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n59_s11/F</td>
</tr>
<tr>
<td>10.240</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_7_s43/I2</td>
</tr>
<tr>
<td>11.339</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_7_s43/F</td>
</tr>
<tr>
<td>12.959</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_7_s13/I2</td>
</tr>
<tr>
<td>14.058</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_7_s13/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_7_s6/I3</td>
</tr>
<tr>
<td>16.572</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_7_s6/F</td>
</tr>
<tr>
<td>16.991</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_7_s5/I0</td>
</tr>
<tr>
<td>18.090</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_7_s5/F</td>
</tr>
<tr>
<td>20.193</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.588, 38.037%; route: 11.903, 59.665%; tC2Q: 0.458, 2.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.355</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[1][A]</td>
<td>npu_inst/spi_inst/op_code_0_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R27C7[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_0_s0/Q</td>
</tr>
<tr>
<td>7.860</td>
<td>7.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C27[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_7_s8/I2</td>
</tr>
<tr>
<td>8.486</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R4C27[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_7_s8/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>npu_inst/tp_inst/dsp_b0[0]_0_s9/I3</td>
</tr>
<tr>
<td>12.059</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_b0[0]_0_s9/F</td>
</tr>
<tr>
<td>12.478</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[3][B]</td>
<td>npu_inst/tp_inst/dsp_b0[0]_0_s6/I3</td>
</tr>
<tr>
<td>13.577</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C34[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_b0[0]_0_s6/F</td>
</tr>
<tr>
<td>15.036</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>npu_inst/tp_inst/dsp_b0[1]_0_s7/I3</td>
</tr>
<tr>
<td>15.858</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_b0[1]_0_s7/F</td>
</tr>
<tr>
<td>16.678</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>npu_inst/tp_inst/dsp_b0[4]_0_s5/I2</td>
</tr>
<tr>
<td>17.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_b0[4]_0_s5/F</td>
</tr>
<tr>
<td>19.773</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/B0[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.355</td>
<td>-0.053</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.395, 22.505%; route: 14.676, 75.148%; tC2Q: 0.458, 2.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_input[3][2]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td>npu_inst/tp_inst/conv_input[3][2]_5_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C45[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_input[3][2]_5_s0/Q</td>
</tr>
<tr>
<td>2.159</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n288_s10/I0</td>
</tr>
<tr>
<td>2.981</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C45[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n288_s10/F</td>
</tr>
<tr>
<td>4.456</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n926_s11/I0</td>
</tr>
<tr>
<td>5.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C44[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n926_s11/F</td>
</tr>
<tr>
<td>5.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n926_s10/I2</td>
</tr>
<tr>
<td>6.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C43[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n926_s10/F</td>
</tr>
<tr>
<td>8.217</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n958_s10/I0</td>
</tr>
<tr>
<td>9.243</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C42[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n958_s10/F</td>
</tr>
<tr>
<td>9.666</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n958_s9/I0</td>
</tr>
<tr>
<td>10.488</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n958_s9/F</td>
</tr>
<tr>
<td>11.942</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_5_s12/I1</td>
</tr>
<tr>
<td>12.568</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_5_s12/F</td>
</tr>
<tr>
<td>13.856</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_5_s11/I3</td>
</tr>
<tr>
<td>14.888</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_5_s11/F</td>
</tr>
<tr>
<td>15.709</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_5_s7/I3</td>
</tr>
<tr>
<td>16.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_5_s7/F</td>
</tr>
<tr>
<td>17.298</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_5_s5/I2</td>
</tr>
<tr>
<td>18.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_5_s5/F</td>
</tr>
<tr>
<td>19.590</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst/A0[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.132, 42.034%; route: 10.756, 55.597%; tC2Q: 0.458, 2.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>2.804</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n47_s11/I2</td>
</tr>
<tr>
<td>3.836</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n47_s11/F</td>
</tr>
<tr>
<td>6.270</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n628_s8/I1</td>
</tr>
<tr>
<td>7.331</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n628_s8/F</td>
</tr>
<tr>
<td>7.750</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n628_s10/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C45[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n628_s10/F</td>
</tr>
<tr>
<td>9.680</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n725_s11/I0</td>
</tr>
<tr>
<td>10.712</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n725_s11/F</td>
</tr>
<tr>
<td>12.027</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C43[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n725_s12/I1</td>
</tr>
<tr>
<td>12.849</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n725_s12/F</td>
</tr>
<tr>
<td>13.818</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_3_s14/I3</td>
</tr>
<tr>
<td>14.917</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_3_s14/F</td>
</tr>
<tr>
<td>14.923</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_3_s8/I2</td>
</tr>
<tr>
<td>15.725</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C35[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_3_s8/F</td>
</tr>
<tr>
<td>16.143</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_3_s5/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_3_s5/F</td>
</tr>
<tr>
<td>19.553</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/A0[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.769, 40.236%; route: 11.081, 57.390%; tC2Q: 0.458, 2.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[1].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>2.779</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n251_s11/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n251_s11/F</td>
</tr>
<tr>
<td>5.337</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n251_s12/I1</td>
</tr>
<tr>
<td>5.963</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n251_s12/F</td>
</tr>
<tr>
<td>7.901</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[1][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_6_s44/I2</td>
</tr>
<tr>
<td>8.723</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C38[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_6_s44/F</td>
</tr>
<tr>
<td>10.507</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_6_s15/I3</td>
</tr>
<tr>
<td>11.606</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C34[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_6_s15/F</td>
</tr>
<tr>
<td>12.416</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[1]_6_s14/I1</td>
</tr>
<tr>
<td>13.238</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[1]_6_s14/F</td>
</tr>
<tr>
<td>15.022</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>npu_inst/tp_inst/dsp_a0[1]_6_s8/I1</td>
</tr>
<tr>
<td>16.048</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[1]_6_s8/F</td>
</tr>
<tr>
<td>16.467</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[1]_6_s5/I3</td>
</tr>
<tr>
<td>17.566</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[1]_6_s5/F</td>
</tr>
<tr>
<td>19.504</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[1].dsp_inst/multaddalu18x18_inst/A0[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[1].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[1].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.593, 34.231%; route: 12.209, 63.389%; tC2Q: 0.458, 2.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[1].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>2.573</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n253_s11/I2</td>
</tr>
<tr>
<td>3.672</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n253_s11/F</td>
</tr>
<tr>
<td>5.615</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n253_s12/I1</td>
</tr>
<tr>
<td>6.437</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n253_s12/F</td>
</tr>
<tr>
<td>7.890</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_4_s46/I2</td>
</tr>
<tr>
<td>8.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_4_s46/F</td>
</tr>
<tr>
<td>10.171</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_4_s24/I3</td>
</tr>
<tr>
<td>10.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C34[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_4_s24/F</td>
</tr>
<tr>
<td>12.792</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[1]_4_s13/I1</td>
</tr>
<tr>
<td>13.891</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[1]_4_s13/F</td>
</tr>
<tr>
<td>13.897</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td>npu_inst/tp_inst/dsp_a0[1]_4_s8/I1</td>
</tr>
<tr>
<td>14.929</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[1]_4_s8/F</td>
</tr>
<tr>
<td>16.218</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[1]_4_s5/I3</td>
</tr>
<tr>
<td>17.317</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[1]_4_s5/F</td>
</tr>
<tr>
<td>19.425</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[1].dsp_inst/multaddalu18x18_inst/A0[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[1].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[1].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.795, 35.425%; route: 11.928, 62.185%; tC2Q: 0.458, 2.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>2.779</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n251_s11/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n251_s11/F</td>
</tr>
<tr>
<td>5.337</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n251_s12/I1</td>
</tr>
<tr>
<td>5.963</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n251_s12/F</td>
</tr>
<tr>
<td>7.901</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[1][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_6_s44/I2</td>
</tr>
<tr>
<td>8.723</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C38[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_6_s44/F</td>
</tr>
<tr>
<td>10.507</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_6_s15/I3</td>
</tr>
<tr>
<td>11.606</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C34[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_6_s15/F</td>
</tr>
<tr>
<td>12.905</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_6_s12/I1</td>
</tr>
<tr>
<td>14.004</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_6_s12/F</td>
</tr>
<tr>
<td>15.777</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_6_s9/I1</td>
</tr>
<tr>
<td>16.403</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_6_s9/F</td>
</tr>
<tr>
<td>16.409</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_6_s5/I3</td>
</tr>
<tr>
<td>17.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_6_s5/F</td>
</tr>
<tr>
<td>19.334</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/A0[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.193, 32.442%; route: 12.438, 65.157%; tC2Q: 0.458, 2.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.064</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n278_s11/I2</td>
</tr>
<tr>
<td>4.163</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C40[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n278_s11/F</td>
</tr>
<tr>
<td>5.787</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n916_s11/I1</td>
</tr>
<tr>
<td>6.609</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n916_s11/F</td>
</tr>
<tr>
<td>6.614</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n916_s10/I2</td>
</tr>
<tr>
<td>7.675</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C42[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n916_s10/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n960_s10/I1</td>
</tr>
<tr>
<td>8.920</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C41[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n960_s10/F</td>
</tr>
<tr>
<td>9.899</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n960_s9/I0</td>
</tr>
<tr>
<td>10.998</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n960_s9/F</td>
</tr>
<tr>
<td>12.457</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_3_s12/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_3_s12/F</td>
</tr>
<tr>
<td>13.937</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_3_s11/I3</td>
</tr>
<tr>
<td>15.036</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_3_s11/F</td>
</tr>
<tr>
<td>15.042</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_3_s7/I3</td>
</tr>
<tr>
<td>16.074</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_3_s7/F</td>
</tr>
<tr>
<td>16.878</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_3_s5/I2</td>
</tr>
<tr>
<td>17.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_3_s5/F</td>
</tr>
<tr>
<td>19.266</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst/A0[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.194, 48.333%; route: 9.370, 49.257%; tC2Q: 0.458, 2.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n313_s11/I2</td>
</tr>
<tr>
<td>3.925</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n313_s11/F</td>
</tr>
<tr>
<td>5.869</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n951_s11/I1</td>
</tr>
<tr>
<td>6.494</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n951_s11/F</td>
</tr>
<tr>
<td>6.912</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n951_s10/I2</td>
</tr>
<tr>
<td>8.011</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n951_s10/F</td>
</tr>
<tr>
<td>9.305</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n959_s11/I0</td>
</tr>
<tr>
<td>9.931</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n959_s11/F</td>
</tr>
<tr>
<td>11.731</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n959_s9/I1</td>
</tr>
<tr>
<td>12.830</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n959_s9/F</td>
</tr>
<tr>
<td>13.651</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_4_s10/I1</td>
</tr>
<tr>
<td>14.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_4_s10/F</td>
</tr>
<tr>
<td>15.657</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_4_s6/I2</td>
</tr>
<tr>
<td>16.683</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_4_s6/F</td>
</tr>
<tr>
<td>17.102</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_4_s5/I0</td>
</tr>
<tr>
<td>17.924</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C34[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_4_s5/F</td>
</tr>
<tr>
<td>19.213</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst/A0[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.955, 36.665%; route: 11.556, 60.919%; tC2Q: 0.458, 2.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[1].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>2.804</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n47_s11/I2</td>
</tr>
<tr>
<td>3.836</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n47_s11/F</td>
</tr>
<tr>
<td>6.270</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n47_s9/I1</td>
</tr>
<tr>
<td>7.369</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n47_s9/F</td>
</tr>
<tr>
<td>8.663</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n123_s11/I0</td>
</tr>
<tr>
<td>9.289</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C45[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n123_s11/F</td>
</tr>
<tr>
<td>9.300</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n123_s12/I1</td>
</tr>
<tr>
<td>10.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C45[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n123_s12/F</td>
</tr>
<tr>
<td>11.688</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[1]_3_s20/I3</td>
</tr>
<tr>
<td>12.787</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[1]_3_s20/F</td>
</tr>
<tr>
<td>14.410</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[1]_3_s8/I0</td>
</tr>
<tr>
<td>15.232</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[1]_3_s8/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[1]_3_s5/I3</td>
</tr>
<tr>
<td>17.069</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[1]_3_s5/F</td>
</tr>
<tr>
<td>19.177</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[1].dsp_inst/multaddalu18x18_inst/A0[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[1].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[1].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.809, 35.963%; route: 11.666, 61.616%; tC2Q: 0.458, 2.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.075</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n51_s11/I2</td>
</tr>
<tr>
<td>4.107</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n51_s11/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n51_s9/I1</td>
</tr>
<tr>
<td>6.037</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C40[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n51_s9/F</td>
</tr>
<tr>
<td>7.495</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n119_s11/I1</td>
</tr>
<tr>
<td>8.121</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n119_s11/F</td>
</tr>
<tr>
<td>9.900</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n238_s10/I1</td>
</tr>
<tr>
<td>10.932</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n238_s10/F</td>
</tr>
<tr>
<td>12.552</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_7_s11/I2</td>
</tr>
<tr>
<td>13.178</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_7_s11/F</td>
</tr>
<tr>
<td>15.116</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_7_s6/I3</td>
</tr>
<tr>
<td>16.142</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_7_s6/F</td>
</tr>
<tr>
<td>16.561</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_7_s5/I0</td>
</tr>
<tr>
<td>17.383</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_7_s5/F</td>
</tr>
<tr>
<td>19.171</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.263, 33.090%; route: 12.206, 64.488%; tC2Q: 0.458, 2.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/tp_sram_C_din_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][B]</td>
<td>npu_inst/tp_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>183</td>
<td>R25C11[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>9.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C23[3][A]</td>
<td>npu_inst/tp_inst/n14017_s2/I1</td>
</tr>
<tr>
<td>11.210</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R4C23[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n14017_s2/F</td>
</tr>
<tr>
<td>13.695</td>
<td>2.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][A]</td>
<td>npu_inst/tp_inst/n10252_s40/I3</td>
</tr>
<tr>
<td>14.517</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n10252_s40/F</td>
</tr>
<tr>
<td>15.486</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>npu_inst/tp_inst/n10252_s14/I0</td>
</tr>
<tr>
<td>16.512</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n10252_s14/F</td>
</tr>
<tr>
<td>16.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>npu_inst/tp_inst/n10252_s3/I3</td>
</tr>
<tr>
<td>17.962</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n10252_s3/F</td>
</tr>
<tr>
<td>17.968</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>npu_inst/tp_inst/n10252_s0/I2</td>
</tr>
<tr>
<td>18.790</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n10252_s0/F</td>
</tr>
<tr>
<td>18.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/tp_sram_C_din_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>npu_inst/tp_inst/tp_sram_C_din_0_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>npu_inst/tp_inst/tp_sram_C_din_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.734, 25.526%; route: 13.354, 72.003%; tC2Q: 0.458, 2.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/tp_sram_C_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12[2][B]</td>
<td>npu_inst/tp_inst/tp_sram_C_we_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C12[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/tp_sram_C_we_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">npu_inst/sram_C_inst/mem_mem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/sram_B_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>npu_inst/sram_B_we_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">npu_inst/sram_B_we_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">npu_inst/sram_B_inst/mem_mem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/sram_A_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>npu_inst/sram_A_we_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_we_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_inst/mem_mem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/sram_B_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][B]</td>
<td>npu_inst/sram_B_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C32[2][B]</td>
<td style=" font-weight:bold;">npu_inst/sram_B_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.749</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">npu_inst/sram_B_inst/mem_mem_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.339</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/sram_A_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>npu_inst/sram_A_addr_9_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_addr_9_s0/Q</td>
</tr>
<tr>
<td>0.749</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_inst/mem_mem_0_0_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.339</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/sram_A_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][B]</td>
<td>npu_inst/sram_A_addr_7_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C41[0][B]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_addr_7_s0/Q</td>
</tr>
<tr>
<td>0.749</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_inst/mem_mem_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.339</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/sram_A_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>npu_inst/sram_A_addr_6_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_addr_6_s0/Q</td>
</tr>
<tr>
<td>0.749</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_inst/mem_mem_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.339</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/tp_sram_C_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[1][A]</td>
<td>npu_inst/tp_inst/tp_sram_C_addr_7_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C17[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/tp_sram_C_addr_7_s0/Q</td>
</tr>
<tr>
<td>0.783</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">npu_inst/sram_C_inst/mem_mem_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.339</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/tp_sram_C_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[1][B]</td>
<td>npu_inst/tp_inst/tp_sram_C_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C17[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/tp_sram_C_addr_4_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">npu_inst/sram_C_inst/mem_mem_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.339</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_3_s3/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n467_s4/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n467_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R6C3[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_4_s3/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n466_s4/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n466_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_7_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n572_s5/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n572_s5/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_7_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n519_s3/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n519_s3/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>70</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_0_s3/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/n531_s5/I3</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n531_s5/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_0_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n563_s4/I1</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n563_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C4[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_4_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/n527_s2/I1</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n527_s2/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/j_0_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>npu_inst/tp_inst/add_inst/n1508_s6/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/add_inst/n1508_s6/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/j_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R8C32[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/iter_2_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/n1533_s2/I3</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n1533_s2/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/iter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_7_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C5[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_7_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n556_s4/I1</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n556_s4/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_7_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/sub_inst/i_2_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>npu_inst/tp_inst/sub_inst/n1753_s2/I3</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/sub_inst/n1753_s2/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/sub_inst/i_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/k_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/k_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[1][A]</td>
<td>npu_inst/tp_inst/k_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R25C12[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/k_0_s0/Q</td>
</tr>
<tr>
<td>0.524</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[1][A]</td>
<td>npu_inst/tp_inst/n10599_s5/I0</td>
</tr>
<tr>
<td>0.896</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C12[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n10599_s5/F</td>
</tr>
<tr>
<td>0.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/k_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[1][A]</td>
<td>npu_inst/tp_inst/k_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C12[1][A]</td>
<td>npu_inst/tp_inst/k_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R9C3[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_6_s4/Q</td>
</tr>
<tr>
<td>0.525</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/n464_s4/I0</td>
</tr>
<tr>
<td>0.897</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n464_s4/F</td>
</tr>
<tr>
<td>0.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_6_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/mul_inst/k_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/k_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>259</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/k_1_s1/Q</td>
</tr>
<tr>
<td>0.526</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/n1542_s4/I1</td>
</tr>
<tr>
<td>0.898</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n1542_s4/F</td>
</tr>
<tr>
<td>0.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/k_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/k_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/k_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td>npu_inst/tp_inst/k_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R23C16[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/k_3_s0/Q</td>
</tr>
<tr>
<td>0.526</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td>npu_inst/tp_inst/n10596_s5/I0</td>
</tr>
<tr>
<td>0.898</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n10596_s5/F</td>
</tr>
<tr>
<td>0.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/k_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td>npu_inst/tp_inst/k_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C16[1][A]</td>
<td>npu_inst/tp_inst/k_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/iter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/iter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/iter_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R5C42[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/iter_0_s1/Q</td>
</tr>
<tr>
<td>0.527</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2606_s3/I0</td>
</tr>
<tr>
<td>0.899</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2606_s3/F</td>
</tr>
<tr>
<td>0.899</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/iter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/iter_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/iter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_5_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C3[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_6_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_4_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_5_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C5[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_6_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_7_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/computing_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C4[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C4[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.570%; route: 4.777, 78.864%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_5_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C3[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_6_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_4_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_5_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C5[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_6_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_7_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/computing_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C4[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2059</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2714</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C4[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.656%; route: 2.662, 74.958%; tC2Q: 0.333, 9.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/bit_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/bit_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/bit_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/shift_reg_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/shift_reg_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/shift_reg_20_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/shift_reg_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/shift_reg_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/shift_reg_12_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/cmd_sclk_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/cmd_sclk_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/cmd_sclk_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/cmd_sclk_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/cmd_sclk_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/cmd_sclk_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/shift_reg_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/shift_reg_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/shift_reg_13_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/cmd_sclk_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/cmd_sclk_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/cmd_sclk_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/cmd_sclk_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/cmd_sclk_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/cmd_sclk_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2714</td>
<td>rpll_clk</td>
<td>-0.533</td>
<td>0.262</td>
</tr>
<tr>
<td>2059</td>
<td>npu_inst/n117_6</td>
<td>15.063</td>
<td>2.479</td>
</tr>
<tr>
<td>516</td>
<td>npu_inst/tp_inst/mul_inst/k[0]</td>
<td>8.938</td>
<td>4.808</td>
</tr>
<tr>
<td>487</td>
<td>npu_inst/tp_inst/m[0]</td>
<td>-0.533</td>
<td>3.067</td>
</tr>
<tr>
<td>390</td>
<td>npu_inst/tp_inst/m[1]</td>
<td>1.378</td>
<td>3.066</td>
</tr>
<tr>
<td>350</td>
<td>npu_inst/tp_inst/n[0]</td>
<td>4.814</td>
<td>3.169</td>
</tr>
<tr>
<td>336</td>
<td>npu_inst/op_code_Z[0]</td>
<td>1.581</td>
<td>10.101</td>
</tr>
<tr>
<td>259</td>
<td>npu_inst/tp_inst/mul_inst/k[1]</td>
<td>9.105</td>
<td>3.674</td>
</tr>
<tr>
<td>205</td>
<td>npu_inst/tp_inst/n[1]</td>
<td>5.385</td>
<td>2.862</td>
</tr>
<tr>
<td>183</td>
<td>npu_inst/tp_inst/i[1]</td>
<td>0.316</td>
<td>9.476</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C26</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C28</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C46</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C3</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sclk -period 20 -waveform {0 10} [get_ports {sclk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name rpll_clk -period 21.164 -waveform {0 10.582} [get_nets {rpll_clk}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {sclk}] -to [get_clocks {rpll_clk}] </td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {rpll_clk}] -to [get_clocks {sclk}] </td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {sclk}] -group [get_clocks {rpll_clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
