|Projeto02_ULA8Bits
A[0] => ULA8Bits:U1.A[0]
A[1] => ULA8Bits:U1.A[1]
A[2] => ULA8Bits:U1.A[2]
A[3] => ULA8Bits:U1.A[3]
A[4] => ULA8Bits:U1.A[4]
A[5] => ULA8Bits:U1.A[5]
A[6] => ULA8Bits:U1.A[6]
A[7] => ULA8Bits:U1.A[7]
B[0] => ULA8Bits:U1.B[0]
B[1] => ULA8Bits:U1.B[1]
B[2] => ULA8Bits:U1.B[2]
B[3] => ULA8Bits:U1.B[3]
B[4] => ULA8Bits:U1.B[4]
B[5] => ULA8Bits:U1.B[5]
B[6] => ULA8Bits:U1.B[6]
B[7] => ULA8Bits:U1.B[7]
KEY[0] => ULA8Bits:U1.KEY[0]
KEY[1] => ULA8Bits:U1.KEY[1]
KEY[2] => ULA8Bits:U1.KEY[2]
KEY[3] => ULA8Bits:U1.KEY[3]
HEX0[0] <= bbcd:U2.HEX0[0]
HEX0[1] <= bbcd:U2.HEX0[1]
HEX0[2] <= bbcd:U2.HEX0[2]
HEX0[3] <= bbcd:U2.HEX0[3]
HEX0[4] <= bbcd:U2.HEX0[4]
HEX0[5] <= bbcd:U2.HEX0[5]
HEX0[6] <= bbcd:U2.HEX0[6]
HEX1[0] <= bbcd:U2.HEX1[0]
HEX1[1] <= bbcd:U2.HEX1[1]
HEX1[2] <= bbcd:U2.HEX1[2]
HEX1[3] <= bbcd:U2.HEX1[3]
HEX1[4] <= bbcd:U2.HEX1[4]
HEX1[5] <= bbcd:U2.HEX1[5]
HEX1[6] <= bbcd:U2.HEX1[6]
HEX2[0] <= bbcd:U2.HEX2[0]
HEX2[1] <= bbcd:U2.HEX2[1]
HEX2[2] <= bbcd:U2.HEX2[2]
HEX2[3] <= bbcd:U2.HEX2[3]
HEX2[4] <= bbcd:U2.HEX2[4]
HEX2[5] <= bbcd:U2.HEX2[5]
HEX2[6] <= bbcd:U2.HEX2[6]


|Projeto02_ULA8Bits|ULA8Bits:U1
A[0] => ExtensorAtitmetico:U1.A[0]
A[0] => ExtensorAtitmetico:U2.A[0]
A[0] => ExtensorAtitmetico:U3.A[0]
A[0] => ExtensorAtitmetico:U4.A[0]
A[0] => Multiplicador:U5.A[0]
A[0] => SHL8bitsBarrel:U6.A[0]
A[0] => SHR8bitsBarrel:U7.A[0]
A[0] => SWP:U8.a[7]
A[0] => SWA:U9.a[7]
A[0] => portAND:U10.a[0]
A[0] => portOR:U11.a[0]
A[0] => portXOR:U12.a[0]
A[0] => portNOT:U13.a[0]
A[1] => ExtensorAtitmetico:U1.A[1]
A[1] => ExtensorAtitmetico:U2.A[1]
A[1] => ExtensorAtitmetico:U3.A[1]
A[1] => ExtensorAtitmetico:U4.A[1]
A[1] => Multiplicador:U5.A[1]
A[1] => SHL8bitsBarrel:U6.A[1]
A[1] => SHR8bitsBarrel:U7.A[1]
A[1] => SWP:U8.a[6]
A[1] => SWA:U9.a[6]
A[1] => portAND:U10.a[1]
A[1] => portOR:U11.a[1]
A[1] => portXOR:U12.a[1]
A[1] => portNOT:U13.a[1]
A[2] => ExtensorAtitmetico:U1.A[2]
A[2] => ExtensorAtitmetico:U2.A[2]
A[2] => ExtensorAtitmetico:U3.A[2]
A[2] => ExtensorAtitmetico:U4.A[2]
A[2] => Multiplicador:U5.A[2]
A[2] => SHL8bitsBarrel:U6.A[2]
A[2] => SHR8bitsBarrel:U7.A[2]
A[2] => SWP:U8.a[5]
A[2] => SWA:U9.a[5]
A[2] => portAND:U10.a[2]
A[2] => portOR:U11.a[2]
A[2] => portXOR:U12.a[2]
A[2] => portNOT:U13.a[2]
A[3] => ExtensorAtitmetico:U1.A[3]
A[3] => ExtensorAtitmetico:U2.A[3]
A[3] => ExtensorAtitmetico:U3.A[3]
A[3] => ExtensorAtitmetico:U4.A[3]
A[3] => Multiplicador:U5.A[3]
A[3] => SHL8bitsBarrel:U6.A[3]
A[3] => SHR8bitsBarrel:U7.A[3]
A[3] => SWP:U8.a[4]
A[3] => SWA:U9.a[4]
A[3] => portAND:U10.a[3]
A[3] => portOR:U11.a[3]
A[3] => portXOR:U12.a[3]
A[3] => portNOT:U13.a[3]
A[4] => ExtensorAtitmetico:U1.A[4]
A[4] => ExtensorAtitmetico:U2.A[4]
A[4] => ExtensorAtitmetico:U3.A[4]
A[4] => ExtensorAtitmetico:U4.A[4]
A[4] => Multiplicador:U5.A[4]
A[4] => SHL8bitsBarrel:U6.A[4]
A[4] => SHR8bitsBarrel:U7.A[4]
A[4] => SWP:U8.a[3]
A[4] => SWA:U9.a[3]
A[4] => portAND:U10.a[4]
A[4] => portOR:U11.a[4]
A[4] => portXOR:U12.a[4]
A[4] => portNOT:U13.a[4]
A[5] => ExtensorAtitmetico:U1.A[5]
A[5] => ExtensorAtitmetico:U2.A[5]
A[5] => ExtensorAtitmetico:U3.A[5]
A[5] => ExtensorAtitmetico:U4.A[5]
A[5] => Multiplicador:U5.A[5]
A[5] => SHL8bitsBarrel:U6.A[5]
A[5] => SHR8bitsBarrel:U7.A[5]
A[5] => SWP:U8.a[2]
A[5] => SWA:U9.a[2]
A[5] => portAND:U10.a[5]
A[5] => portOR:U11.a[5]
A[5] => portXOR:U12.a[5]
A[5] => portNOT:U13.a[5]
A[6] => ExtensorAtitmetico:U1.A[6]
A[6] => ExtensorAtitmetico:U2.A[6]
A[6] => ExtensorAtitmetico:U3.A[6]
A[6] => ExtensorAtitmetico:U4.A[6]
A[6] => Multiplicador:U5.A[6]
A[6] => SHL8bitsBarrel:U6.A[6]
A[6] => SHR8bitsBarrel:U7.A[6]
A[6] => SWP:U8.a[1]
A[6] => SWA:U9.a[1]
A[6] => portAND:U10.a[6]
A[6] => portOR:U11.a[6]
A[6] => portXOR:U12.a[6]
A[6] => portNOT:U13.a[6]
A[7] => ExtensorAtitmetico:U1.A[7]
A[7] => ExtensorAtitmetico:U2.A[7]
A[7] => ExtensorAtitmetico:U3.A[7]
A[7] => ExtensorAtitmetico:U4.A[7]
A[7] => Multiplicador:U5.A[7]
A[7] => SHL8bitsBarrel:U6.A[7]
A[7] => SHR8bitsBarrel:U7.A[7]
A[7] => SWP:U8.a[0]
A[7] => SWA:U9.a[0]
A[7] => portAND:U10.a[7]
A[7] => portOR:U11.a[7]
A[7] => portXOR:U12.a[7]
A[7] => portNOT:U13.a[7]
B[0] => ExtensorAtitmetico:U1.B[0]
B[0] => ExtensorAtitmetico:U2.B[0]
B[0] => ExtensorAtitmetico:U3.B[0]
B[0] => ExtensorAtitmetico:U4.B[0]
B[0] => Multiplicador:U5.B[0]
B[0] => SHL8bitsBarrel:U6.B[0]
B[0] => SHR8bitsBarrel:U7.B[0]
B[0] => portAND:U10.b[0]
B[0] => portOR:U11.b[0]
B[0] => portXOR:U12.b[0]
B[1] => ExtensorAtitmetico:U1.B[1]
B[1] => ExtensorAtitmetico:U2.B[1]
B[1] => ExtensorAtitmetico:U3.B[1]
B[1] => ExtensorAtitmetico:U4.B[1]
B[1] => Multiplicador:U5.B[1]
B[1] => SHL8bitsBarrel:U6.B[1]
B[1] => SHR8bitsBarrel:U7.B[1]
B[1] => portAND:U10.b[1]
B[1] => portOR:U11.b[1]
B[1] => portXOR:U12.b[1]
B[2] => ExtensorAtitmetico:U1.B[2]
B[2] => ExtensorAtitmetico:U2.B[2]
B[2] => ExtensorAtitmetico:U3.B[2]
B[2] => ExtensorAtitmetico:U4.B[2]
B[2] => Multiplicador:U5.B[2]
B[2] => SHL8bitsBarrel:U6.B[2]
B[2] => SHR8bitsBarrel:U7.B[2]
B[2] => portAND:U10.b[2]
B[2] => portOR:U11.b[2]
B[2] => portXOR:U12.b[2]
B[3] => ExtensorAtitmetico:U1.B[3]
B[3] => ExtensorAtitmetico:U2.B[3]
B[3] => ExtensorAtitmetico:U3.B[3]
B[3] => ExtensorAtitmetico:U4.B[3]
B[3] => Multiplicador:U5.B[3]
B[3] => portAND:U10.b[3]
B[3] => portOR:U11.b[3]
B[3] => portXOR:U12.b[3]
B[4] => ExtensorAtitmetico:U1.B[4]
B[4] => ExtensorAtitmetico:U2.B[4]
B[4] => ExtensorAtitmetico:U3.B[4]
B[4] => ExtensorAtitmetico:U4.B[4]
B[4] => Multiplicador:U5.B[4]
B[4] => portAND:U10.b[4]
B[4] => portOR:U11.b[4]
B[4] => portXOR:U12.b[4]
B[5] => ExtensorAtitmetico:U1.B[5]
B[5] => ExtensorAtitmetico:U2.B[5]
B[5] => ExtensorAtitmetico:U3.B[5]
B[5] => ExtensorAtitmetico:U4.B[5]
B[5] => Multiplicador:U5.B[5]
B[5] => portAND:U10.b[5]
B[5] => portOR:U11.b[5]
B[5] => portXOR:U12.b[5]
B[6] => ExtensorAtitmetico:U1.B[6]
B[6] => ExtensorAtitmetico:U2.B[6]
B[6] => ExtensorAtitmetico:U3.B[6]
B[6] => ExtensorAtitmetico:U4.B[6]
B[6] => Multiplicador:U5.B[6]
B[6] => portAND:U10.b[6]
B[6] => portOR:U11.b[6]
B[6] => portXOR:U12.b[6]
B[7] => ExtensorAtitmetico:U1.B[7]
B[7] => ExtensorAtitmetico:U2.B[7]
B[7] => ExtensorAtitmetico:U3.B[7]
B[7] => ExtensorAtitmetico:U4.B[7]
B[7] => Multiplicador:U5.B[7]
B[7] => portAND:U10.b[7]
B[7] => portOR:U11.b[7]
B[7] => portXOR:U12.b[7]
KEY[0] => ExtensorAtitmetico:U1.Ci0
KEY[0] => ExtensorAtitmetico:U2.Ci0
KEY[0] => ExtensorAtitmetico:U3.Ci0
KEY[0] => ExtensorAtitmetico:U4.Ci0
KEY[0] => Multiplexer16To8Bits:MUX8Bits16.S[0]
KEY[1] => ExtensorAtitmetico:U1.Ci1
KEY[1] => ExtensorAtitmetico:U2.Ci1
KEY[1] => ExtensorAtitmetico:U3.Ci1
KEY[1] => ExtensorAtitmetico:U4.Ci1
KEY[1] => Multiplexer16To8Bits:MUX8Bits16.S[1]
KEY[2] => Multiplexer16To8Bits:MUX8Bits16.S[2]
KEY[3] => Multiplexer16To8Bits:MUX8Bits16.S[3]
S[0] <= Multiplexer16To8Bits:MUX8Bits16.O[0]
S[1] <= Multiplexer16To8Bits:MUX8Bits16.O[1]
S[2] <= Multiplexer16To8Bits:MUX8Bits16.O[2]
S[3] <= Multiplexer16To8Bits:MUX8Bits16.O[3]
S[4] <= Multiplexer16To8Bits:MUX8Bits16.O[4]
S[5] <= Multiplexer16To8Bits:MUX8Bits16.O[5]
S[6] <= Multiplexer16To8Bits:MUX8Bits16.O[6]
S[7] <= Multiplexer16To8Bits:MUX8Bits16.O[7]
Co[0] <= ExtensorAtitmetico:U1.Cout
Co[1] <= ExtensorAtitmetico:U2.Cout
Co[2] <= ExtensorAtitmetico:U3.Cout
Co[3] <= ExtensorAtitmetico:U4.Cout
Co[4] <= <GND>


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1
A[0] => FullAdder8Bit:U1.A[0]
A[1] => FullAdder8Bit:U1.A[1]
A[2] => FullAdder8Bit:U1.A[2]
A[3] => FullAdder8Bit:U1.A[3]
A[4] => FullAdder8Bit:U1.A[4]
A[5] => FullAdder8Bit:U1.A[5]
A[6] => FullAdder8Bit:U1.A[6]
A[7] => FullAdder8Bit:U1.A[7]
B[0] => SeletorAritmetico:Selector0.B
B[1] => SeletorAritmetico:Selector1.B
B[2] => SeletorAritmetico:Selector2.B
B[3] => SeletorAritmetico:Selector3.B
B[4] => SeletorAritmetico:Selector4.B
B[5] => SeletorAritmetico:Selector5.B
B[6] => SeletorAritmetico:Selector6.B
B[7] => SeletorAritmetico:Selector7.B
Ci1 => SeletorAritmetico:Selector0.S1
Ci1 => SeletorAritmetico:Selector1.S1
Ci1 => SeletorAritmetico:Selector2.S1
Ci1 => SeletorAritmetico:Selector3.S1
Ci1 => SeletorAritmetico:Selector4.S1
Ci1 => SeletorAritmetico:Selector5.S1
Ci1 => SeletorAritmetico:Selector6.S1
Ci1 => SeletorAritmetico:Selector7.S1
Ci0 => FullAdder8Bit:U1.Cin
Ci0 => SeletorAritmetico:Selector0.S0
Ci0 => SeletorAritmetico:Selector1.S0
Ci0 => SeletorAritmetico:Selector2.S0
Ci0 => SeletorAritmetico:Selector3.S0
Ci0 => SeletorAritmetico:Selector4.S0
Ci0 => SeletorAritmetico:Selector5.S0
Ci0 => SeletorAritmetico:Selector6.S0
Ci0 => SeletorAritmetico:Selector7.S0
Sum[0] <= FullAdder8Bit:U1.Sum[0]
Sum[1] <= FullAdder8Bit:U1.Sum[1]
Sum[2] <= FullAdder8Bit:U1.Sum[2]
Sum[3] <= FullAdder8Bit:U1.Sum[3]
Sum[4] <= FullAdder8Bit:U1.Sum[4]
Sum[5] <= FullAdder8Bit:U1.Sum[5]
Sum[6] <= FullAdder8Bit:U1.Sum[6]
Sum[7] <= FullAdder8Bit:U1.Sum[7]
Cout <= FullAdder8Bit:U1.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1
A[0] => FullAdder4Bit:U1.A[0]
A[1] => FullAdder4Bit:U1.A[1]
A[2] => FullAdder4Bit:U1.A[2]
A[3] => FullAdder4Bit:U1.A[3]
A[4] => FullAdder4Bit:U2.A[0]
A[5] => FullAdder4Bit:U2.A[1]
A[6] => FullAdder4Bit:U2.A[2]
A[7] => FullAdder4Bit:U2.A[3]
B[0] => FullAdder4Bit:U1.B[0]
B[1] => FullAdder4Bit:U1.B[1]
B[2] => FullAdder4Bit:U1.B[2]
B[3] => FullAdder4Bit:U1.B[3]
B[4] => FullAdder4Bit:U2.B[0]
B[5] => FullAdder4Bit:U2.B[1]
B[6] => FullAdder4Bit:U2.B[2]
B[7] => FullAdder4Bit:U2.B[3]
Cin => FullAdder4Bit:U1.Cin
Sum[0] <= FullAdder4Bit:U1.Sum[0]
Sum[1] <= FullAdder4Bit:U1.Sum[1]
Sum[2] <= FullAdder4Bit:U1.Sum[2]
Sum[3] <= FullAdder4Bit:U1.Sum[3]
Sum[4] <= FullAdder4Bit:U2.Sum[0]
Sum[5] <= FullAdder4Bit:U2.Sum[1]
Sum[6] <= FullAdder4Bit:U2.Sum[2]
Sum[7] <= FullAdder4Bit:U2.Sum[3]
Cout <= FullAdder4Bit:U2.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U1
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U2
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|SeletorAritmetico:Selector0
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|SeletorAritmetico:Selector1
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|SeletorAritmetico:Selector2
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|SeletorAritmetico:Selector3
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|SeletorAritmetico:Selector4
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|SeletorAritmetico:Selector5
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|SeletorAritmetico:Selector6
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U1|SeletorAritmetico:Selector7
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2
A[0] => FullAdder8Bit:U1.A[0]
A[1] => FullAdder8Bit:U1.A[1]
A[2] => FullAdder8Bit:U1.A[2]
A[3] => FullAdder8Bit:U1.A[3]
A[4] => FullAdder8Bit:U1.A[4]
A[5] => FullAdder8Bit:U1.A[5]
A[6] => FullAdder8Bit:U1.A[6]
A[7] => FullAdder8Bit:U1.A[7]
B[0] => SeletorAritmetico:Selector0.B
B[1] => SeletorAritmetico:Selector1.B
B[2] => SeletorAritmetico:Selector2.B
B[3] => SeletorAritmetico:Selector3.B
B[4] => SeletorAritmetico:Selector4.B
B[5] => SeletorAritmetico:Selector5.B
B[6] => SeletorAritmetico:Selector6.B
B[7] => SeletorAritmetico:Selector7.B
Ci1 => SeletorAritmetico:Selector0.S1
Ci1 => SeletorAritmetico:Selector1.S1
Ci1 => SeletorAritmetico:Selector2.S1
Ci1 => SeletorAritmetico:Selector3.S1
Ci1 => SeletorAritmetico:Selector4.S1
Ci1 => SeletorAritmetico:Selector5.S1
Ci1 => SeletorAritmetico:Selector6.S1
Ci1 => SeletorAritmetico:Selector7.S1
Ci0 => FullAdder8Bit:U1.Cin
Ci0 => SeletorAritmetico:Selector0.S0
Ci0 => SeletorAritmetico:Selector1.S0
Ci0 => SeletorAritmetico:Selector2.S0
Ci0 => SeletorAritmetico:Selector3.S0
Ci0 => SeletorAritmetico:Selector4.S0
Ci0 => SeletorAritmetico:Selector5.S0
Ci0 => SeletorAritmetico:Selector6.S0
Ci0 => SeletorAritmetico:Selector7.S0
Sum[0] <= FullAdder8Bit:U1.Sum[0]
Sum[1] <= FullAdder8Bit:U1.Sum[1]
Sum[2] <= FullAdder8Bit:U1.Sum[2]
Sum[3] <= FullAdder8Bit:U1.Sum[3]
Sum[4] <= FullAdder8Bit:U1.Sum[4]
Sum[5] <= FullAdder8Bit:U1.Sum[5]
Sum[6] <= FullAdder8Bit:U1.Sum[6]
Sum[7] <= FullAdder8Bit:U1.Sum[7]
Cout <= FullAdder8Bit:U1.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1
A[0] => FullAdder4Bit:U1.A[0]
A[1] => FullAdder4Bit:U1.A[1]
A[2] => FullAdder4Bit:U1.A[2]
A[3] => FullAdder4Bit:U1.A[3]
A[4] => FullAdder4Bit:U2.A[0]
A[5] => FullAdder4Bit:U2.A[1]
A[6] => FullAdder4Bit:U2.A[2]
A[7] => FullAdder4Bit:U2.A[3]
B[0] => FullAdder4Bit:U1.B[0]
B[1] => FullAdder4Bit:U1.B[1]
B[2] => FullAdder4Bit:U1.B[2]
B[3] => FullAdder4Bit:U1.B[3]
B[4] => FullAdder4Bit:U2.B[0]
B[5] => FullAdder4Bit:U2.B[1]
B[6] => FullAdder4Bit:U2.B[2]
B[7] => FullAdder4Bit:U2.B[3]
Cin => FullAdder4Bit:U1.Cin
Sum[0] <= FullAdder4Bit:U1.Sum[0]
Sum[1] <= FullAdder4Bit:U1.Sum[1]
Sum[2] <= FullAdder4Bit:U1.Sum[2]
Sum[3] <= FullAdder4Bit:U1.Sum[3]
Sum[4] <= FullAdder4Bit:U2.Sum[0]
Sum[5] <= FullAdder4Bit:U2.Sum[1]
Sum[6] <= FullAdder4Bit:U2.Sum[2]
Sum[7] <= FullAdder4Bit:U2.Sum[3]
Cout <= FullAdder4Bit:U2.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U1
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U2
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|SeletorAritmetico:Selector0
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|SeletorAritmetico:Selector1
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|SeletorAritmetico:Selector2
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|SeletorAritmetico:Selector3
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|SeletorAritmetico:Selector4
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|SeletorAritmetico:Selector5
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|SeletorAritmetico:Selector6
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U2|SeletorAritmetico:Selector7
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3
A[0] => FullAdder8Bit:U1.A[0]
A[1] => FullAdder8Bit:U1.A[1]
A[2] => FullAdder8Bit:U1.A[2]
A[3] => FullAdder8Bit:U1.A[3]
A[4] => FullAdder8Bit:U1.A[4]
A[5] => FullAdder8Bit:U1.A[5]
A[6] => FullAdder8Bit:U1.A[6]
A[7] => FullAdder8Bit:U1.A[7]
B[0] => SeletorAritmetico:Selector0.B
B[1] => SeletorAritmetico:Selector1.B
B[2] => SeletorAritmetico:Selector2.B
B[3] => SeletorAritmetico:Selector3.B
B[4] => SeletorAritmetico:Selector4.B
B[5] => SeletorAritmetico:Selector5.B
B[6] => SeletorAritmetico:Selector6.B
B[7] => SeletorAritmetico:Selector7.B
Ci1 => SeletorAritmetico:Selector0.S1
Ci1 => SeletorAritmetico:Selector1.S1
Ci1 => SeletorAritmetico:Selector2.S1
Ci1 => SeletorAritmetico:Selector3.S1
Ci1 => SeletorAritmetico:Selector4.S1
Ci1 => SeletorAritmetico:Selector5.S1
Ci1 => SeletorAritmetico:Selector6.S1
Ci1 => SeletorAritmetico:Selector7.S1
Ci0 => FullAdder8Bit:U1.Cin
Ci0 => SeletorAritmetico:Selector0.S0
Ci0 => SeletorAritmetico:Selector1.S0
Ci0 => SeletorAritmetico:Selector2.S0
Ci0 => SeletorAritmetico:Selector3.S0
Ci0 => SeletorAritmetico:Selector4.S0
Ci0 => SeletorAritmetico:Selector5.S0
Ci0 => SeletorAritmetico:Selector6.S0
Ci0 => SeletorAritmetico:Selector7.S0
Sum[0] <= FullAdder8Bit:U1.Sum[0]
Sum[1] <= FullAdder8Bit:U1.Sum[1]
Sum[2] <= FullAdder8Bit:U1.Sum[2]
Sum[3] <= FullAdder8Bit:U1.Sum[3]
Sum[4] <= FullAdder8Bit:U1.Sum[4]
Sum[5] <= FullAdder8Bit:U1.Sum[5]
Sum[6] <= FullAdder8Bit:U1.Sum[6]
Sum[7] <= FullAdder8Bit:U1.Sum[7]
Cout <= FullAdder8Bit:U1.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1
A[0] => FullAdder4Bit:U1.A[0]
A[1] => FullAdder4Bit:U1.A[1]
A[2] => FullAdder4Bit:U1.A[2]
A[3] => FullAdder4Bit:U1.A[3]
A[4] => FullAdder4Bit:U2.A[0]
A[5] => FullAdder4Bit:U2.A[1]
A[6] => FullAdder4Bit:U2.A[2]
A[7] => FullAdder4Bit:U2.A[3]
B[0] => FullAdder4Bit:U1.B[0]
B[1] => FullAdder4Bit:U1.B[1]
B[2] => FullAdder4Bit:U1.B[2]
B[3] => FullAdder4Bit:U1.B[3]
B[4] => FullAdder4Bit:U2.B[0]
B[5] => FullAdder4Bit:U2.B[1]
B[6] => FullAdder4Bit:U2.B[2]
B[7] => FullAdder4Bit:U2.B[3]
Cin => FullAdder4Bit:U1.Cin
Sum[0] <= FullAdder4Bit:U1.Sum[0]
Sum[1] <= FullAdder4Bit:U1.Sum[1]
Sum[2] <= FullAdder4Bit:U1.Sum[2]
Sum[3] <= FullAdder4Bit:U1.Sum[3]
Sum[4] <= FullAdder4Bit:U2.Sum[0]
Sum[5] <= FullAdder4Bit:U2.Sum[1]
Sum[6] <= FullAdder4Bit:U2.Sum[2]
Sum[7] <= FullAdder4Bit:U2.Sum[3]
Cout <= FullAdder4Bit:U2.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U1
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U2
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|SeletorAritmetico:Selector0
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|SeletorAritmetico:Selector1
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|SeletorAritmetico:Selector2
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|SeletorAritmetico:Selector3
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|SeletorAritmetico:Selector4
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|SeletorAritmetico:Selector5
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|SeletorAritmetico:Selector6
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U3|SeletorAritmetico:Selector7
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4
A[0] => FullAdder8Bit:U1.A[0]
A[1] => FullAdder8Bit:U1.A[1]
A[2] => FullAdder8Bit:U1.A[2]
A[3] => FullAdder8Bit:U1.A[3]
A[4] => FullAdder8Bit:U1.A[4]
A[5] => FullAdder8Bit:U1.A[5]
A[6] => FullAdder8Bit:U1.A[6]
A[7] => FullAdder8Bit:U1.A[7]
B[0] => SeletorAritmetico:Selector0.B
B[1] => SeletorAritmetico:Selector1.B
B[2] => SeletorAritmetico:Selector2.B
B[3] => SeletorAritmetico:Selector3.B
B[4] => SeletorAritmetico:Selector4.B
B[5] => SeletorAritmetico:Selector5.B
B[6] => SeletorAritmetico:Selector6.B
B[7] => SeletorAritmetico:Selector7.B
Ci1 => SeletorAritmetico:Selector0.S1
Ci1 => SeletorAritmetico:Selector1.S1
Ci1 => SeletorAritmetico:Selector2.S1
Ci1 => SeletorAritmetico:Selector3.S1
Ci1 => SeletorAritmetico:Selector4.S1
Ci1 => SeletorAritmetico:Selector5.S1
Ci1 => SeletorAritmetico:Selector6.S1
Ci1 => SeletorAritmetico:Selector7.S1
Ci0 => FullAdder8Bit:U1.Cin
Ci0 => SeletorAritmetico:Selector0.S0
Ci0 => SeletorAritmetico:Selector1.S0
Ci0 => SeletorAritmetico:Selector2.S0
Ci0 => SeletorAritmetico:Selector3.S0
Ci0 => SeletorAritmetico:Selector4.S0
Ci0 => SeletorAritmetico:Selector5.S0
Ci0 => SeletorAritmetico:Selector6.S0
Ci0 => SeletorAritmetico:Selector7.S0
Sum[0] <= FullAdder8Bit:U1.Sum[0]
Sum[1] <= FullAdder8Bit:U1.Sum[1]
Sum[2] <= FullAdder8Bit:U1.Sum[2]
Sum[3] <= FullAdder8Bit:U1.Sum[3]
Sum[4] <= FullAdder8Bit:U1.Sum[4]
Sum[5] <= FullAdder8Bit:U1.Sum[5]
Sum[6] <= FullAdder8Bit:U1.Sum[6]
Sum[7] <= FullAdder8Bit:U1.Sum[7]
Cout <= FullAdder8Bit:U1.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1
A[0] => FullAdder4Bit:U1.A[0]
A[1] => FullAdder4Bit:U1.A[1]
A[2] => FullAdder4Bit:U1.A[2]
A[3] => FullAdder4Bit:U1.A[3]
A[4] => FullAdder4Bit:U2.A[0]
A[5] => FullAdder4Bit:U2.A[1]
A[6] => FullAdder4Bit:U2.A[2]
A[7] => FullAdder4Bit:U2.A[3]
B[0] => FullAdder4Bit:U1.B[0]
B[1] => FullAdder4Bit:U1.B[1]
B[2] => FullAdder4Bit:U1.B[2]
B[3] => FullAdder4Bit:U1.B[3]
B[4] => FullAdder4Bit:U2.B[0]
B[5] => FullAdder4Bit:U2.B[1]
B[6] => FullAdder4Bit:U2.B[2]
B[7] => FullAdder4Bit:U2.B[3]
Cin => FullAdder4Bit:U1.Cin
Sum[0] <= FullAdder4Bit:U1.Sum[0]
Sum[1] <= FullAdder4Bit:U1.Sum[1]
Sum[2] <= FullAdder4Bit:U1.Sum[2]
Sum[3] <= FullAdder4Bit:U1.Sum[3]
Sum[4] <= FullAdder4Bit:U2.Sum[0]
Sum[5] <= FullAdder4Bit:U2.Sum[1]
Sum[6] <= FullAdder4Bit:U2.Sum[2]
Sum[7] <= FullAdder4Bit:U2.Sum[3]
Cout <= FullAdder4Bit:U2.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U1
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U2
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|FullAdder8Bit:U1|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|SeletorAritmetico:Selector0
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|SeletorAritmetico:Selector1
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|SeletorAritmetico:Selector2
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|SeletorAritmetico:Selector3
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|SeletorAritmetico:Selector4
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|SeletorAritmetico:Selector5
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|SeletorAritmetico:Selector6
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|ExtensorAtitmetico:U4|SeletorAritmetico:Selector7
B => S.IN0
B => S.IN0
S1 => S.IN1
S1 => S.IN1
S1 => S.IN0
S0 => S.IN1
S0 => S.IN1
S0 => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5
A[0] => B0andA[0].IN0
A[0] => B1andA[0].IN0
A[0] => B2andA[0].IN0
A[0] => B3andA[0].IN0
A[0] => B4andA[0].IN0
A[0] => B5andA[0].IN0
A[0] => B6andA[0].IN0
A[0] => B7andA[0].IN0
A[1] => B0andA[1].IN0
A[1] => B1andA[1].IN0
A[1] => B2andA[1].IN0
A[1] => B3andA[1].IN0
A[1] => B4andA[1].IN0
A[1] => B5andA[1].IN0
A[1] => B6andA[1].IN0
A[1] => B7andA[1].IN0
A[2] => B0andA[2].IN0
A[2] => B1andA[2].IN0
A[2] => B2andA[2].IN0
A[2] => B3andA[2].IN0
A[2] => B4andA[2].IN0
A[2] => B5andA[2].IN0
A[2] => B6andA[2].IN0
A[2] => B7andA[2].IN0
A[3] => B0andA[3].IN0
A[3] => B1andA[3].IN0
A[3] => B2andA[3].IN0
A[3] => B3andA[3].IN0
A[3] => B4andA[3].IN0
A[3] => B5andA[3].IN0
A[3] => B6andA[3].IN0
A[3] => B7andA[3].IN0
A[4] => B0andA[4].IN0
A[4] => B1andA[4].IN0
A[4] => B2andA[4].IN0
A[4] => B3andA[4].IN0
A[4] => B4andA[4].IN0
A[4] => B5andA[4].IN0
A[4] => B6andA[4].IN0
A[4] => B7andA[4].IN0
A[5] => B0andA[5].IN0
A[5] => B1andA[5].IN0
A[5] => B2andA[5].IN0
A[5] => B3andA[5].IN0
A[5] => B4andA[5].IN0
A[5] => B5andA[5].IN0
A[5] => B6andA[5].IN0
A[5] => B7andA[5].IN0
A[6] => B0andA[6].IN0
A[6] => B1andA[6].IN0
A[6] => B2andA[6].IN0
A[6] => B3andA[6].IN0
A[6] => B4andA[6].IN0
A[6] => B5andA[6].IN0
A[6] => B6andA[6].IN0
A[6] => B7andA[6].IN0
A[7] => B0andA[7].IN0
A[7] => B1andA[7].IN0
A[7] => B2andA[7].IN0
A[7] => B3andA[7].IN0
A[7] => B4andA[7].IN0
A[7] => B5andA[7].IN0
A[7] => B6andA[7].IN0
A[7] => B7andA[7].IN0
B[0] => B0andA[7].IN1
B[0] => B0andA[6].IN1
B[0] => B0andA[5].IN1
B[0] => B0andA[4].IN1
B[0] => B0andA[3].IN1
B[0] => B0andA[2].IN1
B[0] => B0andA[1].IN1
B[0] => B0andA[0].IN1
B[1] => B1andA[7].IN1
B[1] => B1andA[6].IN1
B[1] => B1andA[5].IN1
B[1] => B1andA[4].IN1
B[1] => B1andA[3].IN1
B[1] => B1andA[2].IN1
B[1] => B1andA[1].IN1
B[1] => B1andA[0].IN1
B[2] => B2andA[7].IN1
B[2] => B2andA[6].IN1
B[2] => B2andA[5].IN1
B[2] => B2andA[4].IN1
B[2] => B2andA[3].IN1
B[2] => B2andA[2].IN1
B[2] => B2andA[1].IN1
B[2] => B2andA[0].IN1
B[3] => B3andA[7].IN1
B[3] => B3andA[6].IN1
B[3] => B3andA[5].IN1
B[3] => B3andA[4].IN1
B[3] => B3andA[3].IN1
B[3] => B3andA[2].IN1
B[3] => B3andA[1].IN1
B[3] => B3andA[0].IN1
B[4] => B4andA[7].IN1
B[4] => B4andA[6].IN1
B[4] => B4andA[5].IN1
B[4] => B4andA[4].IN1
B[4] => B4andA[3].IN1
B[4] => B4andA[2].IN1
B[4] => B4andA[1].IN1
B[4] => B4andA[0].IN1
B[5] => B5andA[7].IN1
B[5] => B5andA[6].IN1
B[5] => B5andA[5].IN1
B[5] => B5andA[4].IN1
B[5] => B5andA[3].IN1
B[5] => B5andA[2].IN1
B[5] => B5andA[1].IN1
B[5] => B5andA[0].IN1
B[6] => B6andA[7].IN1
B[6] => B6andA[6].IN1
B[6] => B6andA[5].IN1
B[6] => B6andA[4].IN1
B[6] => B6andA[3].IN1
B[6] => B6andA[2].IN1
B[6] => B6andA[1].IN1
B[6] => B6andA[0].IN1
B[7] => B7andA[7].IN1
B[7] => B7andA[6].IN1
B[7] => B7andA[5].IN1
B[7] => B7andA[4].IN1
B[7] => B7andA[3].IN1
B[7] => B7andA[2].IN1
B[7] => B7andA[1].IN1
B[7] => B7andA[0].IN1
S[0] <= FullAdder8Bit:ADD7.Sum[0]
S[1] <= FullAdder8Bit:ADD7.Sum[1]
S[2] <= FullAdder8Bit:ADD7.Sum[2]
S[3] <= FullAdder8Bit:ADD7.Sum[3]
S[4] <= FullAdder8Bit:ADD7.Sum[4]
S[5] <= FullAdder8Bit:ADD7.Sum[5]
S[6] <= FullAdder8Bit:ADD7.Sum[6]
S[7] <= FullAdder8Bit:ADD7.Sum[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1
A[0] => SHL8bits1:SHL1.A[0]
A[1] => SHL8bits1:SHL1.A[1]
A[2] => SHL8bits1:SHL1.A[2]
A[3] => SHL8bits1:SHL1.A[3]
A[4] => SHL8bits1:SHL1.A[4]
A[5] => SHL8bits1:SHL1.A[5]
A[6] => SHL8bits1:SHL1.A[6]
A[7] => SHL8bits1:SHL1.A[7]
B[0] => SHL8bits1:SHL1.B
B[1] => SHL8bits2:SHL2.B
B[2] => SHL8bits4:SHL4.B
S[0] <= SHL8bits4:SHL4.S[0]
S[1] <= SHL8bits4:SHL4.S[1]
S[2] <= SHL8bits4:SHL4.S[2]
S[3] <= SHL8bits4:SHL4.S[3]
S[4] <= SHL8bits4:SHL4.S[4]
S[5] <= SHL8bits4:SHL4.S[5]
S[6] <= SHL8bits4:SHL4.S[6]
S[7] <= SHL8bits4:SHL4.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits1:SHL1
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits1:SHL1|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits1:SHL1|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits1:SHL1|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits1:SHL1|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits1:SHL1|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits1:SHL1|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits1:SHL1|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits1:SHL1|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4
A[0] => SHL8bits2:SHL00.A[0]
A[1] => SHL8bits2:SHL00.A[1]
A[2] => SHL8bits2:SHL00.A[2]
A[3] => SHL8bits2:SHL00.A[3]
A[4] => SHL8bits2:SHL00.A[4]
A[5] => SHL8bits2:SHL00.A[5]
A[6] => SHL8bits2:SHL00.A[6]
A[7] => SHL8bits2:SHL00.A[7]
B => SHL8bits2:SHL00.B
B => SHL8bits2:SHL10.B
S[0] <= SHL8bits2:SHL10.S[0]
S[1] <= SHL8bits2:SHL10.S[1]
S[2] <= SHL8bits2:SHL10.S[2]
S[3] <= SHL8bits2:SHL10.S[3]
S[4] <= SHL8bits2:SHL10.S[4]
S[5] <= SHL8bits2:SHL10.S[5]
S[6] <= SHL8bits2:SHL10.S[6]
S[7] <= SHL8bits2:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1
A[0] => FullAdder4Bit:U1.A[0]
A[1] => FullAdder4Bit:U1.A[1]
A[2] => FullAdder4Bit:U1.A[2]
A[3] => FullAdder4Bit:U1.A[3]
A[4] => FullAdder4Bit:U2.A[0]
A[5] => FullAdder4Bit:U2.A[1]
A[6] => FullAdder4Bit:U2.A[2]
A[7] => FullAdder4Bit:U2.A[3]
B[0] => FullAdder4Bit:U1.B[0]
B[1] => FullAdder4Bit:U1.B[1]
B[2] => FullAdder4Bit:U1.B[2]
B[3] => FullAdder4Bit:U1.B[3]
B[4] => FullAdder4Bit:U2.B[0]
B[5] => FullAdder4Bit:U2.B[1]
B[6] => FullAdder4Bit:U2.B[2]
B[7] => FullAdder4Bit:U2.B[3]
Cin => FullAdder4Bit:U1.Cin
Sum[0] <= FullAdder4Bit:U1.Sum[0]
Sum[1] <= FullAdder4Bit:U1.Sum[1]
Sum[2] <= FullAdder4Bit:U1.Sum[2]
Sum[3] <= FullAdder4Bit:U1.Sum[3]
Sum[4] <= FullAdder4Bit:U2.Sum[0]
Sum[5] <= FullAdder4Bit:U2.Sum[1]
Sum[6] <= FullAdder4Bit:U2.Sum[2]
Sum[7] <= FullAdder4Bit:U2.Sum[3]
Cout <= FullAdder4Bit:U2.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U1
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U1|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U1|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U1|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U1|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U2
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U2|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U2|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U2|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U2|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2
A[0] => SHL8bits1:SHL1.A[0]
A[1] => SHL8bits1:SHL1.A[1]
A[2] => SHL8bits1:SHL1.A[2]
A[3] => SHL8bits1:SHL1.A[3]
A[4] => SHL8bits1:SHL1.A[4]
A[5] => SHL8bits1:SHL1.A[5]
A[6] => SHL8bits1:SHL1.A[6]
A[7] => SHL8bits1:SHL1.A[7]
B[0] => SHL8bits1:SHL1.B
B[1] => SHL8bits2:SHL2.B
B[2] => SHL8bits4:SHL4.B
S[0] <= SHL8bits4:SHL4.S[0]
S[1] <= SHL8bits4:SHL4.S[1]
S[2] <= SHL8bits4:SHL4.S[2]
S[3] <= SHL8bits4:SHL4.S[3]
S[4] <= SHL8bits4:SHL4.S[4]
S[5] <= SHL8bits4:SHL4.S[5]
S[6] <= SHL8bits4:SHL4.S[6]
S[7] <= SHL8bits4:SHL4.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits1:SHL1
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits1:SHL1|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits1:SHL1|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits1:SHL1|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits1:SHL1|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits1:SHL1|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits1:SHL1|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits1:SHL1|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits1:SHL1|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4
A[0] => SHL8bits2:SHL00.A[0]
A[1] => SHL8bits2:SHL00.A[1]
A[2] => SHL8bits2:SHL00.A[2]
A[3] => SHL8bits2:SHL00.A[3]
A[4] => SHL8bits2:SHL00.A[4]
A[5] => SHL8bits2:SHL00.A[5]
A[6] => SHL8bits2:SHL00.A[6]
A[7] => SHL8bits2:SHL00.A[7]
B => SHL8bits2:SHL00.B
B => SHL8bits2:SHL10.B
S[0] <= SHL8bits2:SHL10.S[0]
S[1] <= SHL8bits2:SHL10.S[1]
S[2] <= SHL8bits2:SHL10.S[2]
S[3] <= SHL8bits2:SHL10.S[3]
S[4] <= SHL8bits2:SHL10.S[4]
S[5] <= SHL8bits2:SHL10.S[5]
S[6] <= SHL8bits2:SHL10.S[6]
S[7] <= SHL8bits2:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2
A[0] => FullAdder4Bit:U1.A[0]
A[1] => FullAdder4Bit:U1.A[1]
A[2] => FullAdder4Bit:U1.A[2]
A[3] => FullAdder4Bit:U1.A[3]
A[4] => FullAdder4Bit:U2.A[0]
A[5] => FullAdder4Bit:U2.A[1]
A[6] => FullAdder4Bit:U2.A[2]
A[7] => FullAdder4Bit:U2.A[3]
B[0] => FullAdder4Bit:U1.B[0]
B[1] => FullAdder4Bit:U1.B[1]
B[2] => FullAdder4Bit:U1.B[2]
B[3] => FullAdder4Bit:U1.B[3]
B[4] => FullAdder4Bit:U2.B[0]
B[5] => FullAdder4Bit:U2.B[1]
B[6] => FullAdder4Bit:U2.B[2]
B[7] => FullAdder4Bit:U2.B[3]
Cin => FullAdder4Bit:U1.Cin
Sum[0] <= FullAdder4Bit:U1.Sum[0]
Sum[1] <= FullAdder4Bit:U1.Sum[1]
Sum[2] <= FullAdder4Bit:U1.Sum[2]
Sum[3] <= FullAdder4Bit:U1.Sum[3]
Sum[4] <= FullAdder4Bit:U2.Sum[0]
Sum[5] <= FullAdder4Bit:U2.Sum[1]
Sum[6] <= FullAdder4Bit:U2.Sum[2]
Sum[7] <= FullAdder4Bit:U2.Sum[3]
Cout <= FullAdder4Bit:U2.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U1
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U1|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U1|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U1|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U1|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U2
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U2|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U2|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U2|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U2|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD2|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3
A[0] => SHL8bits1:SHL1.A[0]
A[1] => SHL8bits1:SHL1.A[1]
A[2] => SHL8bits1:SHL1.A[2]
A[3] => SHL8bits1:SHL1.A[3]
A[4] => SHL8bits1:SHL1.A[4]
A[5] => SHL8bits1:SHL1.A[5]
A[6] => SHL8bits1:SHL1.A[6]
A[7] => SHL8bits1:SHL1.A[7]
B[0] => SHL8bits1:SHL1.B
B[1] => SHL8bits2:SHL2.B
B[2] => SHL8bits4:SHL4.B
S[0] <= SHL8bits4:SHL4.S[0]
S[1] <= SHL8bits4:SHL4.S[1]
S[2] <= SHL8bits4:SHL4.S[2]
S[3] <= SHL8bits4:SHL4.S[3]
S[4] <= SHL8bits4:SHL4.S[4]
S[5] <= SHL8bits4:SHL4.S[5]
S[6] <= SHL8bits4:SHL4.S[6]
S[7] <= SHL8bits4:SHL4.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits1:SHL1
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits1:SHL1|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits1:SHL1|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits1:SHL1|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits1:SHL1|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits1:SHL1|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits1:SHL1|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits1:SHL1|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits1:SHL1|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4
A[0] => SHL8bits2:SHL00.A[0]
A[1] => SHL8bits2:SHL00.A[1]
A[2] => SHL8bits2:SHL00.A[2]
A[3] => SHL8bits2:SHL00.A[3]
A[4] => SHL8bits2:SHL00.A[4]
A[5] => SHL8bits2:SHL00.A[5]
A[6] => SHL8bits2:SHL00.A[6]
A[7] => SHL8bits2:SHL00.A[7]
B => SHL8bits2:SHL00.B
B => SHL8bits2:SHL10.B
S[0] <= SHL8bits2:SHL10.S[0]
S[1] <= SHL8bits2:SHL10.S[1]
S[2] <= SHL8bits2:SHL10.S[2]
S[3] <= SHL8bits2:SHL10.S[3]
S[4] <= SHL8bits2:SHL10.S[4]
S[5] <= SHL8bits2:SHL10.S[5]
S[6] <= SHL8bits2:SHL10.S[6]
S[7] <= SHL8bits2:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3
A[0] => FullAdder4Bit:U1.A[0]
A[1] => FullAdder4Bit:U1.A[1]
A[2] => FullAdder4Bit:U1.A[2]
A[3] => FullAdder4Bit:U1.A[3]
A[4] => FullAdder4Bit:U2.A[0]
A[5] => FullAdder4Bit:U2.A[1]
A[6] => FullAdder4Bit:U2.A[2]
A[7] => FullAdder4Bit:U2.A[3]
B[0] => FullAdder4Bit:U1.B[0]
B[1] => FullAdder4Bit:U1.B[1]
B[2] => FullAdder4Bit:U1.B[2]
B[3] => FullAdder4Bit:U1.B[3]
B[4] => FullAdder4Bit:U2.B[0]
B[5] => FullAdder4Bit:U2.B[1]
B[6] => FullAdder4Bit:U2.B[2]
B[7] => FullAdder4Bit:U2.B[3]
Cin => FullAdder4Bit:U1.Cin
Sum[0] <= FullAdder4Bit:U1.Sum[0]
Sum[1] <= FullAdder4Bit:U1.Sum[1]
Sum[2] <= FullAdder4Bit:U1.Sum[2]
Sum[3] <= FullAdder4Bit:U1.Sum[3]
Sum[4] <= FullAdder4Bit:U2.Sum[0]
Sum[5] <= FullAdder4Bit:U2.Sum[1]
Sum[6] <= FullAdder4Bit:U2.Sum[2]
Sum[7] <= FullAdder4Bit:U2.Sum[3]
Cout <= FullAdder4Bit:U2.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U1
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U1|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U1|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U1|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U1|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U2
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U2|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U2|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U2|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U2|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD3|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4
A[0] => SHL8bits1:SHL1.A[0]
A[1] => SHL8bits1:SHL1.A[1]
A[2] => SHL8bits1:SHL1.A[2]
A[3] => SHL8bits1:SHL1.A[3]
A[4] => SHL8bits1:SHL1.A[4]
A[5] => SHL8bits1:SHL1.A[5]
A[6] => SHL8bits1:SHL1.A[6]
A[7] => SHL8bits1:SHL1.A[7]
B[0] => SHL8bits1:SHL1.B
B[1] => SHL8bits2:SHL2.B
B[2] => SHL8bits4:SHL4.B
S[0] <= SHL8bits4:SHL4.S[0]
S[1] <= SHL8bits4:SHL4.S[1]
S[2] <= SHL8bits4:SHL4.S[2]
S[3] <= SHL8bits4:SHL4.S[3]
S[4] <= SHL8bits4:SHL4.S[4]
S[5] <= SHL8bits4:SHL4.S[5]
S[6] <= SHL8bits4:SHL4.S[6]
S[7] <= SHL8bits4:SHL4.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits1:SHL1
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits1:SHL1|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits1:SHL1|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits1:SHL1|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits1:SHL1|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits1:SHL1|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits1:SHL1|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits1:SHL1|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits1:SHL1|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4
A[0] => SHL8bits2:SHL00.A[0]
A[1] => SHL8bits2:SHL00.A[1]
A[2] => SHL8bits2:SHL00.A[2]
A[3] => SHL8bits2:SHL00.A[3]
A[4] => SHL8bits2:SHL00.A[4]
A[5] => SHL8bits2:SHL00.A[5]
A[6] => SHL8bits2:SHL00.A[6]
A[7] => SHL8bits2:SHL00.A[7]
B => SHL8bits2:SHL00.B
B => SHL8bits2:SHL10.B
S[0] <= SHL8bits2:SHL10.S[0]
S[1] <= SHL8bits2:SHL10.S[1]
S[2] <= SHL8bits2:SHL10.S[2]
S[3] <= SHL8bits2:SHL10.S[3]
S[4] <= SHL8bits2:SHL10.S[4]
S[5] <= SHL8bits2:SHL10.S[5]
S[6] <= SHL8bits2:SHL10.S[6]
S[7] <= SHL8bits2:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4
A[0] => FullAdder4Bit:U1.A[0]
A[1] => FullAdder4Bit:U1.A[1]
A[2] => FullAdder4Bit:U1.A[2]
A[3] => FullAdder4Bit:U1.A[3]
A[4] => FullAdder4Bit:U2.A[0]
A[5] => FullAdder4Bit:U2.A[1]
A[6] => FullAdder4Bit:U2.A[2]
A[7] => FullAdder4Bit:U2.A[3]
B[0] => FullAdder4Bit:U1.B[0]
B[1] => FullAdder4Bit:U1.B[1]
B[2] => FullAdder4Bit:U1.B[2]
B[3] => FullAdder4Bit:U1.B[3]
B[4] => FullAdder4Bit:U2.B[0]
B[5] => FullAdder4Bit:U2.B[1]
B[6] => FullAdder4Bit:U2.B[2]
B[7] => FullAdder4Bit:U2.B[3]
Cin => FullAdder4Bit:U1.Cin
Sum[0] <= FullAdder4Bit:U1.Sum[0]
Sum[1] <= FullAdder4Bit:U1.Sum[1]
Sum[2] <= FullAdder4Bit:U1.Sum[2]
Sum[3] <= FullAdder4Bit:U1.Sum[3]
Sum[4] <= FullAdder4Bit:U2.Sum[0]
Sum[5] <= FullAdder4Bit:U2.Sum[1]
Sum[6] <= FullAdder4Bit:U2.Sum[2]
Sum[7] <= FullAdder4Bit:U2.Sum[3]
Cout <= FullAdder4Bit:U2.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U1
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U1|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U1|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U1|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U1|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U2
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U2|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U2|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U2|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U2|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD4|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5
A[0] => SHL8bits1:SHL1.A[0]
A[1] => SHL8bits1:SHL1.A[1]
A[2] => SHL8bits1:SHL1.A[2]
A[3] => SHL8bits1:SHL1.A[3]
A[4] => SHL8bits1:SHL1.A[4]
A[5] => SHL8bits1:SHL1.A[5]
A[6] => SHL8bits1:SHL1.A[6]
A[7] => SHL8bits1:SHL1.A[7]
B[0] => SHL8bits1:SHL1.B
B[1] => SHL8bits2:SHL2.B
B[2] => SHL8bits4:SHL4.B
S[0] <= SHL8bits4:SHL4.S[0]
S[1] <= SHL8bits4:SHL4.S[1]
S[2] <= SHL8bits4:SHL4.S[2]
S[3] <= SHL8bits4:SHL4.S[3]
S[4] <= SHL8bits4:SHL4.S[4]
S[5] <= SHL8bits4:SHL4.S[5]
S[6] <= SHL8bits4:SHL4.S[6]
S[7] <= SHL8bits4:SHL4.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits1:SHL1
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits1:SHL1|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits1:SHL1|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits1:SHL1|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits1:SHL1|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits1:SHL1|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits1:SHL1|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits1:SHL1|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits1:SHL1|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4
A[0] => SHL8bits2:SHL00.A[0]
A[1] => SHL8bits2:SHL00.A[1]
A[2] => SHL8bits2:SHL00.A[2]
A[3] => SHL8bits2:SHL00.A[3]
A[4] => SHL8bits2:SHL00.A[4]
A[5] => SHL8bits2:SHL00.A[5]
A[6] => SHL8bits2:SHL00.A[6]
A[7] => SHL8bits2:SHL00.A[7]
B => SHL8bits2:SHL00.B
B => SHL8bits2:SHL10.B
S[0] <= SHL8bits2:SHL10.S[0]
S[1] <= SHL8bits2:SHL10.S[1]
S[2] <= SHL8bits2:SHL10.S[2]
S[3] <= SHL8bits2:SHL10.S[3]
S[4] <= SHL8bits2:SHL10.S[4]
S[5] <= SHL8bits2:SHL10.S[5]
S[6] <= SHL8bits2:SHL10.S[6]
S[7] <= SHL8bits2:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5
A[0] => FullAdder4Bit:U1.A[0]
A[1] => FullAdder4Bit:U1.A[1]
A[2] => FullAdder4Bit:U1.A[2]
A[3] => FullAdder4Bit:U1.A[3]
A[4] => FullAdder4Bit:U2.A[0]
A[5] => FullAdder4Bit:U2.A[1]
A[6] => FullAdder4Bit:U2.A[2]
A[7] => FullAdder4Bit:U2.A[3]
B[0] => FullAdder4Bit:U1.B[0]
B[1] => FullAdder4Bit:U1.B[1]
B[2] => FullAdder4Bit:U1.B[2]
B[3] => FullAdder4Bit:U1.B[3]
B[4] => FullAdder4Bit:U2.B[0]
B[5] => FullAdder4Bit:U2.B[1]
B[6] => FullAdder4Bit:U2.B[2]
B[7] => FullAdder4Bit:U2.B[3]
Cin => FullAdder4Bit:U1.Cin
Sum[0] <= FullAdder4Bit:U1.Sum[0]
Sum[1] <= FullAdder4Bit:U1.Sum[1]
Sum[2] <= FullAdder4Bit:U1.Sum[2]
Sum[3] <= FullAdder4Bit:U1.Sum[3]
Sum[4] <= FullAdder4Bit:U2.Sum[0]
Sum[5] <= FullAdder4Bit:U2.Sum[1]
Sum[6] <= FullAdder4Bit:U2.Sum[2]
Sum[7] <= FullAdder4Bit:U2.Sum[3]
Cout <= FullAdder4Bit:U2.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U1
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U1|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U1|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U1|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U1|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U2
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U2|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U2|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U2|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U2|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD5|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6
A[0] => SHL8bits1:SHL1.A[0]
A[1] => SHL8bits1:SHL1.A[1]
A[2] => SHL8bits1:SHL1.A[2]
A[3] => SHL8bits1:SHL1.A[3]
A[4] => SHL8bits1:SHL1.A[4]
A[5] => SHL8bits1:SHL1.A[5]
A[6] => SHL8bits1:SHL1.A[6]
A[7] => SHL8bits1:SHL1.A[7]
B[0] => SHL8bits1:SHL1.B
B[1] => SHL8bits2:SHL2.B
B[2] => SHL8bits4:SHL4.B
S[0] <= SHL8bits4:SHL4.S[0]
S[1] <= SHL8bits4:SHL4.S[1]
S[2] <= SHL8bits4:SHL4.S[2]
S[3] <= SHL8bits4:SHL4.S[3]
S[4] <= SHL8bits4:SHL4.S[4]
S[5] <= SHL8bits4:SHL4.S[5]
S[6] <= SHL8bits4:SHL4.S[6]
S[7] <= SHL8bits4:SHL4.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits1:SHL1
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits1:SHL1|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits1:SHL1|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits1:SHL1|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits1:SHL1|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits1:SHL1|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits1:SHL1|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits1:SHL1|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits1:SHL1|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4
A[0] => SHL8bits2:SHL00.A[0]
A[1] => SHL8bits2:SHL00.A[1]
A[2] => SHL8bits2:SHL00.A[2]
A[3] => SHL8bits2:SHL00.A[3]
A[4] => SHL8bits2:SHL00.A[4]
A[5] => SHL8bits2:SHL00.A[5]
A[6] => SHL8bits2:SHL00.A[6]
A[7] => SHL8bits2:SHL00.A[7]
B => SHL8bits2:SHL00.B
B => SHL8bits2:SHL10.B
S[0] <= SHL8bits2:SHL10.S[0]
S[1] <= SHL8bits2:SHL10.S[1]
S[2] <= SHL8bits2:SHL10.S[2]
S[3] <= SHL8bits2:SHL10.S[3]
S[4] <= SHL8bits2:SHL10.S[4]
S[5] <= SHL8bits2:SHL10.S[5]
S[6] <= SHL8bits2:SHL10.S[6]
S[7] <= SHL8bits2:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6
A[0] => FullAdder4Bit:U1.A[0]
A[1] => FullAdder4Bit:U1.A[1]
A[2] => FullAdder4Bit:U1.A[2]
A[3] => FullAdder4Bit:U1.A[3]
A[4] => FullAdder4Bit:U2.A[0]
A[5] => FullAdder4Bit:U2.A[1]
A[6] => FullAdder4Bit:U2.A[2]
A[7] => FullAdder4Bit:U2.A[3]
B[0] => FullAdder4Bit:U1.B[0]
B[1] => FullAdder4Bit:U1.B[1]
B[2] => FullAdder4Bit:U1.B[2]
B[3] => FullAdder4Bit:U1.B[3]
B[4] => FullAdder4Bit:U2.B[0]
B[5] => FullAdder4Bit:U2.B[1]
B[6] => FullAdder4Bit:U2.B[2]
B[7] => FullAdder4Bit:U2.B[3]
Cin => FullAdder4Bit:U1.Cin
Sum[0] <= FullAdder4Bit:U1.Sum[0]
Sum[1] <= FullAdder4Bit:U1.Sum[1]
Sum[2] <= FullAdder4Bit:U1.Sum[2]
Sum[3] <= FullAdder4Bit:U1.Sum[3]
Sum[4] <= FullAdder4Bit:U2.Sum[0]
Sum[5] <= FullAdder4Bit:U2.Sum[1]
Sum[6] <= FullAdder4Bit:U2.Sum[2]
Sum[7] <= FullAdder4Bit:U2.Sum[3]
Cout <= FullAdder4Bit:U2.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U1
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U1|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U1|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U1|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U1|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U2
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U2|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U2|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U2|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U2|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD6|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7
A[0] => SHL8bits1:SHL1.A[0]
A[1] => SHL8bits1:SHL1.A[1]
A[2] => SHL8bits1:SHL1.A[2]
A[3] => SHL8bits1:SHL1.A[3]
A[4] => SHL8bits1:SHL1.A[4]
A[5] => SHL8bits1:SHL1.A[5]
A[6] => SHL8bits1:SHL1.A[6]
A[7] => SHL8bits1:SHL1.A[7]
B[0] => SHL8bits1:SHL1.B
B[1] => SHL8bits2:SHL2.B
B[2] => SHL8bits4:SHL4.B
S[0] <= SHL8bits4:SHL4.S[0]
S[1] <= SHL8bits4:SHL4.S[1]
S[2] <= SHL8bits4:SHL4.S[2]
S[3] <= SHL8bits4:SHL4.S[3]
S[4] <= SHL8bits4:SHL4.S[4]
S[5] <= SHL8bits4:SHL4.S[5]
S[6] <= SHL8bits4:SHL4.S[6]
S[7] <= SHL8bits4:SHL4.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits1:SHL1
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits1:SHL1|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits1:SHL1|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits1:SHL1|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits1:SHL1|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits1:SHL1|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits1:SHL1|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits1:SHL1|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits1:SHL1|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4
A[0] => SHL8bits2:SHL00.A[0]
A[1] => SHL8bits2:SHL00.A[1]
A[2] => SHL8bits2:SHL00.A[2]
A[3] => SHL8bits2:SHL00.A[3]
A[4] => SHL8bits2:SHL00.A[4]
A[5] => SHL8bits2:SHL00.A[5]
A[6] => SHL8bits2:SHL00.A[6]
A[7] => SHL8bits2:SHL00.A[7]
B => SHL8bits2:SHL00.B
B => SHL8bits2:SHL10.B
S[0] <= SHL8bits2:SHL10.S[0]
S[1] <= SHL8bits2:SHL10.S[1]
S[2] <= SHL8bits2:SHL10.S[2]
S[3] <= SHL8bits2:SHL10.S[3]
S[4] <= SHL8bits2:SHL10.S[4]
S[5] <= SHL8bits2:SHL10.S[5]
S[6] <= SHL8bits2:SHL10.S[6]
S[7] <= SHL8bits2:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7
A[0] => FullAdder4Bit:U1.A[0]
A[1] => FullAdder4Bit:U1.A[1]
A[2] => FullAdder4Bit:U1.A[2]
A[3] => FullAdder4Bit:U1.A[3]
A[4] => FullAdder4Bit:U2.A[0]
A[5] => FullAdder4Bit:U2.A[1]
A[6] => FullAdder4Bit:U2.A[2]
A[7] => FullAdder4Bit:U2.A[3]
B[0] => FullAdder4Bit:U1.B[0]
B[1] => FullAdder4Bit:U1.B[1]
B[2] => FullAdder4Bit:U1.B[2]
B[3] => FullAdder4Bit:U1.B[3]
B[4] => FullAdder4Bit:U2.B[0]
B[5] => FullAdder4Bit:U2.B[1]
B[6] => FullAdder4Bit:U2.B[2]
B[7] => FullAdder4Bit:U2.B[3]
Cin => FullAdder4Bit:U1.Cin
Sum[0] <= FullAdder4Bit:U1.Sum[0]
Sum[1] <= FullAdder4Bit:U1.Sum[1]
Sum[2] <= FullAdder4Bit:U1.Sum[2]
Sum[3] <= FullAdder4Bit:U1.Sum[3]
Sum[4] <= FullAdder4Bit:U2.Sum[0]
Sum[5] <= FullAdder4Bit:U2.Sum[1]
Sum[6] <= FullAdder4Bit:U2.Sum[2]
Sum[7] <= FullAdder4Bit:U2.Sum[3]
Cout <= FullAdder4Bit:U2.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U1
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U1|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U1|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U1|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U1|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U1|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U1|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U1|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U2
A[0] => FullAdder1Bit:U1.A
A[1] => FullAdder1Bit:U2.A
A[2] => FullAdder1Bit:U3.A
A[3] => FullAdder1Bit:U4.A
B[0] => FullAdder1Bit:U1.B
B[1] => FullAdder1Bit:U2.B
B[2] => FullAdder1Bit:U3.B
B[3] => FullAdder1Bit:U4.B
Cin => FullAdder1Bit:U1.Cin
Sum[0] <= FullAdder1Bit:U1.Sum
Sum[1] <= FullAdder1Bit:U2.Sum
Sum[2] <= FullAdder1Bit:U3.Sum
Sum[3] <= FullAdder1Bit:U4.Sum
Cout <= FullAdder1Bit:U4.Cout


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U2|FullAdder1Bit:U1
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U2|FullAdder1Bit:U1|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U2|FullAdder1Bit:U2
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U2|FullAdder1Bit:U2|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U2|FullAdder1Bit:U3
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U2|FullAdder1Bit:U3|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U2|FullAdder1Bit:U4
A => halfAdder:HalfAdder1.A
B => halfAdder:HalfAdder1.B
Cin => halfAdder:HalfAdder2.B
Sum <= halfAdder:HalfAdder2.Sum
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder1
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7|FullAdder4Bit:U2|FullAdder1Bit:U4|halfAdder:HalfAdder2
A => Sum.IN0
A => CarryOut.IN0
B => Sum.IN1
B => CarryOut.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6
A[0] => SHL8bits1:SHL1.A[0]
A[1] => SHL8bits1:SHL1.A[1]
A[2] => SHL8bits1:SHL1.A[2]
A[3] => SHL8bits1:SHL1.A[3]
A[4] => SHL8bits1:SHL1.A[4]
A[5] => SHL8bits1:SHL1.A[5]
A[6] => SHL8bits1:SHL1.A[6]
A[7] => SHL8bits1:SHL1.A[7]
B[0] => SHL8bits1:SHL1.B
B[1] => SHL8bits2:SHL2.B
B[2] => SHL8bits4:SHL4.B
S[0] <= SHL8bits4:SHL4.S[0]
S[1] <= SHL8bits4:SHL4.S[1]
S[2] <= SHL8bits4:SHL4.S[2]
S[3] <= SHL8bits4:SHL4.S[3]
S[4] <= SHL8bits4:SHL4.S[4]
S[5] <= SHL8bits4:SHL4.S[5]
S[6] <= SHL8bits4:SHL4.S[6]
S[7] <= SHL8bits4:SHL4.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits1:SHL1
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits1:SHL1|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits1:SHL1|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits1:SHL1|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits1:SHL1|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits1:SHL1|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits1:SHL1|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits1:SHL1|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits1:SHL1|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4
A[0] => SHL8bits2:SHL00.A[0]
A[1] => SHL8bits2:SHL00.A[1]
A[2] => SHL8bits2:SHL00.A[2]
A[3] => SHL8bits2:SHL00.A[3]
A[4] => SHL8bits2:SHL00.A[4]
A[5] => SHL8bits2:SHL00.A[5]
A[6] => SHL8bits2:SHL00.A[6]
A[7] => SHL8bits2:SHL00.A[7]
B => SHL8bits2:SHL00.B
B => SHL8bits2:SHL10.B
S[0] <= SHL8bits2:SHL10.S[0]
S[1] <= SHL8bits2:SHL10.S[1]
S[2] <= SHL8bits2:SHL10.S[2]
S[3] <= SHL8bits2:SHL10.S[3]
S[4] <= SHL8bits2:SHL10.S[4]
S[5] <= SHL8bits2:SHL10.S[5]
S[6] <= SHL8bits2:SHL10.S[6]
S[7] <= SHL8bits2:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHL8bitsBarrel:U6|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7
A[0] => SWA:inv1.a[7]
A[1] => SWA:inv1.a[6]
A[2] => SWA:inv1.a[5]
A[3] => SWA:inv1.a[4]
A[4] => SWA:inv1.a[3]
A[5] => SWA:inv1.a[2]
A[6] => SWA:inv1.a[1]
A[7] => SWA:inv1.a[0]
B[0] => SHL8bitsBarrel:SHL.B[0]
B[1] => SHL8bitsBarrel:SHL.B[1]
B[2] => SHL8bitsBarrel:SHL.B[2]
S[0] <= SWA:inv2.x[7]
S[1] <= SWA:inv2.x[6]
S[2] <= SWA:inv2.x[5]
S[3] <= SWA:inv2.x[4]
S[4] <= SWA:inv2.x[3]
S[5] <= SWA:inv2.x[2]
S[6] <= SWA:inv2.x[1]
S[7] <= SWA:inv2.x[0]


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SWA:inv1
a[7] => x[0].DATAIN
a[6] => x[1].DATAIN
a[5] => x[2].DATAIN
a[4] => x[3].DATAIN
a[3] => x[4].DATAIN
a[2] => x[5].DATAIN
a[1] => x[6].DATAIN
a[0] => x[7].DATAIN
x[7] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
x[0] <= a[7].DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL
A[0] => SHL8bits1:SHL1.A[0]
A[1] => SHL8bits1:SHL1.A[1]
A[2] => SHL8bits1:SHL1.A[2]
A[3] => SHL8bits1:SHL1.A[3]
A[4] => SHL8bits1:SHL1.A[4]
A[5] => SHL8bits1:SHL1.A[5]
A[6] => SHL8bits1:SHL1.A[6]
A[7] => SHL8bits1:SHL1.A[7]
B[0] => SHL8bits1:SHL1.B
B[1] => SHL8bits2:SHL2.B
B[2] => SHL8bits4:SHL4.B
S[0] <= SHL8bits4:SHL4.S[0]
S[1] <= SHL8bits4:SHL4.S[1]
S[2] <= SHL8bits4:SHL4.S[2]
S[3] <= SHL8bits4:SHL4.S[3]
S[4] <= SHL8bits4:SHL4.S[4]
S[5] <= SHL8bits4:SHL4.S[5]
S[6] <= SHL8bits4:SHL4.S[6]
S[7] <= SHL8bits4:SHL4.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits1:SHL1
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits1:SHL1|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits1:SHL1|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits1:SHL1|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits1:SHL1|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits1:SHL1|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits1:SHL1|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits1:SHL1|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits1:SHL1|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits2:SHL2|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4
A[0] => SHL8bits2:SHL00.A[0]
A[1] => SHL8bits2:SHL00.A[1]
A[2] => SHL8bits2:SHL00.A[2]
A[3] => SHL8bits2:SHL00.A[3]
A[4] => SHL8bits2:SHL00.A[4]
A[5] => SHL8bits2:SHL00.A[5]
A[6] => SHL8bits2:SHL00.A[6]
A[7] => SHL8bits2:SHL00.A[7]
B => SHL8bits2:SHL00.B
B => SHL8bits2:SHL10.B
S[0] <= SHL8bits2:SHL10.S[0]
S[1] <= SHL8bits2:SHL10.S[1]
S[2] <= SHL8bits2:SHL10.S[2]
S[3] <= SHL8bits2:SHL10.S[3]
S[4] <= SHL8bits2:SHL10.S[4]
S[5] <= SHL8bits2:SHL10.S[5]
S[6] <= SHL8bits2:SHL10.S[6]
S[7] <= SHL8bits2:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL00|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10
A[0] => SHL8bits1:SHL00.A[0]
A[1] => SHL8bits1:SHL00.A[1]
A[2] => SHL8bits1:SHL00.A[2]
A[3] => SHL8bits1:SHL00.A[3]
A[4] => SHL8bits1:SHL00.A[4]
A[5] => SHL8bits1:SHL00.A[5]
A[6] => SHL8bits1:SHL00.A[6]
A[7] => SHL8bits1:SHL00.A[7]
B => SHL8bits1:SHL00.B
B => SHL8bits1:SHL10.B
S[0] <= SHL8bits1:SHL10.S[0]
S[1] <= SHL8bits1:SHL10.S[1]
S[2] <= SHL8bits1:SHL10.S[2]
S[3] <= SHL8bits1:SHL10.S[3]
S[4] <= SHL8bits1:SHL10.S[4]
S[5] <= SHL8bits1:SHL10.S[5]
S[6] <= SHL8bits1:SHL10.S[6]
S[7] <= SHL8bits1:SHL10.S[7]


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL00|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10
A[0] => Multiplexador1Bit:M0.I0
A[0] => Multiplexador1Bit:M1.I1
A[1] => Multiplexador1Bit:M1.I0
A[1] => Multiplexador1Bit:M2.I1
A[2] => Multiplexador1Bit:M2.I0
A[2] => Multiplexador1Bit:M3.I1
A[3] => Multiplexador1Bit:M3.I0
A[3] => Multiplexador1Bit:M4.I1
A[4] => Multiplexador1Bit:M4.I0
A[4] => Multiplexador1Bit:M5.I1
A[5] => Multiplexador1Bit:M5.I0
A[5] => Multiplexador1Bit:M6.I1
A[6] => Multiplexador1Bit:M6.I0
A[6] => Multiplexador1Bit:M7.I1
A[7] => Multiplexador1Bit:M7.I0
B => Multiplexador1Bit:M0.S
B => Multiplexador1Bit:M1.S
B => Multiplexador1Bit:M2.S
B => Multiplexador1Bit:M3.S
B => Multiplexador1Bit:M4.S
B => Multiplexador1Bit:M5.S
B => Multiplexador1Bit:M6.S
B => Multiplexador1Bit:M7.S
B => Multiplexador1Bit:M0.I1
S[0] <= Multiplexador1Bit:M0.O
S[1] <= Multiplexador1Bit:M1.O
S[2] <= Multiplexador1Bit:M2.O
S[3] <= Multiplexador1Bit:M3.O
S[4] <= Multiplexador1Bit:M4.O
S[5] <= Multiplexador1Bit:M5.O
S[6] <= Multiplexador1Bit:M6.O
S[7] <= Multiplexador1Bit:M7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M0
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M1
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M2
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M3
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M4
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M5
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M6
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SHL8bitsBarrel:SHL|SHL8bits4:SHL4|SHL8bits2:SHL10|SHL8bits1:SHL10|Multiplexador1Bit:M7
I0 => O.IN0
I1 => O.IN0
S => O.IN1
S => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SHR8bitsBarrel:U7|SWA:inv2
a[7] => x[0].DATAIN
a[6] => x[1].DATAIN
a[5] => x[2].DATAIN
a[4] => x[3].DATAIN
a[3] => x[4].DATAIN
a[2] => x[5].DATAIN
a[1] => x[6].DATAIN
a[0] => x[7].DATAIN
x[7] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
x[0] <= a[7].DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SWP:U8
a[7] => x[3].DATAIN
a[6] => x[2].DATAIN
a[5] => x[1].DATAIN
a[4] => x[0].DATAIN
a[3] => x[7].DATAIN
a[2] => x[6].DATAIN
a[1] => x[5].DATAIN
a[0] => x[4].DATAIN
x[7] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
x[0] <= a[4].DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|SWA:U9
a[7] => x[0].DATAIN
a[6] => x[1].DATAIN
a[5] => x[2].DATAIN
a[4] => x[3].DATAIN
a[3] => x[4].DATAIN
a[2] => x[5].DATAIN
a[1] => x[6].DATAIN
a[0] => x[7].DATAIN
x[7] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
x[0] <= a[7].DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|portAND:U10
a[0] => w.IN0
a[1] => w.IN0
a[2] => w.IN0
a[3] => w.IN0
a[4] => w.IN0
a[5] => w.IN0
a[6] => w.IN0
a[7] => w.IN0
b[0] => w.IN1
b[1] => w.IN1
b[2] => w.IN1
b[3] => w.IN1
b[4] => w.IN1
b[5] => w.IN1
b[6] => w.IN1
b[7] => w.IN1
w[0] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= w.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|portOR:U11
a[0] => w.IN0
a[1] => w.IN0
a[2] => w.IN0
a[3] => w.IN0
a[4] => w.IN0
a[5] => w.IN0
a[6] => w.IN0
a[7] => w.IN0
b[0] => w.IN1
b[1] => w.IN1
b[2] => w.IN1
b[3] => w.IN1
b[4] => w.IN1
b[5] => w.IN1
b[6] => w.IN1
b[7] => w.IN1
w[0] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= w.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|portXOR:U12
a[0] => w.IN0
a[1] => w.IN0
a[2] => w.IN0
a[3] => w.IN0
a[4] => w.IN0
a[5] => w.IN0
a[6] => w.IN0
a[7] => w.IN0
b[0] => w.IN1
b[1] => w.IN1
b[2] => w.IN1
b[3] => w.IN1
b[4] => w.IN1
b[5] => w.IN1
b[6] => w.IN1
b[7] => w.IN1
w[0] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= w.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|portNOT:U13
a[0] => w[0].DATAIN
a[1] => w[1].DATAIN
a[2] => w[2].DATAIN
a[3] => w[3].DATAIN
a[4] => w[4].DATAIN
a[5] => w[5].DATAIN
a[6] => w[6].DATAIN
a[7] => w[7].DATAIN
w[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
w[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
w[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
w[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
w[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
w[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
w[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
w[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16
I0[0] => Multiplexer16To1:MUX0.I[0]
I0[1] => Multiplexer16To1:MUX1.I[0]
I0[2] => Multiplexer16To1:MUX2.I[0]
I0[3] => Multiplexer16To1:MUX3.I[0]
I0[4] => Multiplexer16To1:MUX4.I[0]
I0[5] => Multiplexer16To1:MUX5.I[0]
I0[6] => Multiplexer16To1:MUX6.I[0]
I0[7] => Multiplexer16To1:MUX7.I[0]
I1[0] => Multiplexer16To1:MUX0.I[1]
I1[1] => Multiplexer16To1:MUX1.I[1]
I1[2] => Multiplexer16To1:MUX2.I[1]
I1[3] => Multiplexer16To1:MUX3.I[1]
I1[4] => Multiplexer16To1:MUX4.I[1]
I1[5] => Multiplexer16To1:MUX5.I[1]
I1[6] => Multiplexer16To1:MUX6.I[1]
I1[7] => Multiplexer16To1:MUX7.I[1]
I2[0] => Multiplexer16To1:MUX0.I[2]
I2[1] => Multiplexer16To1:MUX1.I[2]
I2[2] => Multiplexer16To1:MUX2.I[2]
I2[3] => Multiplexer16To1:MUX3.I[2]
I2[4] => Multiplexer16To1:MUX4.I[2]
I2[5] => Multiplexer16To1:MUX5.I[2]
I2[6] => Multiplexer16To1:MUX6.I[2]
I2[7] => Multiplexer16To1:MUX7.I[2]
I3[0] => Multiplexer16To1:MUX0.I[3]
I3[1] => Multiplexer16To1:MUX1.I[3]
I3[2] => Multiplexer16To1:MUX2.I[3]
I3[3] => Multiplexer16To1:MUX3.I[3]
I3[4] => Multiplexer16To1:MUX4.I[3]
I3[5] => Multiplexer16To1:MUX5.I[3]
I3[6] => Multiplexer16To1:MUX6.I[3]
I3[7] => Multiplexer16To1:MUX7.I[3]
I4[0] => Multiplexer16To1:MUX0.I[4]
I4[1] => Multiplexer16To1:MUX1.I[4]
I4[2] => Multiplexer16To1:MUX2.I[4]
I4[3] => Multiplexer16To1:MUX3.I[4]
I4[4] => Multiplexer16To1:MUX4.I[4]
I4[5] => Multiplexer16To1:MUX5.I[4]
I4[6] => Multiplexer16To1:MUX6.I[4]
I4[7] => Multiplexer16To1:MUX7.I[4]
I5[0] => Multiplexer16To1:MUX0.I[5]
I5[1] => Multiplexer16To1:MUX1.I[5]
I5[2] => Multiplexer16To1:MUX2.I[5]
I5[3] => Multiplexer16To1:MUX3.I[5]
I5[4] => Multiplexer16To1:MUX4.I[5]
I5[5] => Multiplexer16To1:MUX5.I[5]
I5[6] => Multiplexer16To1:MUX6.I[5]
I5[7] => Multiplexer16To1:MUX7.I[5]
I6[0] => Multiplexer16To1:MUX0.I[6]
I6[1] => Multiplexer16To1:MUX1.I[6]
I6[2] => Multiplexer16To1:MUX2.I[6]
I6[3] => Multiplexer16To1:MUX3.I[6]
I6[4] => Multiplexer16To1:MUX4.I[6]
I6[5] => Multiplexer16To1:MUX5.I[6]
I6[6] => Multiplexer16To1:MUX6.I[6]
I6[7] => Multiplexer16To1:MUX7.I[6]
I7[0] => Multiplexer16To1:MUX0.I[7]
I7[1] => Multiplexer16To1:MUX1.I[7]
I7[2] => Multiplexer16To1:MUX2.I[7]
I7[3] => Multiplexer16To1:MUX3.I[7]
I7[4] => Multiplexer16To1:MUX4.I[7]
I7[5] => Multiplexer16To1:MUX5.I[7]
I7[6] => Multiplexer16To1:MUX6.I[7]
I7[7] => Multiplexer16To1:MUX7.I[7]
I8[0] => Multiplexer16To1:MUX0.I[8]
I8[1] => Multiplexer16To1:MUX1.I[8]
I8[2] => Multiplexer16To1:MUX2.I[8]
I8[3] => Multiplexer16To1:MUX3.I[8]
I8[4] => Multiplexer16To1:MUX4.I[8]
I8[5] => Multiplexer16To1:MUX5.I[8]
I8[6] => Multiplexer16To1:MUX6.I[8]
I8[7] => Multiplexer16To1:MUX7.I[8]
I9[0] => Multiplexer16To1:MUX0.I[9]
I9[1] => Multiplexer16To1:MUX1.I[9]
I9[2] => Multiplexer16To1:MUX2.I[9]
I9[3] => Multiplexer16To1:MUX3.I[9]
I9[4] => Multiplexer16To1:MUX4.I[9]
I9[5] => Multiplexer16To1:MUX5.I[9]
I9[6] => Multiplexer16To1:MUX6.I[9]
I9[7] => Multiplexer16To1:MUX7.I[9]
I10[0] => Multiplexer16To1:MUX0.I[10]
I10[1] => Multiplexer16To1:MUX1.I[10]
I10[2] => Multiplexer16To1:MUX2.I[10]
I10[3] => Multiplexer16To1:MUX3.I[10]
I10[4] => Multiplexer16To1:MUX4.I[10]
I10[5] => Multiplexer16To1:MUX5.I[10]
I10[6] => Multiplexer16To1:MUX6.I[10]
I10[7] => Multiplexer16To1:MUX7.I[10]
I11[0] => Multiplexer16To1:MUX0.I[11]
I11[1] => Multiplexer16To1:MUX1.I[11]
I11[2] => Multiplexer16To1:MUX2.I[11]
I11[3] => Multiplexer16To1:MUX3.I[11]
I11[4] => Multiplexer16To1:MUX4.I[11]
I11[5] => Multiplexer16To1:MUX5.I[11]
I11[6] => Multiplexer16To1:MUX6.I[11]
I11[7] => Multiplexer16To1:MUX7.I[11]
I12[0] => Multiplexer16To1:MUX0.I[12]
I12[1] => Multiplexer16To1:MUX1.I[12]
I12[2] => Multiplexer16To1:MUX2.I[12]
I12[3] => Multiplexer16To1:MUX3.I[12]
I12[4] => Multiplexer16To1:MUX4.I[12]
I12[5] => Multiplexer16To1:MUX5.I[12]
I12[6] => Multiplexer16To1:MUX6.I[12]
I12[7] => Multiplexer16To1:MUX7.I[12]
I13[0] => Multiplexer16To1:MUX0.I[13]
I13[1] => Multiplexer16To1:MUX1.I[13]
I13[2] => Multiplexer16To1:MUX2.I[13]
I13[3] => Multiplexer16To1:MUX3.I[13]
I13[4] => Multiplexer16To1:MUX4.I[13]
I13[5] => Multiplexer16To1:MUX5.I[13]
I13[6] => Multiplexer16To1:MUX6.I[13]
I13[7] => Multiplexer16To1:MUX7.I[13]
I14[0] => Multiplexer16To1:MUX0.I[14]
I14[1] => Multiplexer16To1:MUX1.I[14]
I14[2] => Multiplexer16To1:MUX2.I[14]
I14[3] => Multiplexer16To1:MUX3.I[14]
I14[4] => Multiplexer16To1:MUX4.I[14]
I14[5] => Multiplexer16To1:MUX5.I[14]
I14[6] => Multiplexer16To1:MUX6.I[14]
I14[7] => Multiplexer16To1:MUX7.I[14]
I15[0] => Multiplexer16To1:MUX0.I[15]
I15[1] => Multiplexer16To1:MUX1.I[15]
I15[2] => Multiplexer16To1:MUX2.I[15]
I15[3] => Multiplexer16To1:MUX3.I[15]
I15[4] => Multiplexer16To1:MUX4.I[15]
I15[5] => Multiplexer16To1:MUX5.I[15]
I15[6] => Multiplexer16To1:MUX6.I[15]
I15[7] => Multiplexer16To1:MUX7.I[15]
S[0] => Multiplexer16To1:MUX0.S[0]
S[0] => Multiplexer16To1:MUX1.S[0]
S[0] => Multiplexer16To1:MUX2.S[0]
S[0] => Multiplexer16To1:MUX3.S[0]
S[0] => Multiplexer16To1:MUX4.S[0]
S[0] => Multiplexer16To1:MUX5.S[0]
S[0] => Multiplexer16To1:MUX6.S[0]
S[0] => Multiplexer16To1:MUX7.S[0]
S[1] => Multiplexer16To1:MUX0.S[1]
S[1] => Multiplexer16To1:MUX1.S[1]
S[1] => Multiplexer16To1:MUX2.S[1]
S[1] => Multiplexer16To1:MUX3.S[1]
S[1] => Multiplexer16To1:MUX4.S[1]
S[1] => Multiplexer16To1:MUX5.S[1]
S[1] => Multiplexer16To1:MUX6.S[1]
S[1] => Multiplexer16To1:MUX7.S[1]
S[2] => Multiplexer16To1:MUX0.S[2]
S[2] => Multiplexer16To1:MUX1.S[2]
S[2] => Multiplexer16To1:MUX2.S[2]
S[2] => Multiplexer16To1:MUX3.S[2]
S[2] => Multiplexer16To1:MUX4.S[2]
S[2] => Multiplexer16To1:MUX5.S[2]
S[2] => Multiplexer16To1:MUX6.S[2]
S[2] => Multiplexer16To1:MUX7.S[2]
S[3] => Multiplexer16To1:MUX0.S[3]
S[3] => Multiplexer16To1:MUX1.S[3]
S[3] => Multiplexer16To1:MUX2.S[3]
S[3] => Multiplexer16To1:MUX3.S[3]
S[3] => Multiplexer16To1:MUX4.S[3]
S[3] => Multiplexer16To1:MUX5.S[3]
S[3] => Multiplexer16To1:MUX6.S[3]
S[3] => Multiplexer16To1:MUX7.S[3]
O[0] <= Multiplexer16To1:MUX0.O
O[1] <= Multiplexer16To1:MUX1.O
O[2] <= Multiplexer16To1:MUX2.O
O[3] <= Multiplexer16To1:MUX3.O
O[4] <= Multiplexer16To1:MUX4.O
O[5] <= Multiplexer16To1:MUX5.O
O[6] <= Multiplexer16To1:MUX6.O
O[7] <= Multiplexer16To1:MUX7.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0
I[0] => MUX8:MUX1.I[0]
I[1] => MUX8:MUX1.I[1]
I[2] => MUX8:MUX1.I[2]
I[3] => MUX8:MUX1.I[3]
I[4] => MUX8:MUX1.I[4]
I[5] => MUX8:MUX1.I[5]
I[6] => MUX8:MUX1.I[6]
I[7] => MUX8:MUX1.I[7]
I[8] => MUX8:MUX2.I[0]
I[9] => MUX8:MUX2.I[1]
I[10] => MUX8:MUX2.I[2]
I[11] => MUX8:MUX2.I[3]
I[12] => MUX8:MUX2.I[4]
I[13] => MUX8:MUX2.I[5]
I[14] => MUX8:MUX2.I[6]
I[15] => MUX8:MUX2.I[7]
S[0] => MUX8:MUX1.S[0]
S[0] => MUX8:MUX2.S[0]
S[1] => MUX8:MUX1.S[1]
S[1] => MUX8:MUX2.S[1]
S[2] => MUX8:MUX1.S[2]
S[2] => MUX8:MUX2.S[2]
S[3] => MUX8:MUXoutput.S[2]
S[3] => MUX8:MUXoutput.S[1]
S[3] => MUX8:MUXoutput.S[0]
O <= MUX8:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUX1
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUX1|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUX1|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUX1|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUX2
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUX2|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUX2|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUX2|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUXoutput
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUXoutput|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUXoutput|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUXoutput|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX1
I[0] => MUX8:MUX1.I[0]
I[1] => MUX8:MUX1.I[1]
I[2] => MUX8:MUX1.I[2]
I[3] => MUX8:MUX1.I[3]
I[4] => MUX8:MUX1.I[4]
I[5] => MUX8:MUX1.I[5]
I[6] => MUX8:MUX1.I[6]
I[7] => MUX8:MUX1.I[7]
I[8] => MUX8:MUX2.I[0]
I[9] => MUX8:MUX2.I[1]
I[10] => MUX8:MUX2.I[2]
I[11] => MUX8:MUX2.I[3]
I[12] => MUX8:MUX2.I[4]
I[13] => MUX8:MUX2.I[5]
I[14] => MUX8:MUX2.I[6]
I[15] => MUX8:MUX2.I[7]
S[0] => MUX8:MUX1.S[0]
S[0] => MUX8:MUX2.S[0]
S[1] => MUX8:MUX1.S[1]
S[1] => MUX8:MUX2.S[1]
S[2] => MUX8:MUX1.S[2]
S[2] => MUX8:MUX2.S[2]
S[3] => MUX8:MUXoutput.S[2]
S[3] => MUX8:MUXoutput.S[1]
S[3] => MUX8:MUXoutput.S[0]
O <= MUX8:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX1|MUX8:MUX1
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX1|MUX8:MUX1|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX1|MUX8:MUX1|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX1|MUX8:MUX1|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX1|MUX8:MUX2
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX1|MUX8:MUX2|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX1|MUX8:MUX2|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX1|MUX8:MUX2|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX1|MUX8:MUXoutput
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX1|MUX8:MUXoutput|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX1|MUX8:MUXoutput|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX1|MUX8:MUXoutput|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX2
I[0] => MUX8:MUX1.I[0]
I[1] => MUX8:MUX1.I[1]
I[2] => MUX8:MUX1.I[2]
I[3] => MUX8:MUX1.I[3]
I[4] => MUX8:MUX1.I[4]
I[5] => MUX8:MUX1.I[5]
I[6] => MUX8:MUX1.I[6]
I[7] => MUX8:MUX1.I[7]
I[8] => MUX8:MUX2.I[0]
I[9] => MUX8:MUX2.I[1]
I[10] => MUX8:MUX2.I[2]
I[11] => MUX8:MUX2.I[3]
I[12] => MUX8:MUX2.I[4]
I[13] => MUX8:MUX2.I[5]
I[14] => MUX8:MUX2.I[6]
I[15] => MUX8:MUX2.I[7]
S[0] => MUX8:MUX1.S[0]
S[0] => MUX8:MUX2.S[0]
S[1] => MUX8:MUX1.S[1]
S[1] => MUX8:MUX2.S[1]
S[2] => MUX8:MUX1.S[2]
S[2] => MUX8:MUX2.S[2]
S[3] => MUX8:MUXoutput.S[2]
S[3] => MUX8:MUXoutput.S[1]
S[3] => MUX8:MUXoutput.S[0]
O <= MUX8:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX2|MUX8:MUX1
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX2|MUX8:MUX1|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX2|MUX8:MUX1|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX2|MUX8:MUX1|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX2|MUX8:MUX2
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX2|MUX8:MUX2|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX2|MUX8:MUX2|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX2|MUX8:MUX2|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX2|MUX8:MUXoutput
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX2|MUX8:MUXoutput|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX2|MUX8:MUXoutput|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX2|MUX8:MUXoutput|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX3
I[0] => MUX8:MUX1.I[0]
I[1] => MUX8:MUX1.I[1]
I[2] => MUX8:MUX1.I[2]
I[3] => MUX8:MUX1.I[3]
I[4] => MUX8:MUX1.I[4]
I[5] => MUX8:MUX1.I[5]
I[6] => MUX8:MUX1.I[6]
I[7] => MUX8:MUX1.I[7]
I[8] => MUX8:MUX2.I[0]
I[9] => MUX8:MUX2.I[1]
I[10] => MUX8:MUX2.I[2]
I[11] => MUX8:MUX2.I[3]
I[12] => MUX8:MUX2.I[4]
I[13] => MUX8:MUX2.I[5]
I[14] => MUX8:MUX2.I[6]
I[15] => MUX8:MUX2.I[7]
S[0] => MUX8:MUX1.S[0]
S[0] => MUX8:MUX2.S[0]
S[1] => MUX8:MUX1.S[1]
S[1] => MUX8:MUX2.S[1]
S[2] => MUX8:MUX1.S[2]
S[2] => MUX8:MUX2.S[2]
S[3] => MUX8:MUXoutput.S[2]
S[3] => MUX8:MUXoutput.S[1]
S[3] => MUX8:MUXoutput.S[0]
O <= MUX8:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX3|MUX8:MUX1
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX3|MUX8:MUX1|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX3|MUX8:MUX1|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX3|MUX8:MUX1|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX3|MUX8:MUX2
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX3|MUX8:MUX2|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX3|MUX8:MUX2|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX3|MUX8:MUX2|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX3|MUX8:MUXoutput
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX3|MUX8:MUXoutput|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX3|MUX8:MUXoutput|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX3|MUX8:MUXoutput|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX4
I[0] => MUX8:MUX1.I[0]
I[1] => MUX8:MUX1.I[1]
I[2] => MUX8:MUX1.I[2]
I[3] => MUX8:MUX1.I[3]
I[4] => MUX8:MUX1.I[4]
I[5] => MUX8:MUX1.I[5]
I[6] => MUX8:MUX1.I[6]
I[7] => MUX8:MUX1.I[7]
I[8] => MUX8:MUX2.I[0]
I[9] => MUX8:MUX2.I[1]
I[10] => MUX8:MUX2.I[2]
I[11] => MUX8:MUX2.I[3]
I[12] => MUX8:MUX2.I[4]
I[13] => MUX8:MUX2.I[5]
I[14] => MUX8:MUX2.I[6]
I[15] => MUX8:MUX2.I[7]
S[0] => MUX8:MUX1.S[0]
S[0] => MUX8:MUX2.S[0]
S[1] => MUX8:MUX1.S[1]
S[1] => MUX8:MUX2.S[1]
S[2] => MUX8:MUX1.S[2]
S[2] => MUX8:MUX2.S[2]
S[3] => MUX8:MUXoutput.S[2]
S[3] => MUX8:MUXoutput.S[1]
S[3] => MUX8:MUXoutput.S[0]
O <= MUX8:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX4|MUX8:MUX1
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX4|MUX8:MUX1|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX4|MUX8:MUX1|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX4|MUX8:MUX1|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX4|MUX8:MUX2
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX4|MUX8:MUX2|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX4|MUX8:MUX2|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX4|MUX8:MUX2|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX4|MUX8:MUXoutput
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX4|MUX8:MUXoutput|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX4|MUX8:MUXoutput|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX4|MUX8:MUXoutput|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX5
I[0] => MUX8:MUX1.I[0]
I[1] => MUX8:MUX1.I[1]
I[2] => MUX8:MUX1.I[2]
I[3] => MUX8:MUX1.I[3]
I[4] => MUX8:MUX1.I[4]
I[5] => MUX8:MUX1.I[5]
I[6] => MUX8:MUX1.I[6]
I[7] => MUX8:MUX1.I[7]
I[8] => MUX8:MUX2.I[0]
I[9] => MUX8:MUX2.I[1]
I[10] => MUX8:MUX2.I[2]
I[11] => MUX8:MUX2.I[3]
I[12] => MUX8:MUX2.I[4]
I[13] => MUX8:MUX2.I[5]
I[14] => MUX8:MUX2.I[6]
I[15] => MUX8:MUX2.I[7]
S[0] => MUX8:MUX1.S[0]
S[0] => MUX8:MUX2.S[0]
S[1] => MUX8:MUX1.S[1]
S[1] => MUX8:MUX2.S[1]
S[2] => MUX8:MUX1.S[2]
S[2] => MUX8:MUX2.S[2]
S[3] => MUX8:MUXoutput.S[2]
S[3] => MUX8:MUXoutput.S[1]
S[3] => MUX8:MUXoutput.S[0]
O <= MUX8:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX5|MUX8:MUX1
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX5|MUX8:MUX1|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX5|MUX8:MUX1|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX5|MUX8:MUX1|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX5|MUX8:MUX2
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX5|MUX8:MUX2|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX5|MUX8:MUX2|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX5|MUX8:MUX2|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX5|MUX8:MUXoutput
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX5|MUX8:MUXoutput|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX5|MUX8:MUXoutput|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX5|MUX8:MUXoutput|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX6
I[0] => MUX8:MUX1.I[0]
I[1] => MUX8:MUX1.I[1]
I[2] => MUX8:MUX1.I[2]
I[3] => MUX8:MUX1.I[3]
I[4] => MUX8:MUX1.I[4]
I[5] => MUX8:MUX1.I[5]
I[6] => MUX8:MUX1.I[6]
I[7] => MUX8:MUX1.I[7]
I[8] => MUX8:MUX2.I[0]
I[9] => MUX8:MUX2.I[1]
I[10] => MUX8:MUX2.I[2]
I[11] => MUX8:MUX2.I[3]
I[12] => MUX8:MUX2.I[4]
I[13] => MUX8:MUX2.I[5]
I[14] => MUX8:MUX2.I[6]
I[15] => MUX8:MUX2.I[7]
S[0] => MUX8:MUX1.S[0]
S[0] => MUX8:MUX2.S[0]
S[1] => MUX8:MUX1.S[1]
S[1] => MUX8:MUX2.S[1]
S[2] => MUX8:MUX1.S[2]
S[2] => MUX8:MUX2.S[2]
S[3] => MUX8:MUXoutput.S[2]
S[3] => MUX8:MUXoutput.S[1]
S[3] => MUX8:MUXoutput.S[0]
O <= MUX8:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX6|MUX8:MUX1
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX6|MUX8:MUX1|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX6|MUX8:MUX1|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX6|MUX8:MUX1|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX6|MUX8:MUX2
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX6|MUX8:MUX2|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX6|MUX8:MUX2|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX6|MUX8:MUX2|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX6|MUX8:MUXoutput
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX6|MUX8:MUXoutput|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX6|MUX8:MUXoutput|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX6|MUX8:MUXoutput|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX7
I[0] => MUX8:MUX1.I[0]
I[1] => MUX8:MUX1.I[1]
I[2] => MUX8:MUX1.I[2]
I[3] => MUX8:MUX1.I[3]
I[4] => MUX8:MUX1.I[4]
I[5] => MUX8:MUX1.I[5]
I[6] => MUX8:MUX1.I[6]
I[7] => MUX8:MUX1.I[7]
I[8] => MUX8:MUX2.I[0]
I[9] => MUX8:MUX2.I[1]
I[10] => MUX8:MUX2.I[2]
I[11] => MUX8:MUX2.I[3]
I[12] => MUX8:MUX2.I[4]
I[13] => MUX8:MUX2.I[5]
I[14] => MUX8:MUX2.I[6]
I[15] => MUX8:MUX2.I[7]
S[0] => MUX8:MUX1.S[0]
S[0] => MUX8:MUX2.S[0]
S[1] => MUX8:MUX1.S[1]
S[1] => MUX8:MUX2.S[1]
S[2] => MUX8:MUX1.S[2]
S[2] => MUX8:MUX2.S[2]
S[3] => MUX8:MUXoutput.S[2]
S[3] => MUX8:MUXoutput.S[1]
S[3] => MUX8:MUXoutput.S[0]
O <= MUX8:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX7|MUX8:MUX1
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX7|MUX8:MUX1|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX7|MUX8:MUX1|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX7|MUX8:MUX1|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX7|MUX8:MUX2
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX7|MUX8:MUX2|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX7|MUX8:MUX2|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX7|MUX8:MUX2|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX7|MUX8:MUXoutput
I[0] => MUX4:MUX1.I[0]
I[1] => MUX4:MUX1.I[1]
I[2] => MUX4:MUX1.I[2]
I[3] => MUX4:MUX1.I[3]
I[4] => MUX4:MUX2.I[0]
I[5] => MUX4:MUX2.I[1]
I[6] => MUX4:MUX2.I[2]
I[7] => MUX4:MUX2.I[3]
S[0] => MUX4:MUX1.S[0]
S[0] => MUX4:MUX2.S[0]
S[1] => MUX4:MUX1.S[1]
S[1] => MUX4:MUX2.S[1]
S[2] => MUX4:MUXoutput.S[1]
S[2] => MUX4:MUXoutput.S[0]
O <= MUX4:MUXoutput.O


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX7|MUX8:MUXoutput|MUX4:MUX1
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX7|MUX8:MUXoutput|MUX4:MUX2
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX7|MUX8:MUXoutput|MUX4:MUXoutput
I[0] => O.IN0
I[1] => O.IN0
I[2] => O.IN0
I[3] => O.IN0
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[0] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
S[1] => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|bbcd:U2
SW[0] => binbcd:U4.sw[0]
SW[1] => binbcd:U4.sw[1]
SW[2] => binbcd:U4.sw[2]
SW[3] => binbcd:U4.sw[3]
SW[4] => binbcd:U4.sw[4]
SW[5] => binbcd:U4.sw[5]
SW[6] => binbcd:U4.sw[6]
SW[7] => binbcd:U4.sw[7]
HEX0[0] <= seg7:U1.H[0]
HEX0[1] <= seg7:U1.H[1]
HEX0[2] <= seg7:U1.H[2]
HEX0[3] <= seg7:U1.H[3]
HEX0[4] <= seg7:U1.H[4]
HEX0[5] <= seg7:U1.H[5]
HEX0[6] <= seg7:U1.H[6]
HEX1[0] <= seg7:U2.H[0]
HEX1[1] <= seg7:U2.H[1]
HEX1[2] <= seg7:U2.H[2]
HEX1[3] <= seg7:U2.H[3]
HEX1[4] <= seg7:U2.H[4]
HEX1[5] <= seg7:U2.H[5]
HEX1[6] <= seg7:U2.H[6]
HEX2[0] <= seg7:U3.H[0]
HEX2[1] <= seg7:U3.H[1]
HEX2[2] <= seg7:U3.H[2]
HEX2[3] <= seg7:U3.H[3]
HEX2[4] <= seg7:U3.H[4]
HEX2[5] <= seg7:U3.H[5]
HEX2[6] <= seg7:U3.H[6]


|Projeto02_ULA8Bits|bbcd:U2|seg7:U1
X[0] => H.IN0
X[0] => H.IN1
X[0] => H.IN0
X[0] => H.IN0
X[0] => H.IN0
X[0] => H.IN0
X[0] => H.IN0
X[0] => H.IN0
X[0] => H.IN0
X[1] => H.IN0
X[1] => H.IN1
X[1] => H.IN1
X[1] => H.IN0
X[1] => H.IN0
X[1] => H.IN1
X[1] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[3] => H.IN1
X[3] => H.IN1
X[3] => H.IN1
X[3] => H.IN1
H[0] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[1] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[2] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[3] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[4] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[5] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[6] <= H.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|bbcd:U2|seg7:U2
X[0] => H.IN0
X[0] => H.IN1
X[0] => H.IN0
X[0] => H.IN0
X[0] => H.IN0
X[0] => H.IN0
X[0] => H.IN0
X[0] => H.IN0
X[0] => H.IN0
X[1] => H.IN0
X[1] => H.IN1
X[1] => H.IN1
X[1] => H.IN0
X[1] => H.IN0
X[1] => H.IN1
X[1] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[3] => H.IN1
X[3] => H.IN1
X[3] => H.IN1
X[3] => H.IN1
H[0] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[1] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[2] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[3] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[4] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[5] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[6] <= H.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|bbcd:U2|seg7:U3
X[0] => H.IN0
X[0] => H.IN1
X[0] => H.IN0
X[0] => H.IN0
X[0] => H.IN0
X[0] => H.IN0
X[0] => H.IN0
X[0] => H.IN0
X[0] => H.IN0
X[1] => H.IN0
X[1] => H.IN1
X[1] => H.IN1
X[1] => H.IN0
X[1] => H.IN0
X[1] => H.IN1
X[1] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[2] => H.IN1
X[3] => H.IN1
X[3] => H.IN1
X[3] => H.IN1
X[3] => H.IN1
H[0] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[1] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[2] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[3] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[4] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[5] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[6] <= H.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|bbcd:U2|binbcd:U4
sw[0] => bcd[0].DATAIN
sw[1] => addc:U7.A[0]
sw[2] => addc:U5.A[0]
sw[3] => addc:U3.A[0]
sw[4] => addc:U2.A[0]
sw[5] => addc:U1.A[0]
sw[6] => addc:U1.A[1]
sw[7] => addc:U1.A[2]
bcd[0] <= sw[0].DB_MAX_OUTPUT_PORT_TYPE
bcd[1] <= addc:U7.S[0]
bcd[2] <= addc:U7.S[1]
bcd[3] <= addc:U7.S[2]
bcd[4] <= addc:U7.S[3]
bcd[5] <= addc:U6.S[0]
bcd[6] <= addc:U6.S[1]
bcd[7] <= addc:U6.S[2]
bcd[8] <= addc:U6.S[3]
bcd[9] <= addc:U4.S[3]
bcd[10] <= <GND>
bcd[11] <= <GND>


|Projeto02_ULA8Bits|bbcd:U2|binbcd:U4|addc:U1
A[0] => S.IN0
A[0] => S.IN0
A[0] => S.IN0
A[0] => S.IN1
A[0] => S.IN1
A[0] => S.IN0
A[0] => S.IN1
A[1] => S.IN0
A[1] => S.IN0
A[1] => S.IN1
A[1] => S.IN0
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN0
A[3] => S.IN1
A[3] => S.IN1
A[3] => S.IN1
A[3] => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|bbcd:U2|binbcd:U4|addc:U2
A[0] => S.IN0
A[0] => S.IN0
A[0] => S.IN0
A[0] => S.IN1
A[0] => S.IN1
A[0] => S.IN0
A[0] => S.IN1
A[1] => S.IN0
A[1] => S.IN0
A[1] => S.IN1
A[1] => S.IN0
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN0
A[3] => S.IN1
A[3] => S.IN1
A[3] => S.IN1
A[3] => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|bbcd:U2|binbcd:U4|addc:U3
A[0] => S.IN0
A[0] => S.IN0
A[0] => S.IN0
A[0] => S.IN1
A[0] => S.IN1
A[0] => S.IN0
A[0] => S.IN1
A[1] => S.IN0
A[1] => S.IN0
A[1] => S.IN1
A[1] => S.IN0
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN0
A[3] => S.IN1
A[3] => S.IN1
A[3] => S.IN1
A[3] => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|bbcd:U2|binbcd:U4|addc:U4
A[0] => S.IN0
A[0] => S.IN0
A[0] => S.IN0
A[0] => S.IN1
A[0] => S.IN1
A[0] => S.IN0
A[0] => S.IN1
A[1] => S.IN0
A[1] => S.IN0
A[1] => S.IN1
A[1] => S.IN0
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN0
A[3] => S.IN1
A[3] => S.IN1
A[3] => S.IN1
A[3] => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|bbcd:U2|binbcd:U4|addc:U5
A[0] => S.IN0
A[0] => S.IN0
A[0] => S.IN0
A[0] => S.IN1
A[0] => S.IN1
A[0] => S.IN0
A[0] => S.IN1
A[1] => S.IN0
A[1] => S.IN0
A[1] => S.IN1
A[1] => S.IN0
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN0
A[3] => S.IN1
A[3] => S.IN1
A[3] => S.IN1
A[3] => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|bbcd:U2|binbcd:U4|addc:U6
A[0] => S.IN0
A[0] => S.IN0
A[0] => S.IN0
A[0] => S.IN1
A[0] => S.IN1
A[0] => S.IN0
A[0] => S.IN1
A[1] => S.IN0
A[1] => S.IN0
A[1] => S.IN1
A[1] => S.IN0
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN0
A[3] => S.IN1
A[3] => S.IN1
A[3] => S.IN1
A[3] => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE


|Projeto02_ULA8Bits|bbcd:U2|binbcd:U4|addc:U7
A[0] => S.IN0
A[0] => S.IN0
A[0] => S.IN0
A[0] => S.IN1
A[0] => S.IN1
A[0] => S.IN0
A[0] => S.IN1
A[1] => S.IN0
A[1] => S.IN0
A[1] => S.IN1
A[1] => S.IN0
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN1
A[2] => S.IN0
A[3] => S.IN1
A[3] => S.IN1
A[3] => S.IN1
A[3] => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE


