Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd> with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "mb4_plb_bridge_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc5vfx70tff1136-1
Output File Name                   : "../implementation/mb4_plb_bridge_wrapper.ngc"

---- Source Options
Top Module Name                    : mb4_plb_bridge_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/mb4_plb_bridge_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v2_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v2_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v2_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v2_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v2_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd" in Library proc_common_v2_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v2_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v2_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v2_00_a.
Package <Common_Types> compiled.
WARNING:HDLParsers:3534 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/common_types_pkg.vhd" Line 171. In the function Get_RLOC_Name, not all control paths contain a return statement.
Package body <Common_Types> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v2_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v2_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v2_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v2_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v2_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v2_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v2_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v2_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v2_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v2_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v2_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v2_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v2_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v2_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v2_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v2_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v2_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v2_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v2_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v2_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v2_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v2_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v2_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/xor_f.vhd" in Library proc_common_v2_00_a.
Entity <recursive_xor> compiled.
Entity <recursive_xor> (Architecture <implementation>) compiled.
Entity <xor_f> compiled.
Entity <xor_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v2_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dre_v2_00_a/hdl/vhdl/dsp48_mux.vhd" in Library dre_v2_00_a.
Entity <dsp48_mux> compiled.
Entity <dsp48_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plb_mstr_addr_gen.vhd" in Library plbv46_master_burst_v1_00_a.
Entity <plb_mstr_addr_gen> compiled.
Entity <plb_mstr_addr_gen> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/flex_addr_cntr.vhd" in Library plbv46_slave_v1_01_a.
Entity <flex_addr_cntr> compiled.
Entity <flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/pf_dly1_mux.vhd" in Library wrpfifo_v4_00_a.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dre_v2_00_a/hdl/vhdl/rx_dre_top.vhd" in Library dre_v2_00_a.
Entity <rx_dre_top> compiled.
Entity <rx_dre_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dre_v2_00_a/hdl/vhdl/tx_dre_top.vhd" in Library dre_v2_00_a.
Entity <tx_dre_top> compiled.
Entity <tx_dre_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/rd_wr_calc_burst.vhd" in Library plbv46_master_burst_v1_00_a.
Entity <rd_wr_calc_burst> compiled.
Entity <rd_wr_calc_burst> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/be_reset_gen.vhd" in Library plbv46_slave_v1_01_a.
Entity <be_reset_gen> compiled.
Entity <be_reset_gen> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/wr_buffer.vhd" in Library plbv46_slave_v1_01_a.
Entity <wr_buffer> compiled.
Entity <wr_buffer> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/burst_support.vhd" in Library plbv46_slave_v1_01_a.
Entity <burst_support> compiled.
Entity <burst_support> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" in Library plbv46_slave_v1_01_a.
Entity <addr_reg_cntr_brst_flex> compiled.
Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_00_a/hdl/vhdl/ipif_control_rd.vhd" in Library rdpfifo_v4_00_a.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_00_a/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library rdpfifo_v4_00_a.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/ipif_control_wr_dre.vhd" in Library wrpfifo_v4_00_a.
Entity <ipif_control_wr_dre> compiled.
Entity <ipif_control_wr_dre> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library wrpfifo_v4_00_a.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/slave_buffer_interface_fsm.vhd" in Library plbv46_plbv46_bridge_v1_01_a.
Entity <slave_buffer_interface_fsm> compiled.
Entity <slave_buffer_interface_fsm> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/cc_brst_exp_adptr.vhd" in Library plbv46_master_burst_v1_00_a.
Entity <cc_brst_exp_adptr> compiled.
Entity <cc_brst_exp_adptr> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/data_width_adapter.vhd" in Library plbv46_master_burst_v1_00_a.
Entity <data_width_adapter> compiled.
Entity <data_width_adapter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/data_mirror_128.vhd" in Library plbv46_master_burst_v1_00_a.
Entity <data_mirror_128> compiled.
Entity <data_mirror_128> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/rd_wr_controller.vhd" in Library plbv46_master_burst_v1_00_a.
Entity <rd_wr_controller> compiled.
Entity <rd_wr_controller> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd" in Library plbv46_master_burst_v1_00_a.
Entity <llink_rd_backend_no_fifo> compiled.
Entity <llink_rd_backend_no_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" in Library plbv46_master_burst_v1_00_a.
Entity <llink_wr_backend_no_fifo> compiled.
Entity <llink_wr_backend_no_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/wrpfifo_top.vhd" in Library wrpfifo_v4_00_a.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_00_a/hdl/vhdl/rdpfifo_top.vhd" in Library rdpfifo_v4_00_a.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/plb_slave_attachment_indet.vhd" in Library plbv46_slave_v1_01_a.
Entity <plb_slave_attachment_indet> compiled.
Entity <plb_slave_attachment_indet> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/data_mirror_128.vhd" in Library plbv46_slave_v1_01_a.
Entity <data_mirror_128> compiled.
Entity <data_mirror_128> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/plb_ipif_reset.vhd" in Library plbv46_slave_v1_01_a.
Entity <plb_ipif_reset> compiled.
Entity <plb_ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/interrupt_control.vhd" in Library plbv46_slave_v1_01_a.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/plb_sesr_sear.vhd" in Library plbv46_slave_v1_01_a.
Entity <plb_sesr_sear> compiled.
Entity <plb_sesr_sear> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/plbv46_slave.vhd" in Library plbv46_slave_v1_01_a.
Entity <plbv46_slave> compiled.
Entity <plbv46_slave> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plbv46_master_burst.vhd" in Library plbv46_master_burst_v1_00_a.
Entity <plbv46_master_burst> compiled.
Entity <plbv46_master_burst> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/write_buffer.vhd" in Library plbv46_plbv46_bridge_v1_01_a.
Entity <write_buffer> compiled.
Entity <write_buffer> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/read_buffer.vhd" in Library plbv46_plbv46_bridge_v1_01_a.
Entity <read_buffer> compiled.
Entity <read_buffer> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/bridge_control_logic.vhd" in Library plbv46_plbv46_bridge_v1_01_a.
Entity <bridge_control_logic> compiled.
Entity <bridge_control_logic> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/slave_buffer_interface.vhd" in Library plbv46_plbv46_bridge_v1_01_a.
Entity <slave_buffer_interface> compiled.
Entity <slave_buffer_interface> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/reset_logic.vhd" in Library plbv46_plbv46_bridge_v1_01_a.
Entity <reset_logic> compiled.
Entity <reset_logic> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/interrupt_generation_logic.vhd" in Library plbv46_plbv46_bridge_v1_01_a.
Entity <interrupt_generation_logic> compiled.
Entity <interrupt_generation_logic> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" in Library plbv46_plbv46_bridge_v1_01_a.
Entity <plbv46_plbv46_bridge> compiled.
Entity <plbv46_plbv46_bridge> (Architecture <imp>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/mb4_plb_bridge_wrapper.vhd" in Library work.
Entity <mb4_plb_bridge_wrapper> compiled.
Entity <mb4_plb_bridge_wrapper> (Architecture <STRUCTURE>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_00_a/hdl/vhdl/interrupt_control.vhd" in Library interrupt_control_v2_00_a.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mb4_plb_bridge_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <plbv46_plbv46_bridge> in library <plbv46_plbv46_bridge_v1_01_a> (architecture <imp>) with generics.
	C_BRIDGE_BASEADDR = "11111111111111111111111111111111"
	C_BRIDGE_HIGHADDR = "00000000000000000000000000000000"
	C_BUS_CLOCK_RATIO = 1
	C_FAMILY = "virtex5"
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 128
	C_MPLB_NATIVE_DWIDTH = 32
	C_MPLB_SMALLEST_SLAVE = 32
	C_NUM_ADDR_RNG = 4
	C_PREFETCH_TIMEOUT = 10
	C_RNG0_BASEADDR = "10110000000000000000000000000000"
	C_RNG0_HIGHADDR = "10110000000000000001111111111111"
	C_RNG1_BASEADDR = "10100000000000000000000000000000"
	C_RNG1_HIGHADDR = "10101111111111111111111111111111"
	C_RNG2_BASEADDR = "00010000000000000000000000000000"
	C_RNG2_HIGHADDR = "00010111111111111111111111111111"
	C_RNG3_BASEADDR = "00100000010000000000000000000000"
	C_RNG3_HIGHADDR = "00100000010000001111111111111111"
	C_SPLB_AWIDTH = 32
	C_SPLB_BIGGEST_MASTER = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <plbv46_slave> in library <plbv46_slave_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000010110000000000000000000000000000",
	                          "0000000000000000000000000000000010110000000000000001111111111111",
	                          "0000000000000000000000000000000010100000000000000000000000000000",
	                          "0000000000000000000000000000000010101111111111111111111111111111",
	                          "0000000000000000000000000000000000010000000000000000000000000000",
	                          "0000000000000000000000000000000000010111111111111111111111111111",
	                          "0000000000000000000000000000000000100000010000000000000000000000",
	                          "0000000000000000000000000000000000100000010000001111111111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,32)
	C_ARD_ID_ARRAY = (1,100,101,102,103)
	C_ARD_NUM_CE_ARRAY = (16,1,1,1,1)
	C_CACHLINE_ADDR_MODE = 1
	C_DEV_BLK_ID = 6
	C_DEV_BURST_ENABLE = true
	C_DEV_DPHASE_TIMEOUT = 0
	C_DEV_FAST_DATA_XFER = true
	C_DEV_MAX_BURST_SIZE = 16
	C_DEV_MIR_ENABLE = false
	C_FAMILY = "virtex5"
	C_IP_INTR_MODE_ARRAY = (3,3,3,3,3,3)
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_SMALLEST_MASTER = 32
	C_WR_BUFFER_DEPTH = 0
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <plbv46_master_burst> in library <plbv46_master_burst_v1_00_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex5"
	C_INHIBIT_CC_BLE_INCLUSION = 0
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 128
	C_MPLB_NATIVE_DWIDTH = 32
	C_MPLB_SMALLEST_SLAVE = 32

Analyzing hierarchy for entity <write_buffer> in library <plbv46_plbv46_bridge_v1_01_a> (architecture <imp>) with generics.
	C_BUS_CLOCK_RATIO = 1
	C_DEPTH = 16
	C_DWIDTH = 32
	C_FAMILY = "virtex5"
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <read_buffer> in library <plbv46_plbv46_bridge_v1_01_a> (architecture <imp>) with generics.
	C_BUS_CLOCK_RATIO = 1
	C_DEPTH = 16
	C_DWIDTH = 32
	C_FAMILY = "virtex5"
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <bridge_control_logic> in library <plbv46_plbv46_bridge_v1_01_a> (architecture <imp>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32

Analyzing hierarchy for entity <slave_buffer_interface> in library <plbv46_plbv46_bridge_v1_01_a> (architecture <imp>) with generics.
	C_BUS_CLOCK_RATIO = 1
	C_NATIVE_DWIDTH = 32
	C_NUM_ADDR_RNG = 4
	C_PREFETCH_TIMEOUT = 10
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <reset_logic> in library <plbv46_plbv46_bridge_v1_01_a> (architecture <imp>) with generics.
	C_BUS_CLOCK_RATIO = 1
	C_DWIDTH = 32

Analyzing hierarchy for entity <interrupt_generation_logic> in library <plbv46_plbv46_bridge_v1_01_a> (architecture <imp>) with generics.
	C_FAMILY = "virtex5"
	C_NUM_ADDR_RNG = 4
	C_NUM_INTR = 6
	C_RNG0_HIGHADDR = "10110000000000000001111111111111"
	C_RNG1_HIGHADDR = "10101111111111111111111111111111"
	C_RNG2_HIGHADDR = "00010111111111111111111111111111"
	C_RNG3_HIGHADDR = "00100000010000001111111111111111"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 12
	C_OR_WIDTH = 2
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 32
	C_OR_WIDTH = 2
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <plb_slave_attachment_indet> in library <plbv46_slave_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000010110000000000000000000000000000",
	                          "0000000000000000000000000000000010110000000000000001111111111111",
	                          "0000000000000000000000000000000010100000000000000000000000000000",
	                          "0000000000000000000000000000000010101111111111111111111111111111",
	                          "0000000000000000000000000000000000010000000000000000000000000000",
	                          "0000000000000000000000000000000000010111111111111111111111111111",
	                          "0000000000000000000000000000000000100000010000000000000000000000",
	                          "0000000000000000000000000000000000100000010000001111111111111111")
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,32)
	C_ARD_ID_ARRAY = (1,100,101,102,103)
	C_ARD_NUM_CE_ARRAY = (16,1,1,1,1)
	C_CACHLINE_ADDR_MODE = 1
	C_DEV_MAX_BURST_SIZE = 64
	C_DPHASE_TIMEOUT = 0
	C_FAMILY = "virtex5"
	C_FAST_DATA_XFER = true
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_PLB_SMALLEST_MASTER = 32
	C_SL_ATT_ADDR_SEL_WIDTH = 2
	C_STEER_ADDR_SIZE = 10
	C_SUPPORT_BURST = true
	C_WR_BUFFER_DEPTH = 0
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1994 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/plb_slave_attachment_indet.vhd" line 2546: Null range in type of signal <wr_buff_addr_out>.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <ipif_steer128> in library <proc_common_v2_00_a> (architecture <IMP>) with generics.
	C_AWIDTH = 10
	C_DWIDTH = 32
	C_SMALLEST = 32

Analyzing hierarchy for entity <data_mirror_128> in library <plbv46_slave_v1_01_a> (architecture <implementation>) with generics.
	C_IPIF_DWIDTH = 32
	C_PLB_AWIDTH = 10
	C_PLB_DWIDTH = 32
	C_SMALLEST = 32

Analyzing hierarchy for entity <interrupt_control> in library <plbv46_slave_v1_01_a> (architecture <implementation>) with generics.
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_IPIF_DWIDTH = 32
	C_IP_INTR_MODE_ARRAY = (3,3,3,3,3,3)
	C_NUM_CE = 16
	C_NUM_IPIF_IRPT_SRC = 4
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <data_width_adapter> in library <plbv46_master_burst_v1_00_a> (architecture <implementation>) with generics.
	C_MIPIF_DWIDTH = 32
	C_MPLB_DWIDTH = 128

Analyzing hierarchy for entity <data_mirror_128> in library <plbv46_master_burst_v1_00_a> (architecture <implementation>) with generics.
	C_MIPIF_DWIDTH = 32
	C_MPLB_DWIDTH = 128

Analyzing hierarchy for entity <rd_wr_controller> in library <plbv46_master_burst_v1_00_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_LENGTH_WIDTH = 12
	C_LLINK_DWIDTH = 32
	C_LLINK_REM_WIDTH = 4
	C_NATIVE_DWIDTH = 32

Analyzing hierarchy for entity <llink_rd_backend_no_fifo> in library <plbv46_master_burst_v1_00_a> (architecture <implementation>) with generics.
	C_DISREGARD_VACANCY = true
	C_FAMILY = "virtex5"
	C_PLB_DWIDTH = 32
	C_RDFIFO_VACANCY_WIDTH = 1
	C_RD_FTR_SIZE_BYTES = 0
	C_RD_HDR_SIZE_BYTES = 0
	C_REM_POLARITY = 0
	C_REM_WIDTH = 4
	C_SG_IS_PRESENT = 0

Analyzing hierarchy for entity <llink_wr_backend_no_fifo> in library <plbv46_master_burst_v1_00_a> (architecture <implementation>) with generics.
	C_DISREGARD_OCCUPANCY = true
	C_FAMILY = "virtex5"
	C_PLB_DWIDTH = 32
	C_REM_POLARITY = 0
	C_REM_WIDTH = 4
	C_SG_IS_PRESENT = 0
	C_WRFIFO_OCCUPANCY_WIDTH = 1
	C_WR_FTR_SIZE_BYTES = 0
	C_WR_HDR_SIZE_BYTES = 0

Analyzing hierarchy for entity <srl_fifo_rbu_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 34
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <slave_buffer_interface_fsm> in library <plbv46_plbv46_bridge_v1_01_a> (architecture <imp>) with generics.
	C_BUS_CLOCK_RATIO = 1
	C_NATIVE_DWIDTH = 32
	C_PREFETCH_TIMEOUT = 10
	C_SPLB_DWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <mux_onehot_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DW = 32
	C_FAMILY = "virtex5"
	C_NB = 4

Analyzing hierarchy for entity <be_reset_gen> in library <plbv46_slave_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000010110000000000000000000000000000",
	                          "0000000000000000000000000000000010110000000000000001111111111111",
	                          "0000000000000000000000000000000010100000000000000000000000000000",
	                          "0000000000000000000000000000000010101111111111111111111111111111",
	                          "0000000000000000000000000000000000010000000000000000000000000000",
	                          "0000000000000000000000000000000000010111111111111111111111111111",
	                          "0000000000000000000000000000000000100000010000000000000000000000",
	                          "0000000000000000000000000000000000100000010000001111111111111111")
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,32)
	C_ARD_ID_ARRAY = (1,100,101,102,103)
	C_ARD_NUM_CE_ARRAY = (16,1,1,1,1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "virtex5"
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <burst_support> in library <plbv46_slave_v1_01_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex5"
	C_MAX_DBEAT_CNT = 16
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <addr_reg_cntr_brst_flex> in library <plbv46_slave_v1_01_a> (architecture <implementation>) with generics.
	C_CACHLINE_ADDR_MODE = 1
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 32

Analyzing hierarchy for entity <addr_reg_cntr_brst_flex> in library <plbv46_slave_v1_01_a> (architecture <implementation>) with generics.
	C_CACHLINE_ADDR_MODE = 1
	C_NUM_ADDR_BITS = 10
	C_PLB_DWIDTH = 32

Analyzing hierarchy for entity <rd_wr_calc_burst> in library <plbv46_master_burst_v1_00_a> (architecture <implementation>) with generics.
	C_LENGTH_WIDTH = 12
	C_MAX_FBURST_DBCNT = 16
	C_NATIVE_DWIDTH = 32
	C_PLB_AWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <cntr_incr_decr_addn_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_FAMILY = "virtex5"
	C_SIZE = 5

Analyzing hierarchy for entity <dynshreg_f> in library <proc_common_v2_00_a> (architecture <behavioral>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 34
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 32
	C_AW = 32
	C_BAR = "11111111111111111111111111111111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 19
	C_AW = 32
	C_BAR = "10110000000000000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 32
	C_BAR = "10100000000000000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 32
	C_BAR = "00010000000000000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 16
	C_AW = 32
	C_BAR = "00100000010000000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 5
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 5
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <counter_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_FAMILY = "nofamily"
	C_NUM_BITS = 5

Analyzing hierarchy for entity <flex_addr_cntr> in library <plbv46_slave_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32

Analyzing hierarchy for entity <flex_addr_cntr> in library <plbv46_slave_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 10
	C_DWIDTH = 32

Analyzing hierarchy for entity <plb_mstr_addr_gen> in library <plbv46_master_burst_v1_00_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_BUS_DWIDTH = 32
	C_INCR_WIDTH = 12
	C_REM_ADDR_LSB_WIDTH = 2
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <mb4_plb_bridge_wrapper> in library <work> (Architecture <STRUCTURE>).
Entity <mb4_plb_bridge_wrapper> analyzed. Unit <mb4_plb_bridge_wrapper> generated.

Analyzing generic Entity <plbv46_plbv46_bridge> in library <plbv46_plbv46_bridge_v1_01_a> (Architecture <imp>).
	C_BRIDGE_BASEADDR = "11111111111111111111111111111111"
	C_BRIDGE_HIGHADDR = "00000000000000000000000000000000"
	C_BUS_CLOCK_RATIO = 1
	C_FAMILY = "virtex5"
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 128
	C_MPLB_NATIVE_DWIDTH = 32
	C_MPLB_SMALLEST_SLAVE = 32
	C_NUM_ADDR_RNG = 4
	C_PREFETCH_TIMEOUT = 10
	C_RNG0_BASEADDR = "10110000000000000000000000000000"
	C_RNG0_HIGHADDR = "10110000000000000001111111111111"
	C_RNG1_BASEADDR = "10100000000000000000000000000000"
	C_RNG1_HIGHADDR = "10101111111111111111111111111111"
	C_RNG2_BASEADDR = "00010000000000000000000000000000"
	C_RNG2_HIGHADDR = "00010111111111111111111111111111"
	C_RNG3_BASEADDR = "00100000010000000000000000000000"
	C_RNG3_HIGHADDR = "00100000010000001111111111111111"
	C_SPLB_AWIDTH = 32
	C_SPLB_BIGGEST_MASTER = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" line 521: Unconnected output port 'Bus2IP_Reset' of component 'plbv46_slave'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" line 521: Unconnected output port 'Bus2IP_Freeze' of component 'plbv46_slave'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" line 521: Unconnected output port 'Bus2IP_Abort' of component 'plbv46_slave'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" line 521: Unconnected output port 'Bus2IP_CE' of component 'plbv46_slave'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" line 521: Unconnected output port 'Bus2IP_RdCE' of component 'plbv46_slave'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" line 521: Unconnected output port 'Bus2IP_WrCE' of component 'plbv46_slave'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" line 521: Unconnected output port 'RFIFO2IP_WrAck' of component 'plbv46_slave'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" line 521: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'plbv46_slave'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" line 521: Unconnected output port 'RFIFO2IP_Full' of component 'plbv46_slave'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" line 521: Unconnected output port 'RFIFO2IP_Vacancy' of component 'plbv46_slave'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" line 521: Unconnected output port 'WFIFO2IP_Data' of component 'plbv46_slave'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" line 521: Unconnected output port 'WFIFO2IP_RdAck' of component 'plbv46_slave'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" line 521: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'plbv46_slave'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" line 521: Unconnected output port 'WFIFO2IP_Empty' of component 'plbv46_slave'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" line 521: Unconnected output port 'WFIFO2IP_Occupancy' of component 'plbv46_slave'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" line 658: Unconnected output port 'MD_Error' of component 'plbv46_master_burst'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd" line 658: Unconnected output port 'Bus2IP_MstRd_rem' of component 'plbv46_master_burst'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <plbv46_plbv46_bridge> analyzed. Unit <plbv46_plbv46_bridge> generated.

Analyzing generic Entity <plbv46_slave> in library <plbv46_slave_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000010110000000000000000000000000000",
	                          "0000000000000000000000000000000010110000000000000001111111111111",
	                          "0000000000000000000000000000000010100000000000000000000000000000",
	                          "0000000000000000000000000000000010101111111111111111111111111111",
	                          "0000000000000000000000000000000000010000000000000000000000000000",
	                          "0000000000000000000000000000000000010111111111111111111111111111",
	                          "0000000000000000000000000000000000100000010000000000000000000000",
	                          "0000000000000000000000000000000000100000010000001111111111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,32)
	C_ARD_ID_ARRAY = (1,100,101,102,103)
	C_ARD_NUM_CE_ARRAY = (16,1,1,1,1)
	C_CACHLINE_ADDR_MODE = 1
	C_DEV_BLK_ID = 6
	C_DEV_BURST_ENABLE = true
	C_DEV_DPHASE_TIMEOUT = 0
	C_DEV_FAST_DATA_XFER = true
	C_DEV_MAX_BURST_SIZE = 16
	C_DEV_MIR_ENABLE = false
	C_FAMILY = "virtex5"
	C_IP_INTR_MODE_ARRAY = (3,3,3,3,3,3)
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_SMALLEST_MASTER = 32
	C_WR_BUFFER_DEPTH = 0
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/plbv46_slave.vhd" line 1593: Unconnected output port 'Bus2IP_BE' of component 'plb_slave_attachment_indet'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <plbv46_slave> analyzed. Unit <plbv46_slave> generated.

Analyzing generic Entity <or_gate128.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 12
	C_OR_WIDTH = 2
	C_USE_LUT_OR = true
Entity <or_gate128.1> analyzed. Unit <or_gate128.1> generated.

Analyzing generic Entity <or_gate128.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 32
	C_OR_WIDTH = 2
	C_USE_LUT_OR = true
Entity <or_gate128.2> analyzed. Unit <or_gate128.2> generated.

Analyzing generic Entity <plb_slave_attachment_indet> in library <plbv46_slave_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000010110000000000000000000000000000",
	                          "0000000000000000000000000000000010110000000000000001111111111111",
	                          "0000000000000000000000000000000010100000000000000000000000000000",
	                          "0000000000000000000000000000000010101111111111111111111111111111",
	                          "0000000000000000000000000000000000010000000000000000000000000000",
	                          "0000000000000000000000000000000000010111111111111111111111111111",
	                          "0000000000000000000000000000000000100000010000000000000000000000",
	                          "0000000000000000000000000000000000100000010000001111111111111111")
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,32)
	C_ARD_ID_ARRAY = (1,100,101,102,103)
	C_ARD_NUM_CE_ARRAY = (16,1,1,1,1)
	C_CACHLINE_ADDR_MODE = 1
	C_DEV_MAX_BURST_SIZE = 64
	C_DPHASE_TIMEOUT = 0
	C_FAMILY = "virtex5"
	C_FAST_DATA_XFER = true
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_PLB_SMALLEST_MASTER = 32
	C_SL_ATT_ADDR_SEL_WIDTH = 2
	C_STEER_ADDR_SIZE = 10
	C_SUPPORT_BURST = true
	C_WR_BUFFER_DEPTH = 0
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
    Set user-defined property "INIT =  0" for instance <GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> in unit <plb_slave_attachment_indet>.
WARNING:Xst:1994 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/plb_slave_attachment_indet.vhd" line 2546: Null range in type of signal <wr_buff_addr_out>.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <GEN_FAST_MODE_BURSTXFER.I_RDREQ_FDRSE> in unit <plb_slave_attachment_indet>.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <GEN_FAST_MODE_BURSTXFER.I_WRREQ_FDRSE> in unit <plb_slave_attachment_indet>.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <GEN_FAST_MODE_BURSTXFER.GEN_FOR_32.DPHASE_REG1> in unit <plb_slave_attachment_indet>.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/plb_slave_attachment_indet.vhd" line 4834: Unconnected output port 'BE_out' of component 'addr_reg_cntr_brst_flex'.
INFO:Xst:2679 - Register <sl_ssize_i> in unit <plb_slave_attachment_indet> has a constant value of 00 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sig_cond_rd_abort> in unit <plb_slave_attachment_indet> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sig_cond_wr_abort> in unit <plb_slave_attachment_indet> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <last_read_data> in unit <plb_slave_attachment_indet> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wr_data_timeout> in unit <plb_slave_attachment_indet> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bus2ip_ssize_i> in unit <plb_slave_attachment_indet> has a constant value of 00 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sa2int_dack_timeout_i> in unit <plb_slave_attachment_indet> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <plb_slave_attachment_indet> analyzed. Unit <plb_slave_attachment_indet> generated.

Analyzing generic Entity <be_reset_gen> in library <plbv46_slave_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32
Entity <be_reset_gen> analyzed. Unit <be_reset_gen> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000010110000000000000000000000000000",
	                          "0000000000000000000000000000000010110000000000000001111111111111",
	                          "0000000000000000000000000000000010100000000000000000000000000000",
	                          "0000000000000000000000000000000010101111111111111111111111111111",
	                          "0000000000000000000000000000000000010000000000000000000000000000",
	                          "0000000000000000000000000000000000010111111111111111111111111111",
	                          "0000000000000000000000000000000000100000010000000000000000000000",
	                          "0000000000000000000000000000000000100000010000001111111111111111")
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,32)
	C_ARD_ID_ARRAY = (1,100,101,102,103)
	C_ARD_NUM_CE_ARRAY = (16,1,1,1,1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "virtex5"
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[3].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_RNW_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].I_BKend_CS_REG> in unit <plb_address_decoder>.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[1].I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[1].I_BKend_CS_REG> in unit <plb_address_decoder>.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[2].I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[2].I_BKend_CS_REG> in unit <plb_address_decoder>.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[3].I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[3].I_BKend_CS_REG> in unit <plb_address_decoder>.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[4].I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[4].I_BKend_CS_REG> in unit <plb_address_decoder>.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_ADDR_MATCH_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE_REG0> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE_REG1> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE_REG2> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE2_REG0> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE2_REG1> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE2_REG2> in unit <plb_address_decoder>.
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 32
	C_AW = 32
	C_BAR = "11111111111111111111111111111111"
	C_FAMILY = "nofamily"
Entity <pselect_f.1> analyzed. Unit <pselect_f.1> generated.

Analyzing generic Entity <pselect_f.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 19
	C_AW = 32
	C_BAR = "10110000000000000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.2> analyzed. Unit <pselect_f.2> generated.

Analyzing generic Entity <pselect_f.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 32
	C_BAR = "10100000000000000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.3> analyzed. Unit <pselect_f.3> generated.

Analyzing generic Entity <pselect_f.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 32
	C_BAR = "00010000000000000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.4> analyzed. Unit <pselect_f.4> generated.

Analyzing generic Entity <pselect_f.5> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 16
	C_AW = 32
	C_BAR = "00100000010000000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.5> analyzed. Unit <pselect_f.5> generated.

Analyzing generic Entity <or_gate128.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 5
	C_USE_LUT_OR = true
Entity <or_gate128.3> analyzed. Unit <or_gate128.3> generated.

Analyzing generic Entity <or_gate128.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 5
	C_USE_LUT_OR = true
Entity <or_gate128.4> analyzed. Unit <or_gate128.4> generated.

Analyzing generic Entity <burst_support> in library <plbv46_slave_v1_01_a> (Architecture <implementation>).
	C_FAMILY = "virtex5"
	C_MAX_DBEAT_CNT = 16
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <I_RNW_S_H_REG> in unit <burst_support>.
    Set user-defined property "INIT =  0" for instance <BTERM_REG> in unit <burst_support>.
    Set user-defined property "INIT =  0" for instance <BTERM_CLNUP> in unit <burst_support>.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/burst_support.vhd" line 297: Unconnected output port 'Carry_Out' of component 'counter_f'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/burst_support.vhd" line 397: Unconnected output port 'Carry_Out' of component 'counter_f'.
Entity <burst_support> analyzed. Unit <burst_support> generated.

Analyzing generic Entity <counter_f> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_FAMILY = "nofamily"
	C_NUM_BITS = 5
Entity <counter_f> analyzed. Unit <counter_f> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex.1> in library <plbv46_slave_v1_01_a> (Architecture <implementation>).
	C_CACHLINE_ADDR_MODE = 1
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 32
    Set user-defined property "INIT =  0" for instance <I_SNGL_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <I_CACHLN_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <I_BURST_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 553: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex.1> analyzed. Unit <addr_reg_cntr_brst_flex.1> generated.

Analyzing generic Entity <flex_addr_cntr.1> in library <plbv46_slave_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_DWIDTH = 32
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[7].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[7].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[8].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[8].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[9].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[9].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[10].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[10].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[11].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[11].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[12].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[12].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[13].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[13].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[14].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[14].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[15].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[15].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[16].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[16].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[17].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[17].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[18].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[18].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[19].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[19].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[20].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[20].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[21].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[21].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[22].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[22].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[23].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[23].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[24].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[24].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[25].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[25].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[26].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[26].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[27].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[27].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[28].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[28].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[29].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[29].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[30].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[30].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[31].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[31].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT6> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE6> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT5> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE5> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32_64.I_FDRE3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32.I_FDRE2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FF31" for instance <I_BE_GEN_LUT0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FF32" for instance <I_BE_GEN_LUT1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FFC4" for instance <I_BE_GEN_LUT2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FFC8" for instance <I_BE_GEN_LUT4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[1].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[2].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[3].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
Entity <flex_addr_cntr.1> analyzed. Unit <flex_addr_cntr.1> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex.2> in library <plbv46_slave_v1_01_a> (Architecture <implementation>).
	C_CACHLINE_ADDR_MODE = 1
	C_NUM_ADDR_BITS = 10
	C_PLB_DWIDTH = 32
    Set user-defined property "INIT =  0" for instance <I_SNGL_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <I_CACHLN_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <I_BURST_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 553: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex.2> analyzed. Unit <addr_reg_cntr_brst_flex.2> generated.

Analyzing generic Entity <flex_addr_cntr.2> in library <plbv46_slave_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 10
	C_DWIDTH = 32
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[7].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[7].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[8].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[8].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[9].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[9].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT6> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE6> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT5> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE5> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32_64.I_FDRE3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32.I_FDRE2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FF31" for instance <I_BE_GEN_LUT0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FF32" for instance <I_BE_GEN_LUT1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FFC4" for instance <I_BE_GEN_LUT2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FFC8" for instance <I_BE_GEN_LUT4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[1].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[2].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[3].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
Entity <flex_addr_cntr.2> analyzed. Unit <flex_addr_cntr.2> generated.

Analyzing generic Entity <ipif_steer128> in library <proc_common_v2_00_a> (Architecture <IMP>).
	C_AWIDTH = 10
	C_DWIDTH = 32
	C_SMALLEST = 32
Entity <ipif_steer128> analyzed. Unit <ipif_steer128> generated.

Analyzing generic Entity <data_mirror_128.1> in library <plbv46_slave_v1_01_a> (Architecture <implementation>).
	C_IPIF_DWIDTH = 32
	C_PLB_AWIDTH = 10
	C_PLB_DWIDTH = 32
	C_SMALLEST = 32
Entity <data_mirror_128.1> analyzed. Unit <data_mirror_128.1> generated.

Analyzing generic Entity <interrupt_control> in library <plbv46_slave_v1_01_a> (Architecture <implementation>).
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_IPIF_DWIDTH = 32
	C_IP_INTR_MODE_ARRAY = (3,3,3,3,3,3)
	C_NUM_CE = 16
	C_NUM_IPIF_IRPT_SRC = 4
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <interrupt_control> analyzed. Unit <interrupt_control> generated.

Analyzing generic Entity <plbv46_master_burst> in library <plbv46_master_burst_v1_00_a> (Architecture <implementation>).
	C_FAMILY = "virtex5"
	C_INHIBIT_CC_BLE_INCLUSION = 0
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 128
	C_MPLB_NATIVE_DWIDTH = 32
	C_MPLB_SMALLEST_SLAVE = 32
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plbv46_master_burst.vhd" line 952: Unconnected output port 'LL2PLB_FIFO_Wr_Vacancy' of component 'llink_rd_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plbv46_master_burst.vhd" line 952: Unconnected output port 'Bus2IP_MstRd_eop_n' of component 'llink_rd_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plbv46_master_burst.vhd" line 952: Unconnected output port 'Bus2IP_MstRd_sop_n' of component 'llink_rd_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plbv46_master_burst.vhd" line 1043: Unconnected output port 'LL2PLB_FIFO_Almost_Empty' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plbv46_master_burst.vhd" line 1043: Unconnected output port 'LL2PLB_FIFO_Empty' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plbv46_master_burst.vhd" line 1043: Unconnected output port 'LL2PLB_WRFIFO_Occupancy' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plbv46_master_burst.vhd" line 1043: Unconnected output port 'LL2PLB_SOF_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plbv46_master_burst.vhd" line 1043: Unconnected output port 'LL2PLB_EOF_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plbv46_master_burst.vhd" line 1043: Unconnected output port 'LL2PLB_SOP_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plbv46_master_burst.vhd" line 1043: Unconnected output port 'LL2PLB_EOP_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plbv46_master_burst.vhd" line 1043: Unconnected output port 'LL2PLB_MSWS' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plbv46_master_burst.vhd" line 1043: Unconnected output port 'LL2PLB_MEWS' of component 'llink_wr_backend_no_fifo'.
Entity <plbv46_master_burst> analyzed. Unit <plbv46_master_burst> generated.

Analyzing generic Entity <data_width_adapter> in library <plbv46_master_burst_v1_00_a> (Architecture <implementation>).
	C_MIPIF_DWIDTH = 32
	C_MPLB_DWIDTH = 128
Entity <data_width_adapter> analyzed. Unit <data_width_adapter> generated.

Analyzing generic Entity <data_mirror_128.2> in library <plbv46_master_burst_v1_00_a> (Architecture <implementation>).
	C_MIPIF_DWIDTH = 32
	C_MPLB_DWIDTH = 128
Entity <data_mirror_128.2> analyzed. Unit <data_mirror_128.2> generated.

Analyzing generic Entity <rd_wr_controller> in library <plbv46_master_burst_v1_00_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_LENGTH_WIDTH = 12
	C_LLINK_DWIDTH = 32
	C_LLINK_REM_WIDTH = 4
	C_NATIVE_DWIDTH = 32
    Set user-defined property "INIT =  0" for instance <I_FIFO_REN_WRACK_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_REQUEST_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDBURST_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_WRBURST_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_BUSLOCK_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDERR_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_WRERR_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_CMD_REPLY_INHIB_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_CMD_TIMEOUT_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_MD_ERROR_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDSOP_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDEOP_REG> in unit <rd_wr_controller>.
INFO:Xst:2679 - Register <sm_rd_llink_init> in unit <rd_wr_controller> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sm_wr_llink_init> in unit <rd_wr_controller> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <rd_wr_controller> analyzed. Unit <rd_wr_controller> generated.

Analyzing generic Entity <rd_wr_calc_burst> in library <plbv46_master_burst_v1_00_a> (Architecture <implementation>).
	C_LENGTH_WIDTH = 12
	C_MAX_FBURST_DBCNT = 16
	C_NATIVE_DWIDTH = 32
	C_PLB_AWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/rd_wr_calc_burst.vhd" line 713: Unconnected output port 'BE_Out' of component 'plb_mstr_addr_gen'.
INFO:Xst:2679 - Register <sig_cmd_is_valid_s0> in unit <rd_wr_calc_burst> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sig_cmd_is_valid_s1> in unit <rd_wr_calc_burst> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <rd_wr_calc_burst> analyzed. Unit <rd_wr_calc_burst> generated.

Analyzing generic Entity <plb_mstr_addr_gen> in library <plbv46_master_burst_v1_00_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_BUS_DWIDTH = 32
	C_INCR_WIDTH = 12
	C_REM_ADDR_LSB_WIDTH = 2
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <plb_mstr_addr_gen> analyzed. Unit <plb_mstr_addr_gen> generated.

Analyzing generic Entity <llink_rd_backend_no_fifo> in library <plbv46_master_burst_v1_00_a> (Architecture <implementation>).
	C_DISREGARD_VACANCY = true
	C_FAMILY = "virtex5"
	C_PLB_DWIDTH = 32
	C_RDFIFO_VACANCY_WIDTH = 1
	C_RD_FTR_SIZE_BYTES = 0
	C_RD_HDR_SIZE_BYTES = 0
	C_REM_POLARITY = 0
	C_REM_WIDTH = 4
	C_SG_IS_PRESENT = 0
Entity <llink_rd_backend_no_fifo> analyzed. Unit <llink_rd_backend_no_fifo> generated.

Analyzing generic Entity <llink_wr_backend_no_fifo> in library <plbv46_master_burst_v1_00_a> (Architecture <implementation>).
	C_DISREGARD_OCCUPANCY = true
	C_FAMILY = "virtex5"
	C_PLB_DWIDTH = 32
	C_REM_POLARITY = 0
	C_REM_WIDTH = 4
	C_SG_IS_PRESENT = 0
	C_WRFIFO_OCCUPANCY_WIDTH = 1
	C_WR_FTR_SIZE_BYTES = 0
	C_WR_HDR_SIZE_BYTES = 0
Entity <llink_wr_backend_no_fifo> analyzed. Unit <llink_wr_backend_no_fifo> generated.

Analyzing generic Entity <write_buffer> in library <plbv46_plbv46_bridge_v1_01_a> (Architecture <imp>).
	C_BUS_CLOCK_RATIO = 1
	C_DEPTH = 16
	C_DWIDTH = 32
	C_FAMILY = "virtex5"
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/write_buffer.vhd" line 189: Unconnected output port 'Addr' of component 'srl_fifo_rbu_f'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/write_buffer.vhd" line 189: Unconnected output port 'Underflow' of component 'srl_fifo_rbu_f'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/write_buffer.vhd" line 189: Unconnected output port 'Overflow' of component 'srl_fifo_rbu_f'.
Entity <write_buffer> analyzed. Unit <write_buffer> generated.

Analyzing generic Entity <srl_fifo_rbu_f> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 34
	C_FAMILY = "virtex5"
Entity <srl_fifo_rbu_f> analyzed. Unit <srl_fifo_rbu_f> generated.

Analyzing generic Entity <cntr_incr_decr_addn_f> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_FAMILY = "virtex5"
	C_SIZE = 5
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> in unit <cntr_incr_decr_addn_f>.
Entity <cntr_incr_decr_addn_f> analyzed. Unit <cntr_incr_decr_addn_f> generated.

Analyzing generic Entity <dynshreg_f> in library <proc_common_v2_00_a> (Architecture <behavioral>).
	C_DEPTH = 16
	C_DWIDTH = 34
	C_FAMILY = "virtex5"
Entity <dynshreg_f> analyzed. Unit <dynshreg_f> generated.

Analyzing generic Entity <read_buffer> in library <plbv46_plbv46_bridge_v1_01_a> (Architecture <imp>).
	C_BUS_CLOCK_RATIO = 1
	C_DEPTH = 16
	C_DWIDTH = 32
	C_FAMILY = "virtex5"
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/read_buffer.vhd" line 184: Unconnected output port 'Addr' of component 'srl_fifo_rbu_f'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/read_buffer.vhd" line 184: Unconnected output port 'Underflow' of component 'srl_fifo_rbu_f'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/read_buffer.vhd" line 184: Unconnected output port 'Overflow' of component 'srl_fifo_rbu_f'.
Entity <read_buffer> analyzed. Unit <read_buffer> generated.

Analyzing generic Entity <bridge_control_logic> in library <plbv46_plbv46_bridge_v1_01_a> (Architecture <imp>).
	C_AWIDTH = 32
	C_DWIDTH = 32
Entity <bridge_control_logic> analyzed. Unit <bridge_control_logic> generated.

Analyzing generic Entity <slave_buffer_interface> in library <plbv46_plbv46_bridge_v1_01_a> (Architecture <imp>).
	C_BUS_CLOCK_RATIO = 1
	C_NATIVE_DWIDTH = 32
	C_NUM_ADDR_RNG = 4
	C_PREFETCH_TIMEOUT = 10
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <slave_buffer_interface> analyzed. Unit <slave_buffer_interface> generated.

Analyzing generic Entity <slave_buffer_interface_fsm> in library <plbv46_plbv46_bridge_v1_01_a> (Architecture <imp>).
	C_BUS_CLOCK_RATIO = 1
	C_NATIVE_DWIDTH = 32
	C_PREFETCH_TIMEOUT = 10
	C_SPLB_DWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <slave_buffer_interface_fsm> analyzed. Unit <slave_buffer_interface_fsm> generated.

Analyzing generic Entity <reset_logic> in library <plbv46_plbv46_bridge_v1_01_a> (Architecture <imp>).
	C_BUS_CLOCK_RATIO = 1
	C_DWIDTH = 32
Entity <reset_logic> analyzed. Unit <reset_logic> generated.

Analyzing generic Entity <interrupt_generation_logic> in library <plbv46_plbv46_bridge_v1_01_a> (Architecture <imp>).
	C_FAMILY = "virtex5"
	C_NUM_ADDR_RNG = 4
	C_NUM_INTR = 6
	C_RNG0_HIGHADDR = "10110000000000000001111111111111"
	C_RNG1_HIGHADDR = "10101111111111111111111111111111"
	C_RNG2_HIGHADDR = "00010111111111111111111111111111"
	C_RNG3_HIGHADDR = "00100000010000001111111111111111"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <interrupt_generation_logic> analyzed. Unit <interrupt_generation_logic> generated.

Analyzing generic Entity <mux_onehot_f> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DW = 32
	C_FAMILY = "virtex5"
	C_NB = 4
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
Entity <mux_onehot_f> analyzed. Unit <mux_onehot_f> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <plb_compress_reg> in unit <plb_slave_attachment_indet> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <plb_abort_reg> in unit <plb_slave_attachment_indet> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <bridge_control_logic>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/bridge_control_logic.vhd".
WARNING:Xst:647 - Input <Bus2IP_Mst_Rearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <bridge_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | MPLB_clk (rising_edge)                         |
    | Reset              | MPLB_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | req                                            |
    | Power Up State     | req                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <IP2Bus_Mst_Addr>.
    Found 4-bit register for signal <IP2Bus_Mst_BE>.
    Found 1-bit register for signal <IP2Bus_Mst_Type>.
    Found 12-bit register for signal <IP2Bus_Mst_Length>.
    Found 1-bit register for signal <brdg_prefetch_cmplt_cs>.
    Found 1-bit register for signal <IP2Bus_MstRd_Req_cs>.
    Found 1-bit register for signal <IP2Bus_MstWr_Req_cs>.
    Found 1-bit register for signal <Sec_Mst_error_cs>.
    Found 1-bit register for signal <sec_read_complete_cs>.
    Found 1-bit register for signal <secondary_idle_cs>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  55 D-type flip-flop(s).
Unit <bridge_control_logic> synthesized.


Synthesizing Unit <reset_logic>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/reset_logic.vhd".
WARNING:Xst:1780 - Signal <mplb_rst_id4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mplb_rst_id3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mplb_rst_id2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mplb_rst_id1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <splbrst_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | SPLB_clk (rising_edge)                         |
    | Reset              | splbrst_cs$and0000 (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | sidle                                          |
    | Power Up State     | sidle                                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <mplbrst_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | SPLB_clk (rising_edge)                         |
    | Reset              | splbrst_cs$and0000 (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | midle                                          |
    | Power Up State     | midle                                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Sec_under_rst>.
    Found 1-bit register for signal <Secondary_Rst>.
    Found 1-bit register for signal <Primary_Rst>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   3 D-type flip-flop(s).
Unit <reset_logic> synthesized.


Synthesizing Unit <or_gate128_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128_1> synthesized.


Synthesizing Unit <or_gate128_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128_2> synthesized.


Synthesizing Unit <ipif_steer128>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer128.vhd".
WARNING:Xst:647 - Input <Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Decode_size1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Decode_size2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ipif_steer128> synthesized.


Synthesizing Unit <data_mirror_128_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/data_mirror_128.vhd".
WARNING:Xst:647 - Input <Addr_In> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <sig_addr_bits_A28_A29> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sig_addr_bit_A29> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sig_addr_bit_A28> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <data_mirror_128_1> synthesized.


Synthesizing Unit <interrupt_control>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/interrupt_control.vhd".
WARNING:Xst:647 - Input <Bus2IP_Data<1:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE<1:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<0:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<11:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<0:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<11:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <trans_reg_irpts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <trans_lvl_irpts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_priority_encode_value> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_pri_encode_present> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_irpt_status_value> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_irpt_status_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_irpt_pending_value> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_irpt_enable_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_interrupt_or> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Intr2Bus_WrAck>.
    Found 1-bit register for signal <Intr2Bus_RdAck>.
    Found 6-bit register for signal <ip_irpt_enable_reg>.
    Found 6-bit register for signal <ip_irpt_status_reg>.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_0$xor0000> created at line 788.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_1$xor0000> created at line 788.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_2$xor0000> created at line 788.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_3$xor0000> created at line 788.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_4$xor0000> created at line 788.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_5$xor0000> created at line 788.
    Found 1-bit register for signal <ipif_glbl_irpt_enable_reg>.
    Found 1-bit register for signal <irpt_rdack_d1>.
    Found 1-bit register for signal <irpt_wrack_d1>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <interrupt_control> synthesized.


Synthesizing Unit <be_reset_gen>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/be_reset_gen.vhd".
WARNING:Xst:647 - Input <Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <be_reset_gen> synthesized.


Synthesizing Unit <pselect_f_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_1> synthesized.


Synthesizing Unit <pselect_f_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<19:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_2> synthesized.


Synthesizing Unit <pselect_f_3>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<4:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_3> synthesized.


Synthesizing Unit <pselect_f_4>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<5:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_4> synthesized.


Synthesizing Unit <pselect_f_5>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_5> synthesized.


Synthesizing Unit <or_gate128_3>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128_3> synthesized.


Synthesizing Unit <or_gate128_4>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128_4> synthesized.


Synthesizing Unit <counter_f>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd".
    Found 6-bit register for signal <icount_out>.
    Found 6-bit addsub for signal <icount_out$addsub0000>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_f> synthesized.


Synthesizing Unit <data_width_adapter>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/data_width_adapter.vhd".
WARNING:Xst:647 - Input <Bus2Adptr_RdDBus<32:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <data_width_adapter> synthesized.


Synthesizing Unit <data_mirror_128_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/data_mirror_128.vhd".
WARNING:Xst:647 - Input <Mstr2Mirror_ABus<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_addr_bits_A28_A29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <data_mirror_128_2> synthesized.


Synthesizing Unit <llink_rd_backend_no_fifo>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd".
WARNING:Xst:647 - Input <PLB2LL_HdrFtr_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_WEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstRd_Vacancy<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_REM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_sg2ll_sof> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sig_mstrd_rem_invert> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_eof_has_been_written> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <llsm_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | llsm_cntl_state$or0000 (positive)              |
    | Reset type         | synchronous                                    |
    | Reset State        | ll_idle                                        |
    | Power Up State     | ll_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sig_llsm_2plb_dest_dsc>.
    Found 1-bit register for signal <sig_llsm_done>.
    Found 1-bit register for signal <sig_llsm_force_eof>.
    Found 1-bit register for signal <sig_llsm_force_sof>.
    Found 1-bit register for signal <sig_llsm_force_src_dsc>.
    Found 1-bit register for signal <sig_llsm_rdy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
Unit <llink_rd_backend_no_fifo> synthesized.


Synthesizing Unit <llink_wr_backend_no_fifo>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd".
WARNING:Xst:647 - Input <PLB2LL_HdrFtr_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWr_Occupancy<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_Clr_Data_Valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_Rdy_For_Ftr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_REN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_sop_rcvd_pulse> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_mstwr_sop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_mstwr_rem> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_mstwr_eop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <payload_start> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <payload_end> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_4> for signal <llsm_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | llsm_cntl_state$or0000 (positive)              |
    | Reset type         | synchronous                                    |
    | Reset State        | ll_idle                                        |
    | Power Up State     | ll_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sig_ll2plb_s_h_done>.
    Found 1-bit register for signal <sig_ll2plb_s_h_src_dsc>.
    Found 1-bit register for signal <sig_llsm_2plb_src_dsc>.
    Found 1-bit register for signal <sig_llsm_done>.
    Found 1-bit register for signal <sig_llsm_dst_dsc>.
    Found 1-bit register for signal <sig_llsm_force_dst_rdy>.
    Found 1-bit register for signal <sig_llsm_rdy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
Unit <llink_wr_backend_no_fifo> synthesized.


Synthesizing Unit <plb_mstr_addr_gen>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plb_mstr_addr_gen.vhd".
    Found 3-bit adder for signal <addr_plus_incr_lsb_unsigned>.
    Found 32-bit register for signal <current_address_unsigned>.
    Found 32-bit adder for signal <current_address_unsigned$addsub0000> created at line 275.
    Found 2-bit comparator lessequal for signal <current_be_i_0$cmp_ge0000> created at line 310.
    Found 3-bit comparator greater for signal <current_be_i_0$cmp_lt0000> created at line 310.
    Found 2-bit comparator lessequal for signal <current_be_i_1$cmp_ge0000> created at line 310.
    Found 3-bit comparator greater for signal <current_be_i_1$cmp_lt0000> created at line 310.
    Found 2-bit comparator lessequal for signal <current_be_i_2$cmp_ge0000> created at line 310.
    Found 3-bit comparator greater for signal <current_be_i_2$cmp_lt0000> created at line 310.
    Found 3-bit comparator greater for signal <current_be_i_3$cmp_lt0000> created at line 310.
    Found 12-bit register for signal <increment_reg_unsigned>.
    Found 4-bit register for signal <strt_be_reg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <plb_mstr_addr_gen> synthesized.


Synthesizing Unit <dynshreg_f>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd".
    Found 34-bit 16-to-1 multiplexer for signal <Dout>.
    Found 544-bit register for signal <data>.
INFO:Xst:738 - HDL ADVISOR - 544 flip-flops were inferred for signal <data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 544 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <dynshreg_f> synthesized.


Synthesizing Unit <slave_buffer_interface_fsm>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/slave_buffer_interface_fsm.vhd".
WARNING:Xst:647 - Input <RB_src_rdy_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RB_sof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_dst_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RB_src_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <sec_mst_error_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_phase_tout_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RB_dst_dsc_n_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RB_dst_dsc_n_cs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Prefetch_clr_d3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Prefetch_clr_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Prefetch_clr_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Prefetch_Req_d3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Prefetch_Req_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Prefetch_Req_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Posted_Wr_Req_d3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Posted_Wr_Req_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Posted_Wr_Req_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_5> for signal <write_cs>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 21                                             |
    | Inputs             | 8                                              |
    | Outputs            | 8                                              |
    | Clock              | SPLB_Clk (rising_edge)                         |
    | Reset              | SPLB_Rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | wridle                                         |
    | Power Up State     | wridle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <read_cs>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 15                                             |
    | Outputs            | 9                                              |
    | Clock              | SPLB_Clk (rising_edge)                         |
    | Reset              | SPLB_Rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | rdidle                                         |
    | Power Up State     | rdidle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 7-bit register for signal <burst_counter_cs>.
    Found 7-bit subtractor for signal <burst_counter_ns$addsub0000> created at line 601.
    Found 1-bit register for signal <Bus2IP_PselHit_d>.
    Found 1-bit register for signal <err_cs>.
    Found 1-bit register for signal <first_read_cs>.
    Found 1-bit register for signal <IP2Bus_Cond_Rd_cs>.
    Found 1-bit register for signal <IP2Bus_Error_cs>.
    Found 1-bit register for signal <IP2Bus_RdAck_cs>.
    Found 1-bit register for signal <IP2bus_RdRetry_cs>.
    Found 1-bit register for signal <IP2Bus_WrAck_cs>.
    Found 1-bit register for signal <posted_wr_progress_cs>.
    Found 1-bit register for signal <Posted_Wr_Req_cs>.
    Found 1-bit register for signal <Postedwr_clr_cs>.
    Found 1-bit register for signal <prefetch_clr_cs>.
    Found 1-bit register for signal <Prefetch_Req_cs>.
    Found 1-bit register for signal <RB_dst_rdy_n_cs>.
    Found 32-bit down counter for signal <tout_counter>.
    Found 1-bit register for signal <WB_eof_n_cs>.
    Found 1-bit register for signal <WB_sof_n_cs>.
    Found 1-bit register for signal <WB_src_rdy_n_cs>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <slave_buffer_interface_fsm> synthesized.


Synthesizing Unit <slave_buffer_interface>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/slave_buffer_interface.vhd".
WARNING:Xst:647 - Input <Bus2IP_PselHit<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_CS<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <BE_cap>.
    Found 32-bit register for signal <Bus2IP_Addr_cap>.
    Found 1-bit register for signal <Bus2IP_Burst_cap>.
    Found 7-bit register for signal <Bus2IP_BurstLength_cap>.
    Found 7-bit comparator equal for signal <prefetch_match$cmp_eq0000> created at line 379.
    Found 32-bit comparator equal for signal <prefetch_match$cmp_eq0001> created at line 379.
    Found 1-bit xor2 for signal <prefetch_match$xor0000> created at line 379.
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <slave_buffer_interface> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Clear_RW_CE_Reg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrFIFO_WrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SESR_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UserIP_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RdFIFO_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SESR_WrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UserIP_Wrack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RdFIFO_WrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrFIFO_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset_WrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <CS_Size4_i_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CS_Size3_i_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Addr_Out_S_H<4:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <burst_support>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/burst_support.vhd".
WARNING:Xst:647 - Input <WrBuf_wen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Num_Data_Beats<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Req_Active> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <cntl_cntup> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <cntl_done_reg>.
    Found 1-bit register for signal <resp_done_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <burst_support> synthesized.


Synthesizing Unit <flex_addr_cntr_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <xfer_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <be_extended> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <flex_addr_cntr_1> synthesized.


Synthesizing Unit <flex_addr_cntr_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <xfer_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <be_extended> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <flex_addr_cntr_2> synthesized.


Synthesizing Unit <rd_wr_calc_burst>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/rd_wr_calc_burst.vhd".
WARNING:Xst:647 - Input <IP2Mst_Length<10:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_ip2bus_wr_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cmd_is_valid_s1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cmd_is_valid_s0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parent_dbeats_remaining_slv<0:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <sig_calc_op>.
    Found 16x4-bit ROM for signal <sig_flburst_cnt>.
    Found 1-bit register for signal <dbeat_cnt_almost_done_reg>.
    Found 5-bit comparator lessequal for signal <dbeat_cnt_done$cmp_le0000> created at line 797.
    Found 1-bit register for signal <dbeat_cnt_done_reg>.
    Found 5-bit down counter for signal <dbeat_count>.
    Found 5-bit comparator greater for signal <dbeat_count$cmp_gt0000> created at line 770.
    Found 1-bit register for signal <doing_a_fl_burst_reg>.
    Found 1-bit register for signal <doing_a_single_reg>.
    Found 1-bit register for signal <parent_cmd_done>.
    Found 12-bit down counter for signal <parent_dbeats_remaining>.
    Found 12-bit comparator less for signal <parent_dbeats_remaining_lt_MFBDBs_0$cmp_lt0000> created at line 424.
    Found 1-bit register for signal <parent_xfer_flburst_reg>.
    Found 1-bit register for signal <parent_xfer_single_reg>.
    Found 4-bit register for signal <sig_be_reg>.
    Found 1-bit register for signal <sig_cmd_has_been_queued>.
    Found 1-bit register for signal <sig_cmd_init>.
    Found 1-bit register for signal <sig_cmd_is_valid>.
    Found 1-bit register for signal <sig_combined_ack_reg>.
    Found 1-bit register for signal <sig_ip2bus_rd_reg>.
    Found 1-bit register for signal <sig_rdack_reg>.
    Found 1-bit register for signal <sig_wrack_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <rd_wr_calc_burst> synthesized.


Synthesizing Unit <cntr_incr_decr_addn_f>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
WARNING:Xst:646 - Signal <cry<5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit xor2 for signal <hsum_A>.
Unit <cntr_incr_decr_addn_f> synthesized.


Synthesizing Unit <mux_onehot_f>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd".
Unit <mux_onehot_f> synthesized.


Synthesizing Unit <interrupt_generation_logic>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/interrupt_generation_logic.vhd".
WARNING:Xst:647 - Input <Bus2IP_PselHit<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <bus2ip_pselhit_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit subtractor for signal <$sub0000> created at line 225.
    Found 1-bit register for signal <bar_intr>.
    Found 32-bit subtractor for signal <bar_intr$addsub0000> created at line 225.
    Found 32-bit comparator greatequal for signal <bar_intr$cmp_ge0000> created at line 225.
    Found 1-bit register for signal <mplb_rst_intr_d1>.
    Found 1-bit register for signal <mplb_rst_intr_d2>.
    Found 32-bit register for signal <rng_sel_i>.
    Found 1-bit register for signal <splb_rst_intr_d1>.
    Found 1-bit register for signal <splb_rst_intr_d2>.
    Summary:
	inferred  37 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <interrupt_generation_logic> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:646 - Signal <s_h_size<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_128> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <addr_reg_cntr_brst_flex_1> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:646 - Signal <s_h_size<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_128> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <addr_reg_cntr_brst_flex_2> synthesized.


Synthesizing Unit <rd_wr_controller>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/rd_wr_controller.vhd".
WARNING:Xst:647 - Input <Wr_LL2PLB_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Src_Dsc_Rcvd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Sof> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Sop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_Dest_Dsc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_FIFO_Almost_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sm_wr_get_new_cmd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sm_set_wr_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sm_set_rd_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sm_rd_get_new_cmd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_this_cmd_almost_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_single_in_progress> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_req_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_parent_is_flburst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_length_is_zero> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cmd_burst_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_7> for signal <sm_wrcntl_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | sm_wrcntl_state$or0000 (positive)              |
    | Reset type         | synchronous                                    |
    | Reset State        | wr_idle                                        |
    | Power Up State     | wr_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <sm_rdcntl_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 17                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | sm_wrcntl_state$or0000 (positive)              |
    | Reset type         | synchronous                                    |
    | Reset State        | rd_idle                                        |
    | Power Up State     | rd_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <plb_mrddack_reg>.
    Found 32-bit register for signal <plb_mrddbus_reg>.
    Found 1-bit register for signal <plb_mrderr_reg>.
    Found 1-bit register for signal <plb_mwrdack_reg>.
    Found 1-bit register for signal <plb_mwrerr_reg>.
    Found 1-bit register for signal <sig_calc_new_req>.
    Found 4-bit register for signal <sig_cmd_be_out_reg>.
    Found 1-bit register for signal <sig_cmd_rnw_out_reg>.
    Found 4-bit register for signal <sig_cmd_size_out_reg>.
    Found 1-bit register for signal <sig_new_ip_req>.
    Found 1-bit register for signal <sig_new_ip_req_done>.
    Found 1-bit register for signal <sig_rdll2plb_done_reg>.
    Found 4-bit register for signal <sig_rdllink_rem_reg>.
    Found 1-bit register for signal <sig_wr_last_dbeat_queued>.
    Found 32-bit register for signal <sig_wrdata_reg>.
    Found 1-bit register for signal <sig_wrll2plb_done_reg>.
    Found 1-bit register for signal <sm_ip_rd_cmplt>.
    Found 1-bit register for signal <sm_ip_wr_cmplt>.
    Found 1-bit register for signal <sm_plb_ld_wrdata_reg>.
    Found 1-bit register for signal <sm_post_rdreq>.
    Found 1-bit register for signal <sm_post_wrreq>.
    Found 1-bit register for signal <sm_rd_llink_activate>.
    Found 1-bit register for signal <sm_rdllink_dsc>.
    Found 1-bit register for signal <sm_wr_llink_activate>.
    Found 1-bit register for signal <sm_wrllink_dsc>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  96 D-type flip-flop(s).
Unit <rd_wr_controller> synthesized.


Synthesizing Unit <srl_fifo_rbu_f>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
    Found 1-bit register for signal <FIFO_Full>.
    Found 1-bit register for signal <overflow_i>.
    Found 31-bit comparator greatequal for signal <overflow_i$cmp_ge0000> created at line 263.
    Found 1-bit register for signal <underflow_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f> synthesized.


Synthesizing Unit <plbv46_master_burst>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plbv46_master_burst.vhd".
WARNING:Xst:647 - Input <PLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <sig_internal_wrdbus> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <plbv46_master_burst> synthesized.


Synthesizing Unit <write_buffer>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/write_buffer.vhd".
WARNING:Xst:647 - Input <Bfd_src_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bfs_dst_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <bfs_src_rdy_n_d3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bfs_src_rdy_n_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bfs_src_rdy_n_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bfs_sof_n_i_d3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bfs_sof_n_i_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bfs_sof_n_i_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bfs_sof_n_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bfs_eof_n_i_d3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bfs_eof_n_i_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bfs_eof_n_i_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bfs_eof_n_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bfs_data_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <write_buffer> synthesized.


Synthesizing Unit <read_buffer>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/read_buffer.vhd".
WARNING:Xst:647 - Input <Bfd_src_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bfs_dst_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <bfd_dst_rdy_n_d3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bfd_dst_rdy_n_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bfd_dst_rdy_n_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <read_buffer> synthesized.


Synthesizing Unit <plb_slave_attachment_indet>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/plb_slave_attachment_indet.vhd".
WARNING:Xst:647 - Input <MUX2SA_ToutSup> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wrreq_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <write_cntrl_flush> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <write_cntrl_burst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wrbuffer_wren> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wrbuf_goingfull> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wrbuf_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <wrbterm_cleanup> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <wr_dphase_active_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <wr_dphase_active> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <wr_data_ack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_data_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buf_wren2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buf_rden_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buf_rden> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buf_move_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buf_empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buf_done_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buf_done_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buf_data_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buf_data_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_i_dly1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrbterm_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sl_data_ack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <single_transfer_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_rd_data_ack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sig_decode_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cond_wr_abort> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_data_xfer> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_burst_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_wrprim_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_wrpendreq_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_wrpendpri_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_wrdbus_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_wrburst_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_size_sh_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_savalid_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_reqpri_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_rdprim_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_rdpendreq_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_rdpendpri_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_pavalid_reg_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_ordered_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_msize_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_lockerr_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_guarded_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_compress_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_buslock_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb_abort_dphase_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mux2sa_bterm_sh> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <line_done_dly1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <line_count_done_hold> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <line_count_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <line_count_almostdone_hold> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <line_count_almostdone> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <last_wr_data_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <last_wr_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <last_read_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <inhibit_wrburst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fixed_dbeat_cnt<31:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control_done_strb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control_done_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clear_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_wr_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_addr_match> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrburst_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <brstlength_i<0:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_flush_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cntr_clken_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Response_ack_dly1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Bus2IP_DWidth4_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Bus2IP_DWidth3_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <master_id<0>> equivalent to <Bus2IP_masterID_i<0>> has been removed
    Register <plb_rnw_sh_reg> equivalent to <bus2ip_rnw_i> has been removed
INFO:Xst:1799 - State pbrd_single_init is never reached in FSM <plb_read_cntl_state>.
INFO:Xst:1799 - State pbrd_burst_init is never reached in FSM <plb_read_cntl_state>.
    Found finite state machine <FSM_9> for signal <plb_read_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbrd_idle                                      |
    | Power Up State     | pbrd_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <addr_cntl_state_cs>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <plb_write_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbwr_idle                                      |
    | Power Up State     | pbwr_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 1-bit register for signal <burst_transfer_reg>.
    Found 7-bit register for signal <burstlength_i>.
    Found 1-bit register for signal <Bus2IP_masterID_i<0>>.
    Found 1-bit register for signal <bus2ip_rdburst_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_size_i>.
    Found 3-bit register for signal <bus2ip_type_i>.
    Found 1-bit register for signal <Bus2IP_WrBurst_i>.
    Found 1-bit register for signal <cacheln_burst_reg>.
    Found 1-bit register for signal <clear_sl_rd_busy>.
    Found 4-bit down counter for signal <data_cycle_cnt_vect>.
    Found 1-bit register for signal <extend_wr_busy>.
    Found 8-bit adder carry out for signal <fixed_dbeat_cnt$addsub0000> created at line 4414.
    Found 4-bit register for signal <plb_be_reg>.
    Found 1-bit register for signal <plb_masterid_reg<0>>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rdburst_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <rd_dphase_active>.
    Found 1-bit register for signal <read_wait4go_condition_reg>.
    Found 10-bit register for signal <sa2mirror_rdaddr_i>.
    Found 2-bit register for signal <sa2mirror_sh_size_i>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sig_inhib_Addr_cntr_ld>.
    Found 1-bit register for signal <sig_kickoff_dphase>.
    Found 1-bit register for signal <sl_addrack_i>.
    Found 1-bit register for signal <sl_busy>.
    Found 2-bit register for signal <sl_mbusy_i>.
    Found 2-bit register for signal <sl_mrderr_i>.
    Found 1-bit register for signal <sl_rdbterm_i>.
    Found 1-bit register for signal <sl_rdcomp_i>.
    Found 1-bit register for signal <sl_rddack_i>.
    Found 32-bit register for signal <sl_rddbus1_i>.
    Found 4-bit register for signal <sl_rdwdaddr_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wait_i>.
    Found 1-bit register for signal <write_wait4go_condition_reg>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 103 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <plb_slave_attachment_indet> synthesized.


Synthesizing Unit <plbv46_slave>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_01_a/hdl/vhdl/plbv46_slave.vhd".
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_BTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_PostedWrInh> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute<9:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <status_reply_or<5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SA2Steer_Addr_full_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Mirror2Steer_Data_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_WrAck> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_ToutSup> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_Retry> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_RdAck> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_Error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IRPT2Bus_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IP2Bus_AddrSel_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_type_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_size_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_masterID_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_SSize_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_Freeze_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Bus2IP_BE_sa> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <plbv46_slave> synthesized.


Synthesizing Unit <plbv46_plbv46_bridge>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_01_a/hdl/vhdl/plbv46_plbv46_bridge.vhd".
WARNING:Xst:1780 - Signal <write_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <brdg_prefetch_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <IP2Bus_ToutSup> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <IP2Bus_MstWr_rem> is used but never assigned. This sourceless signal will be automatically connected to value 1111.
WARNING:Xst:646 - Signal <Bus2IP_Clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <plbv46_plbv46_bridge> synthesized.


Synthesizing Unit <mb4_plb_bridge_wrapper>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/mb4_plb_bridge_wrapper.vhd".
Unit <mb4_plb_bridge_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 8
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 6-bit addsub                                          : 2
 7-bit subtractor                                      : 1
 8-bit adder carry out                                 : 1
 8-bit subtractor                                      : 1
# Counters                                             : 4
 12-bit down counter                                   : 1
 32-bit down counter                                   : 1
 4-bit down counter                                    : 1
 5-bit down counter                                    : 1
# Registers                                            : 222
 1-bit register                                        : 161
 10-bit register                                       : 1
 12-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 2
 32-bit register                                       : 6
 34-bit register                                       : 32
 4-bit register                                        : 11
 6-bit register                                        : 3
 7-bit register                                        : 3
# Comparators                                          : 15
 12-bit comparator less                                : 1
 2-bit comparator lessequal                            : 3
 3-bit comparator greater                              : 4
 31-bit comparator greatequal                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 1
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 1
# Multiplexers                                         : 2
 34-bit 16-to-1 multiplexer                            : 2
# Xors                                                 : 17
 1-bit xor2                                            : 17

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_11> for best encoding.
Optimizing FSM <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_write_cntl_state/FSM> on signal <plb_write_cntl_state[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 pbwr_idle        | 00
 pbwr_cond_write  | 01
 pbwr_single      | 10
 pbwr_burst_fixed | 11
------------------------------
Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/addr_cntl_state_cs/FSM> on signal <addr_cntl_state_cs[1:8]> with one-hot encoding.
---------------------------
 State         | Encoding
---------------------------
 validate_req  | 00000001
 rearbitrate   | 00000010
 gen_wait      | 00000100
 rd_go_prewait | 00001000
 rd_go_wait    | 01000000
 wr_go_prewait | 00010000
 wr_go_wait    | 10000000
 gen_addrack   | 00100000
---------------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_read_cntl_state/FSM> on signal <plb_read_cntl_state[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 pbrd_idle        | 00
 pbrd_single_init | unreached
 pbrd_single      | 11
 pbrd_burst_init  | unreached
 pbrd_burst_fixed | 01
 pbread_flush     | 10
------------------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/sm_rdcntl_state/FSM> on signal <sm_rdcntl_state[1:3]> with sequential encoding.
----------------------------------
 State                | Encoding
----------------------------------
 rd_idle              | 000
 rd_cmd_calc          | 001
 rd_wait_addrack      | 010
 rd_dphase            | 011
 rd_chk_done          | 101
 rd_llink_discontinue | 100
 rd_wait_on_tmout_clr | 110
----------------------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/sm_wrcntl_state/FSM> on signal <sm_wrcntl_state[1:3]> with sequential encoding.
----------------------------------
 State                | Encoding
----------------------------------
 wr_idle              | 000
 wr_cmd_calc          | 001
 wr_wait_addrack      | 010
 wr_dphase            | 011
 wr_chk_done          | 101
 wr_llink_discontinue | 100
 wr_wait_on_tmout_clr | 110
----------------------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <mb4_plb_bridge/X_SLAVE_BUFFER_IF/SLAVE_BUFFER_INTERFACE_FSM/read_cs/FSM> on signal <read_cs[1:3]> with sequential encoding.
-----------------------
 State     | Encoding
-----------------------
 rdidle    | 000
 rdreq     | 001
 rdretry   | 011
 read_busy | 101
 pftmatch  | 010
 read1     | 110
 rd_error  | 100
 read_comp | 111
-----------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <mb4_plb_bridge/X_SLAVE_BUFFER_IF/SLAVE_BUFFER_INTERFACE_FSM/write_cs/FSM> on signal <write_cs[1:3]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 wridle      | 000
 wrsof       | 001
 write1      | 010
 write2      | 100
 writebar    | 110
 write_pipe  | 101
 write_pipe1 | 011
 write_comp  | 111
-------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <mb4_plb_bridge/X_PLBV46_MASTER/I_WR_LLINK/llsm_cntl_state/FSM> on signal <llsm_cntl_state[1:2]> with gray encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ll_idle            | 00
 ll_go              | 01
 ll_src_discontinue | 11
 ll_dst_discontinue | 10
--------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_LLINK/llsm_cntl_state/FSM> on signal <llsm_cntl_state[1:2]> with gray encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ll_idle            | 00
 ll_go              | 01
 ll_src_discontinue | 10
 ll_dst_discontinue | 11
--------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <mb4_plb_bridge/X_RESET_LOGIC/mplbrst_cs/FSM> on signal <mplbrst_cs[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 midle        | 00
 sec_read_com | 11
 mplbrst      | 01
--------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <mb4_plb_bridge/X_RESET_LOGIC/splbrst_cs/FSM> on signal <splbrst_cs[1:2]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 sidle      | 00
 sreadwrite | 11
 splbrst    | 01
------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <mb4_plb_bridge/X_BRIDGE_CONTROL/bridge_cs/FSM> on signal <bridge_cs[1:3]> with user encoding.
--------------------
 State  | Encoding
--------------------
 req    | 000
 cmd    | 001
 wr     | 010
 rd     | 011
 fufill | 100
--------------------
WARNING:Xst:2404 -  FFs/Latches <strt_be_reg<0:-1>> (without init value) have a constant value of 0 in block <plb_mstr_addr_gen>.
WARNING:Xst:2404 -  FFs/Latches <increment_reg_unsigned<0:2>> (without init value) have a constant value of 0 in block <plb_mstr_addr_gen>.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment /opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

Synthesizing (advanced) Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_3_LPM_DFF_3>.
The following registers are absorbed into accumulator <current_address_unsigned>: 1 register on signal <plb_mstr_addr_gen>.
Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_3_LPM_DFF_3> synthesized (advanced).

Synthesizing (advanced) Unit <dynshreg_f>.
	Found 16-bit dynamic shift register for signal <Dout<33>>.
	Found 16-bit dynamic shift register for signal <Dout<32>>.
	Found 16-bit dynamic shift register for signal <Dout<31>>.
	Found 16-bit dynamic shift register for signal <Dout<30>>.
	Found 16-bit dynamic shift register for signal <Dout<29>>.
	Found 16-bit dynamic shift register for signal <Dout<28>>.
	Found 16-bit dynamic shift register for signal <Dout<27>>.
	Found 16-bit dynamic shift register for signal <Dout<26>>.
	Found 16-bit dynamic shift register for signal <Dout<25>>.
	Found 16-bit dynamic shift register for signal <Dout<24>>.
	Found 16-bit dynamic shift register for signal <Dout<23>>.
	Found 16-bit dynamic shift register for signal <Dout<22>>.
	Found 16-bit dynamic shift register for signal <Dout<21>>.
	Found 16-bit dynamic shift register for signal <Dout<20>>.
	Found 16-bit dynamic shift register for signal <Dout<19>>.
	Found 16-bit dynamic shift register for signal <Dout<18>>.
	Found 16-bit dynamic shift register for signal <Dout<17>>.
	Found 16-bit dynamic shift register for signal <Dout<16>>.
	Found 16-bit dynamic shift register for signal <Dout<15>>.
	Found 16-bit dynamic shift register for signal <Dout<14>>.
	Found 16-bit dynamic shift register for signal <Dout<13>>.
	Found 16-bit dynamic shift register for signal <Dout<12>>.
	Found 16-bit dynamic shift register for signal <Dout<11>>.
	Found 16-bit dynamic shift register for signal <Dout<10>>.
	Found 16-bit dynamic shift register for signal <Dout<9>>.
	Found 16-bit dynamic shift register for signal <Dout<8>>.
	Found 16-bit dynamic shift register for signal <Dout<7>>.
	Found 16-bit dynamic shift register for signal <Dout<6>>.
	Found 16-bit dynamic shift register for signal <Dout<5>>.
	Found 16-bit dynamic shift register for signal <Dout<4>>.
	Found 16-bit dynamic shift register for signal <Dout<3>>.
	Found 16-bit dynamic shift register for signal <Dout<2>>.
	Found 16-bit dynamic shift register for signal <Dout<1>>.
	Found 16-bit dynamic shift register for signal <Dout<0>>.
Unit <dynshreg_f> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 12
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 7
 3-bit adder                                           : 1
 32-bit subtractor                                     : 1
 6-bit addsub                                          : 2
 7-bit subtractor                                      : 1
 8-bit adder carry out                                 : 1
 8-bit subtractor                                      : 1
# Counters                                             : 4
 12-bit down counter                                   : 1
 32-bit down counter                                   : 1
 4-bit down counter                                    : 1
 5-bit down counter                                    : 1
# Accumulators                                         : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 673
 Flip-Flops                                            : 673
# Shift Registers                                      : 68
 16-bit dynamic shift register                         : 68
# Comparators                                          : 15
 12-bit comparator less                                : 1
 2-bit comparator lessequal                            : 3
 3-bit comparator greater                              : 4
 31-bit comparator greatequal                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 1
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 1
# Xors                                                 : 17
 1-bit xor2                                            : 17

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <increment_reg_unsigned_2> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_1> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burstlength_i_6> (without init value) has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <burstlength_i_5> (without init value) has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <addr_cntl_state_cs_FSM_FFd7> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <sl_rearbitrate_i> 
WARNING:Xst:1710 - FF/Latch <sig_llsm_force_sof> (without init value) has a constant value of 0 in block <llink_rd_backend_no_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <CONTROL_DBEAT_CNTR_I/icount_out_5> of sequential type is unconnected in block <burst_support>.
WARNING:Xst:2677 - Node <RESPONSE_DBEAT_CNTR_I/icount_out_5> of sequential type is unconnected in block <burst_support>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_RD_BUFFER/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_RD_BUFFER/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_WR_BUFFER/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_WR_BUFFER/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
INFO:Xst:2261 - The FF/Latch <sl_addrack_i> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <set_sl_busy> 

Optimizing unit <mb4_plb_bridge_wrapper> ...

Optimizing unit <bridge_control_logic> ...

Optimizing unit <interrupt_control> ...

Optimizing unit <llink_rd_backend_no_fifo> ...

Optimizing unit <llink_wr_backend_no_fifo> ...

Optimizing unit <plb_mstr_addr_gen> ...

Optimizing unit <dynshreg_f> ...

Optimizing unit <slave_buffer_interface_fsm> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <flex_addr_cntr_1> ...

Optimizing unit <flex_addr_cntr_2> ...

Optimizing unit <cntr_incr_decr_addn_f> ...

Optimizing unit <mux_onehot_f> ...

Optimizing unit <slave_buffer_interface> ...

Optimizing unit <burst_support> ...

Optimizing unit <rd_wr_calc_burst> ...

Optimizing unit <interrupt_generation_logic> ...

Optimizing unit <addr_reg_cntr_brst_flex_1> ...

Optimizing unit <addr_reg_cntr_brst_flex_2> ...

Optimizing unit <rd_wr_controller> ...

Optimizing unit <plb_slave_attachment_indet> ...
INFO:Xst:2261 - The FF/Latch <addr_cntl_state_cs_FSM_FFd3> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <sl_addrack_i> 
INFO:Xst:2261 - The FF/Latch <addr_cntl_state_cs_FSM_FFd3> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <sl_addrack_i> 
INFO:Xst:2261 - The FF/Latch <plb_read_cntl_state_FSM_FFd2> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <rd_dphase_active> 
INFO:Xst:2261 - The FF/Latch <plb_read_cntl_state_FSM_FFd2> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <rd_dphase_active> 

Optimizing unit <plbv46_slave> ...
WARNING:Xst:1710 - FF/Latch <mb4_plb_bridge/X_BRIDGE_CONTROL/IP2Bus_Mst_Length_0> (without init value) has a constant value of 0 in block <mb4_plb_bridge_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mb4_plb_bridge/X_BRIDGE_CONTROL/IP2Bus_Mst_Length_1> (without init value) has a constant value of 0 in block <mb4_plb_bridge_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mb4_plb_bridge/X_BRIDGE_CONTROL/IP2Bus_Mst_Length_2> (without init value) has a constant value of 0 in block <mb4_plb_bridge_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mb4_plb_bridge/X_BRIDGE_CONTROL/IP2Bus_Mst_Length_3> (without init value) has a constant value of 0 in block <mb4_plb_bridge_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mb4_plb_bridge/X_BRIDGE_CONTROL/IP2Bus_Mst_Length_4> (without init value) has a constant value of 0 in block <mb4_plb_bridge_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mb4_plb_bridge/X_SLAVE_BUFFER_IF/SLAVE_BUFFER_INTERFACE_FSM/burst_counter_cs_6> (without init value) has a constant value of 0 in block <mb4_plb_bridge_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mb4_plb_bridge/X_SLAVE_BUFFER_IF/SLAVE_BUFFER_INTERFACE_FSM/burst_counter_cs_5> (without init value) has a constant value of 0 in block <mb4_plb_bridge_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mb4_plb_bridge/X_SLAVE_BUFFER_IF/Bus2IP_BurstLength_cap_5> (without init value) has a constant value of 0 in block <mb4_plb_bridge_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mb4_plb_bridge/X_SLAVE_BUFFER_IF/Bus2IP_BurstLength_cap_6> (without init value) has a constant value of 0 in block <mb4_plb_bridge_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/sig_cmd_size_out_reg_1> (without init value) has a constant value of 0 in block <mb4_plb_bridge_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/sig_cmd_size_out_reg_3> (without init value) has a constant value of 0 in block <mb4_plb_bridge_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/cntl_done_reg> (without init value) has a constant value of 0 in block <mb4_plb_bridge_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_BRIDGE_CONTROL/IP2Bus_Mst_Length_10> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_BRIDGE_CONTROL/IP2Bus_Mst_Length_11> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_LLINK/sig_llsm_2plb_dest_dsc> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_LLINK/sig_llsm_rdy> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_LLINK/sig_llsm_force_src_dsc> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_MASTER/I_WR_LLINK/sig_ll2plb_s_h_src_dsc> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_MASTER/I_WR_LLINK/sig_llsm_2plb_src_dsc> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_MASTER/I_WR_LLINK/sig_llsm_rdy> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_MASTER/I_WR_LLINK/sig_llsm_dst_dsc> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_WR_BUFFER/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_RD_BUFFER/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_SLAVE_BUFFER_IF/SLAVE_BUFFER_INTERFACE_FSM/WB_sof_n_cs> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_almost_done_reg> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/sig_rdllink_rem_reg_0> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/sig_rdllink_rem_reg_1> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/sig_rdllink_rem_reg_2> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/sig_rdllink_rem_reg_3> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/bus2ip_size_i_3> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/bus2ip_size_i_2> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/bus2ip_size_i_1> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/bus2ip_size_i_0> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/sa2mirror_sh_size_i_1> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/sa2mirror_sh_size_i_0> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/bus2ip_type_i_2> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/bus2ip_type_i_1> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/bus2ip_type_i_0> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_9> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_8> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_7> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_6> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_5> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_4> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_3> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_2> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_1> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_0> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/icount_out_0> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/icount_out_1> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/icount_out_2> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/icount_out_3> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.
WARNING:Xst:2677 - Node <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/icount_out_4> of sequential type is unconnected in block <mb4_plb_bridge_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_rdack_reg> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch, which will be removed : <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/plb_mrddack_reg> 
INFO:Xst:2261 - The FF/Latch <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/sig_cmd_size_out_reg_0> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch, which will be removed : <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/sig_cmd_size_out_reg_2> 
INFO:Xst:2261 - The FF/Latch <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_wrack_reg> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch, which will be removed : <mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/plb_mwrdack_reg> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> in Unit <mb4_plb_bridge_wrapper> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> 
FlipFlop mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mb4_plb_bridge_wrapper> :
	Found 2-bit shift register for signal <mb4_plb_bridge/X_INTERRUPT_LOGIC/splb_rst_intr_d2>.
	Found 2-bit shift register for signal <mb4_plb_bridge/X_INTERRUPT_LOGIC/mplb_rst_intr_d2>.
Unit <mb4_plb_bridge_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 722
 Flip-Flops                                            : 722
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/mb4_plb_bridge_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 591

Cell Usage :
# BELS                             : 1249
#      GND                         : 1
#      INV                         : 34
#      LUT1                        : 30
#      LUT2                        : 83
#      LUT3                        : 108
#      LUT4                        : 175
#      LUT5                        : 149
#      LUT6                        : 246
#      MUXCY                       : 231
#      MUXCY_L                     : 10
#      MUXF7                       : 23
#      VCC                         : 1
#      XORCY                       : 158
# FlipFlops/Latches                : 724
#      FD                          : 37
#      FDE                         : 34
#      FDR                         : 235
#      FDRE                        : 367
#      FDRS                        : 18
#      FDRSE                       : 14
#      FDS                         : 19
# Shift Registers                  : 68
#      SRLC16E                     : 68
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             724  out of  44800     1%  
 Number of Slice LUTs:                  893  out of  44800     1%  
    Number used as Logic:               825  out of  44800     1%  
    Number used as Memory:               68  out of  13120     0%  
       Number used as SRL:               68

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1228
   Number with an unused Flip Flop:     504  out of   1228    41%  
   Number with an unused LUT:           335  out of   1228    27%  
   Number of fully used LUT-FF pairs:   389  out of   1228    31%  
   Number of unique control sets:        98

IO Utilization: 
 Number of IOs:                         591
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                      | Load  |
-----------------------------------+------------------------------------------------------------+-------+
SPLB_Clk                           | NONE(mb4_plb_bridge/X_RD_BUFFER/I_SRL_FIFO_RBU_F/FIFO_Full)| 560   |
MPLB_Clk                           | NONE(mb4_plb_bridge/X_BRIDGE_CONTROL/bridge_cs_FSM_FFd2)   | 232   |
-----------------------------------+------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.948ns (Maximum Frequency: 168.124MHz)
   Minimum input arrival time before clock: 2.257ns
   Maximum output required time after clock: 2.475ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 5.948ns (frequency: 168.124MHz)
  Total number of paths / destination ports: 52215 / 1417
-------------------------------------------------------------------------
Delay:               5.948ns (Levels of Logic = 8)
  Source:            mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_type_reg_1 (FF)
  Destination:       mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_type_reg_1 to mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.471   0.789  mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_type_reg_1 (mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_type_reg_1)
     LUT4:I0->O            1   0.094   0.576  mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/valid_request_and000091_SW0 (N207)
     LUT6:I4->O           21   0.094   0.588  mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/valid_request_and000091 (mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/valid_request)
     LUT5:I4->O            1   0.094   0.710  mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/cntx21 (mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/cntx2)
     LUT4:I1->O            1   0.094   0.000  mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_LUT0 (mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<0>)
     MUXCY:S->O            1   0.372   0.000  mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY0 (mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<1>)
     XORCY:CI->O           5   0.357   0.732  mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_XOR1 (mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<1>)
     LUT4:I1->O            1   0.094   0.789  mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_BE_GEN_LUT0 (mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/decoded_be<0>)
     LUT4:I0->O            1   0.094   0.000  mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3 (mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/be_next<0>)
     FDRSE:D                  -0.018          mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
    ----------------------------------------
    Total                      5.948ns (1.764ns logic, 4.184ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPLB_Clk'
  Clock period: 4.578ns (frequency: 218.436MHz)
  Total number of paths / destination ports: 2795 / 401
-------------------------------------------------------------------------
Delay:               4.578ns (Levels of Logic = 4)
  Source:            mb4_plb_bridge/X_BRIDGE_CONTROL/bridge_cs_FSM_FFd3 (FF)
  Destination:       mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_done_reg (FF)
  Source Clock:      MPLB_Clk rising
  Destination Clock: MPLB_Clk rising

  Data Path: mb4_plb_bridge/X_BRIDGE_CONTROL/bridge_cs_FSM_FFd3 to mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_done_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            20   0.471   0.893  mb4_plb_bridge/X_BRIDGE_CONTROL/bridge_cs_FSM_FFd3 (mb4_plb_bridge/X_BRIDGE_CONTROL/bridge_cs_FSM_FFd3)
     LUT4:I0->O           22   0.094   1.182  mb4_plb_bridge/X_BRIDGE_CONTROL/Addr_phase_tout11 (mb4_plb_bridge/IP2Bus_Mst_Reset)
     LUT6:I0->O            3   0.094   1.080  mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_almost_done_reg_and00001 (mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_almost_done_reg_and0000)
     LUT6:I0->O            1   0.094   0.576  mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_done_reg_mux0000 (mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_done_reg_mux0000)
     LUT6:I4->O            1   0.094   0.000  mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_done_reg_rstpot (mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_done_reg_rstpot)
     FDR:D                    -0.018          mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_done_reg
    ----------------------------------------
    Total                      4.578ns (0.847ns logic, 3.731ns route)
                                       (18.5% logic, 81.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 180 / 146
-------------------------------------------------------------------------
Offset:              2.257ns (Levels of Logic = 5)
  Source:            PLB_MWrDAck (PAD)
  Destination:       mb4_plb_bridge/X_WR_BUFFER/I_SRL_FIFO_RBU_F/FIFO_Full (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: PLB_MWrDAck to mb4_plb_bridge/X_WR_BUFFER/I_SRL_FIFO_RBU_F/FIFO_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I4->O            1   0.094   0.000  mb4_plb_bridge/X_WR_BUFFER/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Mxor_hsum_A<0>_Result1 (mb4_plb_bridge/X_WR_BUFFER/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/hsum_A<0>)
     MUXCY_L:S->LO         1   0.372   0.000  mb4_plb_bridge/X_WR_BUFFER/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I (mb4_plb_bridge/X_WR_BUFFER/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/cry<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  mb4_plb_bridge/X_WR_BUFFER/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I (mb4_plb_bridge/X_WR_BUFFER/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/cry<2>)
     XORCY:CI->O           2   0.357   1.074  mb4_plb_bridge/X_WR_BUFFER/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I (mb4_plb_bridge/X_WR_BUFFER/I_SRL_FIFO_RBU_F/addr_i_p1<2>)
     LUT6:I0->O            1   0.094   0.000  mb4_plb_bridge/X_WR_BUFFER/I_SRL_FIFO_RBU_F/FIFO_Full_rstpot1 (mb4_plb_bridge/X_WR_BUFFER/I_SRL_FIFO_RBU_F/FIFO_Full_rstpot)
     FD:D                     -0.018          mb4_plb_bridge/X_WR_BUFFER/I_SRL_FIFO_RBU_F/FIFO_Full
    ----------------------------------------
    Total                      2.257ns (1.183ns logic, 1.074ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 182 / 135
-------------------------------------------------------------------------
Offset:              1.793ns (Levels of Logic = 2)
  Source:            PLB_MRdDAck (PAD)
  Destination:       mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_count_0 (FF)
  Destination Clock: MPLB_Clk rising

  Data Path: PLB_MRdDAck to mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            2   0.094   0.794  mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_combined_ack1 (mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_combined_ack)
     LUT6:I2->O            5   0.094   0.358  mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_count_not0001 (mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_count_not0001)
     FDRE:CE                   0.213          mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_count_0
    ----------------------------------------
    Total                      1.793ns (0.641ns logic, 1.152ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 102 / 52
-------------------------------------------------------------------------
Offset:              2.475ns (Levels of Logic = 2)
  Source:            mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/icount_out_0 (FF)
  Destination:       Sl_wrBTerm (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/icount_out_0 to Sl_wrBTerm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.471   1.011  mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/icount_out_0 (mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/icount_out_0)
     LUT5:I0->O            4   0.094   0.805  mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/Response_AlmostDone_i_cmp_eq00001 (mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/response_almostdone_i)
     LUT5:I1->O            0   0.094   0.000  mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/sl_wrbterm_i1 (Sl_wrBTerm)
    ----------------------------------------
    Total                      2.475ns (0.659ns logic, 1.816ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 183 / 183
-------------------------------------------------------------------------
Offset:              0.471ns (Levels of Logic = 0)
  Source:            mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDBURST_REG (FF)
  Destination:       M_rdBurst (PAD)
  Source Clock:      MPLB_Clk rising

  Data Path: mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDBURST_REG to M_rdBurst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.471   0.000  mb4_plb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDBURST_REG (M_rdBurst)
    ----------------------------------------
    Total                      0.471ns (0.471ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 61.00 secs
Total CPU time to Xst completion: 55.99 secs
 
--> 


Total memory usage is 911900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  686 (   0 filtered)
Number of infos    :   66 (   0 filtered)

