{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 22:56:31 2017 " "Info: Processing started: Sat Oct 14 22:56:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AD_DA -c AD_DA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AD_DA -c AD_DA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc0832.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adc0832.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC0832-behavior " "Info: Found design unit 1: ADC0832-behavior" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADC0832 " "Info: Found entity 1: ADC0832" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad_da.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ad_da.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD_DA-behavior " "Info: Found design unit 1: AD_DA-behavior" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AD_DA " "Info: Found entity 1: AD_DA" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "AD_DA " "Info: Elaborating entity \"AD_DA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "COUNT3 AD_DA.vhd(67) " "Warning (10542): VHDL Variable Declaration warning at AD_DA.vhd(67): used initial value expression for variable \"COUNT3\" because variable was never assigned a value" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 67 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataA AD_DA.vhd(109) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(109): signal \"DataA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataB AD_DA.vhd(109) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(109): signal \"DataB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataA AD_DA.vhd(110) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(110): signal \"DataA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp AD_DA.vhd(111) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(111): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp AD_DA.vhd(118) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(118): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Serial_Data AD_DA.vhd(120) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(120): signal \"Serial_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataA AD_DA.vhd(129) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(129): signal \"DataA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataB AD_DA.vhd(130) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(130): signal \"DataB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CS_1 AD_DA.vhd(134) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(134): signal \"CS_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DI_1 AD_DA.vhd(135) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(135): signal \"DI_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CS_1 AD_DA.vhd(79) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(79): inferring latch(es) for signal or variable \"CS_1\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WR1 AD_DA.vhd(79) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(79): inferring latch(es) for signal or variable \"WR1\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "receive_order AD_DA.vhd(79) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(79): inferring latch(es) for signal or variable \"receive_order\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_order AD_DA.vhd(79) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(79): inferring latch(es) for signal or variable \"start_order\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp AD_DA.vhd(79) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(79): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Parallel_Data AD_DA.vhd(79) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(79): inferring latch(es) for signal or variable \"Parallel_Data\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Serial_Data AD_DA.vhd(79) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(79): inferring latch(es) for signal or variable \"Serial_Data\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D AD_DA.vhd(79) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(79): inferring latch(es) for signal or variable \"D\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WR2 AD_DA.vhd(79) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(79): inferring latch(es) for signal or variable \"WR2\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "XFER AD_DA.vhd(79) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(79): inferring latch(es) for signal or variable \"XFER\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "XFER AD_DA.vhd(79) " "Info (10041): Inferred latch for \"XFER\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WR2 AD_DA.vhd(79) " "Info (10041): Inferred latch for \"WR2\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"D\[0\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"D\[1\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"D\[2\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"D\[3\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"D\[4\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"D\[5\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"D\[6\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"D\[7\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Serial_Data\[0\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Serial_Data\[0\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Serial_Data\[1\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Serial_Data\[1\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Serial_Data\[2\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Serial_Data\[2\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Serial_Data\[3\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Serial_Data\[3\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Serial_Data\[4\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Serial_Data\[4\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Serial_Data\[5\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Serial_Data\[5\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Serial_Data\[6\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Serial_Data\[6\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Serial_Data\[7\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Serial_Data\[7\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[0\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[0\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[1\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[1\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[2\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[2\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[3\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[3\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[4\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[4\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[5\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[5\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[6\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[6\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[7\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[7\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[8\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[8\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[9\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[9\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[10\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[10\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[11\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[11\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[12\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[12\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[13\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[13\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[14\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[14\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[15\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[15\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[16\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[16\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[17\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[17\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[18\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[18\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[19\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[19\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[20\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[20\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[21\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[21\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[22\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[22\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[23\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[23\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[24\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[24\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[25\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[25\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[26\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[26\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[27\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[27\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[28\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[28\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[29\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[29\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[30\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[30\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[31\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"Parallel_Data\[31\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[0\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[1\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[2\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[3\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[4\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[5\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[6\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[7\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[8\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[9\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[10\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[11\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[12\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[13\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[14\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[15\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[16\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[17\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[18\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[19\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[20\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[20\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[21\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[21\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[22\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[22\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[23\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[23\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[24\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[24\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[25\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[25\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[26\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[26\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[27\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[27\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[28\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[28\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[29\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[29\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[30\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[30\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[31\] AD_DA.vhd(79) " "Info (10041): Inferred latch for \"temp\[31\]\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_order AD_DA.vhd(79) " "Info (10041): Inferred latch for \"start_order\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_order AD_DA.vhd(79) " "Info (10041): Inferred latch for \"receive_order\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WR1 AD_DA.vhd(79) " "Info (10041): Inferred latch for \"WR1\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS_1 AD_DA.vhd(79) " "Info (10041): Inferred latch for \"CS_1\" at AD_DA.vhd(79)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0832 ADC0832:u1 " "Info: Elaborating entity \"ADC0832\" for hierarchy \"ADC0832:u1\"" {  } { { "AD_DA.vhd" "u1" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DI1 ADC0832.vhd(69) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(69): signal \"DI1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DI0 ADC0832.vhd(70) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(70): signal \"DI0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_input_model ADC0832.vhd(74) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(74): signal \"data_input_model\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH0 ADC0832.vhd(76) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(76): signal \"CH0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH1 ADC0832.vhd(76) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(76): signal \"CH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH1 ADC0832.vhd(78) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(78): signal \"CH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH0 ADC0832.vhd(78) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(78): signal \"CH0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH0 ADC0832.vhd(80) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(80): signal \"CH0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH1 ADC0832.vhd(82) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(82): signal \"CH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_order ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"output_order\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DI1 ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"DI1\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DI0 ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"DI0\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_input_model ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"data_input_model\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[0\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[1\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[2\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[3\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[4\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[5\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[6\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[7\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_input_model\[0\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data_input_model\[0\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_input_model\[1\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data_input_model\[1\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DI0 ADC0832.vhd(45) " "Info (10041): Inferred latch for \"DI0\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DI1 ADC0832.vhd(45) " "Info (10041): Inferred latch for \"DI1\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_order ADC0832.vhd(45) " "Info (10041): Inferred latch for \"output_order\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[31\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[31\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[30\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[30\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[29\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[29\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[28\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[28\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[27\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[27\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[26\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[26\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[25\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[25\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[24\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[24\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[23\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[23\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[22\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[22\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[21\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[21\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[20\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[20\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[19\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[19\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[18\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[18\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[17\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[17\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[16\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[16\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[15\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[15\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[14\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[14\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[13\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[13\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[12\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[12\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[11\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[11\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[10\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[10\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[9\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[9\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Parallel_Data\[8\]\$latch Parallel_Data\[7\]\$latch " "Info: Duplicate LATCH primitive \"Parallel_Data\[8\]\$latch\" merged with LATCH primitive \"Parallel_Data\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WR1\$latch " "Warning: Latch WR1\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.DAC_START " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.DAC_START" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 57 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "start_order " "Warning: Latch start_order has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.ADC_START " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.ADC_START" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 57 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "receive_order " "Warning: Latch receive_order has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.DATA_RECEIVE " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.DATA_RECEIVE" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 57 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 61 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[1\] " "Warning: Latch temp\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DataA\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal DataA\[1\]" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[2\] " "Warning: Latch temp\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DataA\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal DataA\[2\]" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[3\] " "Warning: Latch temp\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DataA\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal DataA\[3\]" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[4\] " "Warning: Latch temp\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DataA\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal DataA\[4\]" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[5\] " "Warning: Latch temp\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DataA\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal DataA\[5\]" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[6\] " "Warning: Latch temp\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DataA\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal DataA\[6\]" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[7\] " "Warning: Latch temp\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DataA\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal DataA\[7\]" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CS_output GND " "Warning (13410): Pin \"CS_output\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[0\] GND " "Warning (13410): Pin \"COUNT3_output\[0\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[1\] GND " "Warning (13410): Pin \"COUNT3_output\[1\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[2\] GND " "Warning (13410): Pin \"COUNT3_output\[2\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[3\] GND " "Warning (13410): Pin \"COUNT3_output\[3\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[4\] GND " "Warning (13410): Pin \"COUNT3_output\[4\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[5\] GND " "Warning (13410): Pin \"COUNT3_output\[5\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[6\] GND " "Warning (13410): Pin \"COUNT3_output\[6\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[7\] GND " "Warning (13410): Pin \"COUNT3_output\[7\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[8\] GND " "Warning (13410): Pin \"COUNT3_output\[8\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[9\] GND " "Warning (13410): Pin \"COUNT3_output\[9\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[10\] GND " "Warning (13410): Pin \"COUNT3_output\[10\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[11\] GND " "Warning (13410): Pin \"COUNT3_output\[11\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[12\] GND " "Warning (13410): Pin \"COUNT3_output\[12\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[13\] GND " "Warning (13410): Pin \"COUNT3_output\[13\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[14\] GND " "Warning (13410): Pin \"COUNT3_output\[14\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[15\] GND " "Warning (13410): Pin \"COUNT3_output\[15\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[16\] GND " "Warning (13410): Pin \"COUNT3_output\[16\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[17\] GND " "Warning (13410): Pin \"COUNT3_output\[17\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[18\] GND " "Warning (13410): Pin \"COUNT3_output\[18\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[19\] GND " "Warning (13410): Pin \"COUNT3_output\[19\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[20\] GND " "Warning (13410): Pin \"COUNT3_output\[20\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[21\] GND " "Warning (13410): Pin \"COUNT3_output\[21\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[22\] GND " "Warning (13410): Pin \"COUNT3_output\[22\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[23\] GND " "Warning (13410): Pin \"COUNT3_output\[23\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[24\] GND " "Warning (13410): Pin \"COUNT3_output\[24\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[25\] GND " "Warning (13410): Pin \"COUNT3_output\[25\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[26\] GND " "Warning (13410): Pin \"COUNT3_output\[26\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[27\] GND " "Warning (13410): Pin \"COUNT3_output\[27\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[28\] GND " "Warning (13410): Pin \"COUNT3_output\[28\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[29\] GND " "Warning (13410): Pin \"COUNT3_output\[29\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[30\] GND " "Warning (13410): Pin \"COUNT3_output\[30\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUNT3_output\[31\] GND " "Warning (13410): Pin \"COUNT3_output\[31\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "D\[7\] GND " "Warning (13410): Pin \"D\[7\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "XFER GND " "Warning (13410): Pin \"XFER\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "WR2 GND " "Warning (13410): Pin \"WR2\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "48 " "Warning: Design contains 48 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[8\] " "Warning (15610): No output dependent on input pin \"CH0_1\[8\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[9\] " "Warning (15610): No output dependent on input pin \"CH0_1\[9\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[10\] " "Warning (15610): No output dependent on input pin \"CH0_1\[10\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[11\] " "Warning (15610): No output dependent on input pin \"CH0_1\[11\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[12\] " "Warning (15610): No output dependent on input pin \"CH0_1\[12\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[13\] " "Warning (15610): No output dependent on input pin \"CH0_1\[13\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[14\] " "Warning (15610): No output dependent on input pin \"CH0_1\[14\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[15\] " "Warning (15610): No output dependent on input pin \"CH0_1\[15\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[16\] " "Warning (15610): No output dependent on input pin \"CH0_1\[16\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[17\] " "Warning (15610): No output dependent on input pin \"CH0_1\[17\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[18\] " "Warning (15610): No output dependent on input pin \"CH0_1\[18\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[19\] " "Warning (15610): No output dependent on input pin \"CH0_1\[19\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[20\] " "Warning (15610): No output dependent on input pin \"CH0_1\[20\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[21\] " "Warning (15610): No output dependent on input pin \"CH0_1\[21\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[22\] " "Warning (15610): No output dependent on input pin \"CH0_1\[22\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[23\] " "Warning (15610): No output dependent on input pin \"CH0_1\[23\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[24\] " "Warning (15610): No output dependent on input pin \"CH0_1\[24\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[25\] " "Warning (15610): No output dependent on input pin \"CH0_1\[25\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[26\] " "Warning (15610): No output dependent on input pin \"CH0_1\[26\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[27\] " "Warning (15610): No output dependent on input pin \"CH0_1\[27\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[28\] " "Warning (15610): No output dependent on input pin \"CH0_1\[28\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[29\] " "Warning (15610): No output dependent on input pin \"CH0_1\[29\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[30\] " "Warning (15610): No output dependent on input pin \"CH0_1\[30\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[31\] " "Warning (15610): No output dependent on input pin \"CH0_1\[31\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[8\] " "Warning (15610): No output dependent on input pin \"CH1_1\[8\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[9\] " "Warning (15610): No output dependent on input pin \"CH1_1\[9\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[10\] " "Warning (15610): No output dependent on input pin \"CH1_1\[10\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[11\] " "Warning (15610): No output dependent on input pin \"CH1_1\[11\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[12\] " "Warning (15610): No output dependent on input pin \"CH1_1\[12\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[13\] " "Warning (15610): No output dependent on input pin \"CH1_1\[13\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[14\] " "Warning (15610): No output dependent on input pin \"CH1_1\[14\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[15\] " "Warning (15610): No output dependent on input pin \"CH1_1\[15\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[16\] " "Warning (15610): No output dependent on input pin \"CH1_1\[16\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[17\] " "Warning (15610): No output dependent on input pin \"CH1_1\[17\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[18\] " "Warning (15610): No output dependent on input pin \"CH1_1\[18\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[19\] " "Warning (15610): No output dependent on input pin \"CH1_1\[19\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[20\] " "Warning (15610): No output dependent on input pin \"CH1_1\[20\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[21\] " "Warning (15610): No output dependent on input pin \"CH1_1\[21\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[22\] " "Warning (15610): No output dependent on input pin \"CH1_1\[22\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[23\] " "Warning (15610): No output dependent on input pin \"CH1_1\[23\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[24\] " "Warning (15610): No output dependent on input pin \"CH1_1\[24\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[25\] " "Warning (15610): No output dependent on input pin \"CH1_1\[25\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[26\] " "Warning (15610): No output dependent on input pin \"CH1_1\[26\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[27\] " "Warning (15610): No output dependent on input pin \"CH1_1\[27\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[28\] " "Warning (15610): No output dependent on input pin \"CH1_1\[28\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[29\] " "Warning (15610): No output dependent on input pin \"CH1_1\[29\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[30\] " "Warning (15610): No output dependent on input pin \"CH1_1\[30\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[31\] " "Warning (15610): No output dependent on input pin \"CH1_1\[31\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "530 " "Info: Implemented 530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Info: Implemented 65 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "194 " "Info: Implemented 194 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Info: Implemented 271 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 22:56:33 2017 " "Info: Processing ended: Sat Oct 14 22:56:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 22:56:34 2017 " "Info: Processing started: Sat Oct 14 22:56:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "AD_DA EPM2210F324A5 " "Info: Automatically selected device EPM2210F324A5 for design AD_DA" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F324C5 " "Info: Device EPM2210F324C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F324I5 " "Info: Device EPM2210F324I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "259 259 " "Critical Warning: No exact pin location assignment(s) for 259 pins of 259 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[8\] " "Info: Pin CH0_1\[8\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[8] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 363 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[9\] " "Info: Pin CH0_1\[9\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[9] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 364 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[10\] " "Info: Pin CH0_1\[10\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[10] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 365 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[11\] " "Info: Pin CH0_1\[11\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[11] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 366 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[12\] " "Info: Pin CH0_1\[12\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[12] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 367 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[13\] " "Info: Pin CH0_1\[13\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[13] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 368 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[14\] " "Info: Pin CH0_1\[14\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[14] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 369 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[15\] " "Info: Pin CH0_1\[15\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[15] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 370 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[16\] " "Info: Pin CH0_1\[16\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[16] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 371 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[17\] " "Info: Pin CH0_1\[17\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[17] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 372 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[18\] " "Info: Pin CH0_1\[18\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[18] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 373 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[19\] " "Info: Pin CH0_1\[19\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[19] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 374 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[20\] " "Info: Pin CH0_1\[20\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[20] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 375 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[21\] " "Info: Pin CH0_1\[21\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[21] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 376 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[22\] " "Info: Pin CH0_1\[22\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[22] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 377 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[23\] " "Info: Pin CH0_1\[23\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[23] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 378 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[24\] " "Info: Pin CH0_1\[24\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[24] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 379 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[25\] " "Info: Pin CH0_1\[25\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[25] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 380 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[26\] " "Info: Pin CH0_1\[26\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[26] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 381 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[27\] " "Info: Pin CH0_1\[27\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[27] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 382 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[28\] " "Info: Pin CH0_1\[28\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[28] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 383 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[29\] " "Info: Pin CH0_1\[29\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[29] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 384 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[30\] " "Info: Pin CH0_1\[30\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[30] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 385 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[31\] " "Info: Pin CH0_1\[31\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[31] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 386 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[8\] " "Info: Pin CH1_1\[8\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[8] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 395 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[9\] " "Info: Pin CH1_1\[9\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[9] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 396 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[10\] " "Info: Pin CH1_1\[10\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[10] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 397 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[11\] " "Info: Pin CH1_1\[11\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[11] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 398 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[12\] " "Info: Pin CH1_1\[12\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[12] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 399 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[13\] " "Info: Pin CH1_1\[13\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[13] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 400 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[14\] " "Info: Pin CH1_1\[14\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[14] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 401 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[15\] " "Info: Pin CH1_1\[15\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[15] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 402 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[16\] " "Info: Pin CH1_1\[16\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[16] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 403 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[17\] " "Info: Pin CH1_1\[17\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[17] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 404 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[18\] " "Info: Pin CH1_1\[18\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[18] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 405 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[19\] " "Info: Pin CH1_1\[19\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[19] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 406 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[20\] " "Info: Pin CH1_1\[20\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[20] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 407 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[21\] " "Info: Pin CH1_1\[21\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[21] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 408 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[22\] " "Info: Pin CH1_1\[22\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[22] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 409 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[23\] " "Info: Pin CH1_1\[23\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[23] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 410 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[24\] " "Info: Pin CH1_1\[24\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[24] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 411 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[25\] " "Info: Pin CH1_1\[25\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[25] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 412 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[26\] " "Info: Pin CH1_1\[26\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[26] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 413 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[27\] " "Info: Pin CH1_1\[27\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[27] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 414 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[28\] " "Info: Pin CH1_1\[28\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[28] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 415 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[29\] " "Info: Pin CH1_1\[29\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[29] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 416 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[30\] " "Info: Pin CH1_1\[30\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[30] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 417 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[31\] " "Info: Pin CH1_1\[31\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[31] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 418 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CS_output " "Info: Pin CS_output not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CS_output } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 14 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS_output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 612 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI_output " "Info: Pin DI_output not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DI_output } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 15 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI_output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 613 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_signal_1\[0\] " "Info: Pin state_signal_1\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { state_signal_1[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 16 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_signal_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 419 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_signal_1\[1\] " "Info: Pin state_signal_1\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { state_signal_1[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 16 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_signal_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 420 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_signal_1\[2\] " "Info: Pin state_signal_1\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { state_signal_1[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 16 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_signal_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 421 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_signal_1\[3\] " "Info: Pin state_signal_1\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { state_signal_1[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 16 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_signal_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 422 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[0\] " "Info: Pin CLKNUM\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 291 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[1\] " "Info: Pin CLKNUM\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 293 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[2\] " "Info: Pin CLKNUM\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 295 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[3\] " "Info: Pin CLKNUM\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 297 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[4\] " "Info: Pin CLKNUM\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 299 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[5\] " "Info: Pin CLKNUM\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 301 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[6\] " "Info: Pin CLKNUM\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 303 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[7\] " "Info: Pin CLKNUM\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 305 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[8\] " "Info: Pin CLKNUM\[8\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[8] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 307 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[9\] " "Info: Pin CLKNUM\[9\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[9] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 309 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[10\] " "Info: Pin CLKNUM\[10\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[10] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 311 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[11\] " "Info: Pin CLKNUM\[11\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[11] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 313 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[12\] " "Info: Pin CLKNUM\[12\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[12] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 315 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[13\] " "Info: Pin CLKNUM\[13\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[13] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 317 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[14\] " "Info: Pin CLKNUM\[14\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[14] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 319 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[15\] " "Info: Pin CLKNUM\[15\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[15] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 321 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[16\] " "Info: Pin CLKNUM\[16\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[16] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 323 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[17\] " "Info: Pin CLKNUM\[17\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[17] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 325 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[18\] " "Info: Pin CLKNUM\[18\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[18] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 327 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[19\] " "Info: Pin CLKNUM\[19\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[19] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 329 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[20\] " "Info: Pin CLKNUM\[20\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[20] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 331 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[21\] " "Info: Pin CLKNUM\[21\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[21] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 333 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[22\] " "Info: Pin CLKNUM\[22\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[22] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 335 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[23\] " "Info: Pin CLKNUM\[23\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[23] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 337 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[24\] " "Info: Pin CLKNUM\[24\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[24] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 339 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[25\] " "Info: Pin CLKNUM\[25\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[25] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 341 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[26\] " "Info: Pin CLKNUM\[26\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[26] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 343 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[27\] " "Info: Pin CLKNUM\[27\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[27] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 345 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[28\] " "Info: Pin CLKNUM\[28\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[28] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 347 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[29\] " "Info: Pin CLKNUM\[29\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[29] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 349 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[30\] " "Info: Pin CLKNUM\[30\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[30] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 351 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[31\] " "Info: Pin CLKNUM\[31\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[31] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 73 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 353 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO_1 " "Info: Pin DO_1 not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DO_1 } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 19 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 614 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataA_output\[0\] " "Info: Pin DataA_output\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataA_output[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA_output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 423 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataA_output\[1\] " "Info: Pin DataA_output\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataA_output[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA_output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 424 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataA_output\[2\] " "Info: Pin DataA_output\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataA_output[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA_output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 425 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataA_output\[3\] " "Info: Pin DataA_output\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataA_output[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA_output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 426 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataA_output\[4\] " "Info: Pin DataA_output\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataA_output[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA_output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 427 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataA_output\[5\] " "Info: Pin DataA_output\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataA_output[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA_output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 428 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataA_output\[6\] " "Info: Pin DataA_output\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataA_output[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 429 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataA_output\[7\] " "Info: Pin DataA_output\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataA_output[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 430 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataB_output\[0\] " "Info: Pin DataB_output\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataB_output[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 22 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataB_output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 431 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataB_output\[1\] " "Info: Pin DataB_output\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataB_output[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 22 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataB_output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 432 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataB_output\[2\] " "Info: Pin DataB_output\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataB_output[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 22 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataB_output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 433 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataB_output\[3\] " "Info: Pin DataB_output\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataB_output[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 22 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataB_output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 434 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataB_output\[4\] " "Info: Pin DataB_output\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataB_output[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 22 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataB_output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 435 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataB_output\[5\] " "Info: Pin DataB_output\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataB_output[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 22 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataB_output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 436 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataB_output\[6\] " "Info: Pin DataB_output\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataB_output[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 22 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataB_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 437 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataB_output\[7\] " "Info: Pin DataB_output\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataB_output[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 22 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataB_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 438 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[0\] " "Info: Pin COUNT1_output\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 439 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[1\] " "Info: Pin COUNT1_output\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 440 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[2\] " "Info: Pin COUNT1_output\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 441 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[3\] " "Info: Pin COUNT1_output\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 442 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[4\] " "Info: Pin COUNT1_output\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 443 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[5\] " "Info: Pin COUNT1_output\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 444 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[6\] " "Info: Pin COUNT1_output\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 445 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[7\] " "Info: Pin COUNT1_output\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 446 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[8\] " "Info: Pin COUNT1_output\[8\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[8] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 447 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[9\] " "Info: Pin COUNT1_output\[9\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[9] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 448 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[10\] " "Info: Pin COUNT1_output\[10\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[10] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 449 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[11\] " "Info: Pin COUNT1_output\[11\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[11] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 450 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[12\] " "Info: Pin COUNT1_output\[12\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[12] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 451 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[13\] " "Info: Pin COUNT1_output\[13\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[13] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 452 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[14\] " "Info: Pin COUNT1_output\[14\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[14] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 453 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[15\] " "Info: Pin COUNT1_output\[15\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[15] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 454 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[16\] " "Info: Pin COUNT1_output\[16\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[16] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 455 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[17\] " "Info: Pin COUNT1_output\[17\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[17] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 456 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[18\] " "Info: Pin COUNT1_output\[18\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[18] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 457 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[19\] " "Info: Pin COUNT1_output\[19\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[19] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 458 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[20\] " "Info: Pin COUNT1_output\[20\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[20] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 459 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[21\] " "Info: Pin COUNT1_output\[21\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[21] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 460 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[22\] " "Info: Pin COUNT1_output\[22\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[22] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 461 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[23\] " "Info: Pin COUNT1_output\[23\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[23] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 462 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[24\] " "Info: Pin COUNT1_output\[24\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[24] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 463 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[25\] " "Info: Pin COUNT1_output\[25\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[25] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 464 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[26\] " "Info: Pin COUNT1_output\[26\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[26] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 465 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[27\] " "Info: Pin COUNT1_output\[27\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[27] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 466 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[28\] " "Info: Pin COUNT1_output\[28\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[28] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 467 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[29\] " "Info: Pin COUNT1_output\[29\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[29] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 468 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[30\] " "Info: Pin COUNT1_output\[30\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[30] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 469 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1_output\[31\] " "Info: Pin COUNT1_output\[31\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT1_output[31] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 24 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1_output[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 470 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[0\] " "Info: Pin COUNT2_output\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 471 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[1\] " "Info: Pin COUNT2_output\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 472 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[2\] " "Info: Pin COUNT2_output\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 473 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[3\] " "Info: Pin COUNT2_output\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 474 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[4\] " "Info: Pin COUNT2_output\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 475 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[5\] " "Info: Pin COUNT2_output\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 476 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[6\] " "Info: Pin COUNT2_output\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 477 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[7\] " "Info: Pin COUNT2_output\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 478 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[8\] " "Info: Pin COUNT2_output\[8\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[8] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 479 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[9\] " "Info: Pin COUNT2_output\[9\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[9] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 480 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[10\] " "Info: Pin COUNT2_output\[10\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[10] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 481 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[11\] " "Info: Pin COUNT2_output\[11\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[11] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 482 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[12\] " "Info: Pin COUNT2_output\[12\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[12] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 483 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[13\] " "Info: Pin COUNT2_output\[13\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[13] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 484 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[14\] " "Info: Pin COUNT2_output\[14\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[14] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 485 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[15\] " "Info: Pin COUNT2_output\[15\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[15] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 486 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[16\] " "Info: Pin COUNT2_output\[16\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[16] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 487 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[17\] " "Info: Pin COUNT2_output\[17\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[17] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 488 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[18\] " "Info: Pin COUNT2_output\[18\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[18] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 489 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[19\] " "Info: Pin COUNT2_output\[19\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[19] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 490 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[20\] " "Info: Pin COUNT2_output\[20\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[20] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 491 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[21\] " "Info: Pin COUNT2_output\[21\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[21] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 492 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[22\] " "Info: Pin COUNT2_output\[22\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[22] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 493 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[23\] " "Info: Pin COUNT2_output\[23\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[23] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 494 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[24\] " "Info: Pin COUNT2_output\[24\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[24] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 495 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[25\] " "Info: Pin COUNT2_output\[25\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[25] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 496 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[26\] " "Info: Pin COUNT2_output\[26\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[26] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 497 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[27\] " "Info: Pin COUNT2_output\[27\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[27] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 498 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[28\] " "Info: Pin COUNT2_output\[28\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[28] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 499 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[29\] " "Info: Pin COUNT2_output\[29\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[29] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 500 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[30\] " "Info: Pin COUNT2_output\[30\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[30] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 501 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2_output\[31\] " "Info: Pin COUNT2_output\[31\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT2_output[31] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2_output[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 502 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[0\] " "Info: Pin COUNT3_output\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 503 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[1\] " "Info: Pin COUNT3_output\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 504 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[2\] " "Info: Pin COUNT3_output\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 505 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[3\] " "Info: Pin COUNT3_output\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 506 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[4\] " "Info: Pin COUNT3_output\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 507 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[5\] " "Info: Pin COUNT3_output\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 508 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[6\] " "Info: Pin COUNT3_output\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 509 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[7\] " "Info: Pin COUNT3_output\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 510 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[8\] " "Info: Pin COUNT3_output\[8\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[8] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 511 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[9\] " "Info: Pin COUNT3_output\[9\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[9] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 512 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[10\] " "Info: Pin COUNT3_output\[10\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[10] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 513 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[11\] " "Info: Pin COUNT3_output\[11\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[11] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 514 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[12\] " "Info: Pin COUNT3_output\[12\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[12] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 515 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[13\] " "Info: Pin COUNT3_output\[13\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[13] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 516 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[14\] " "Info: Pin COUNT3_output\[14\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[14] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 517 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[15\] " "Info: Pin COUNT3_output\[15\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[15] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 518 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[16\] " "Info: Pin COUNT3_output\[16\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[16] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 519 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[17\] " "Info: Pin COUNT3_output\[17\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[17] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 520 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[18\] " "Info: Pin COUNT3_output\[18\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[18] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 521 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[19\] " "Info: Pin COUNT3_output\[19\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[19] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 522 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[20\] " "Info: Pin COUNT3_output\[20\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[20] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 523 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[21\] " "Info: Pin COUNT3_output\[21\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[21] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 524 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[22\] " "Info: Pin COUNT3_output\[22\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[22] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 525 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[23\] " "Info: Pin COUNT3_output\[23\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[23] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 526 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[24\] " "Info: Pin COUNT3_output\[24\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[24] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 527 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[25\] " "Info: Pin COUNT3_output\[25\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[25] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[26\] " "Info: Pin COUNT3_output\[26\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[26] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 529 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[27\] " "Info: Pin COUNT3_output\[27\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[27] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 530 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[28\] " "Info: Pin COUNT3_output\[28\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[28] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 531 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[29\] " "Info: Pin COUNT3_output\[29\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[29] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 532 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[30\] " "Info: Pin COUNT3_output\[30\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[30] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 533 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3_output\[31\] " "Info: Pin COUNT3_output\[31\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { COUNT3_output[31] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 26 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3_output[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 534 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[0\] " "Info: Pin Parallel_Data\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 535 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[1\] " "Info: Pin Parallel_Data\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 536 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[2\] " "Info: Pin Parallel_Data\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 537 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[3\] " "Info: Pin Parallel_Data\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 538 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[4\] " "Info: Pin Parallel_Data\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 539 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[5\] " "Info: Pin Parallel_Data\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 540 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[6\] " "Info: Pin Parallel_Data\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 541 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[7\] " "Info: Pin Parallel_Data\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 542 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[8\] " "Info: Pin Parallel_Data\[8\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[8] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 543 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[9\] " "Info: Pin Parallel_Data\[9\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[9] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 544 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[10\] " "Info: Pin Parallel_Data\[10\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[10] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 545 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[11\] " "Info: Pin Parallel_Data\[11\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[11] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 546 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[12\] " "Info: Pin Parallel_Data\[12\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[12] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 547 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[13\] " "Info: Pin Parallel_Data\[13\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[13] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 548 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[14\] " "Info: Pin Parallel_Data\[14\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[14] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 549 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[15\] " "Info: Pin Parallel_Data\[15\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[15] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 550 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[16\] " "Info: Pin Parallel_Data\[16\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[16] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 551 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[17\] " "Info: Pin Parallel_Data\[17\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[17] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 552 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[18\] " "Info: Pin Parallel_Data\[18\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[18] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 553 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[19\] " "Info: Pin Parallel_Data\[19\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[19] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 554 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[20\] " "Info: Pin Parallel_Data\[20\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[20] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 555 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[21\] " "Info: Pin Parallel_Data\[21\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[21] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 556 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[22\] " "Info: Pin Parallel_Data\[22\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[22] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 557 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[23\] " "Info: Pin Parallel_Data\[23\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[23] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 558 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[24\] " "Info: Pin Parallel_Data\[24\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[24] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 559 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[25\] " "Info: Pin Parallel_Data\[25\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[25] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 560 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[26\] " "Info: Pin Parallel_Data\[26\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[26] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 561 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[27\] " "Info: Pin Parallel_Data\[27\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[27] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 562 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[28\] " "Info: Pin Parallel_Data\[28\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[28] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 563 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[29\] " "Info: Pin Parallel_Data\[29\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[29] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 564 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[30\] " "Info: Pin Parallel_Data\[30\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[30] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 565 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[31\] " "Info: Pin Parallel_Data\[31\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[31] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 566 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[0\] " "Info: Pin D\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { D[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 567 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[1\] " "Info: Pin D\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { D[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 568 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[2\] " "Info: Pin D\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { D[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 569 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[3\] " "Info: Pin D\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { D[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 570 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[4\] " "Info: Pin D\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { D[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 571 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[5\] " "Info: Pin D\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { D[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 572 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[6\] " "Info: Pin D\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { D[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 573 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[7\] " "Info: Pin D\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { D[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 574 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR1 " "Info: Pin WR1 not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { WR1 } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 32 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 615 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XFER " "Info: Pin XFER not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { XFER } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 33 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { XFER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 616 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR2 " "Info: Pin WR2 not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { WR2 } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 34 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 617 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_1 " "Info: Pin clk_1 not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { clk_1 } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 611 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[6\] " "Info: Pin CH1_1\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 393 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[6\] " "Info: Pin CH0_1\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 361 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[2\] " "Info: Pin CH1_1\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 389 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[2\] " "Info: Pin CH0_1\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 357 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[1\] " "Info: Pin CH1_1\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 388 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[1\] " "Info: Pin CH0_1\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 356 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[3\] " "Info: Pin CH1_1\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 390 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[3\] " "Info: Pin CH0_1\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 358 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[5\] " "Info: Pin CH1_1\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 392 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[5\] " "Info: Pin CH0_1\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 360 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[7\] " "Info: Pin CH1_1\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 394 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[7\] " "Info: Pin CH0_1\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 362 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[4\] " "Info: Pin CH1_1\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 391 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[4\] " "Info: Pin CH0_1\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 359 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[0\] " "Info: Pin CH1_1\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 387 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[0\] " "Info: Pin CH0_1\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 355 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_1 Global clock in PIN J6 " "Info: Automatically promoted signal \"clk_1\" to use Global clock in PIN J6" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "current_state.DATA_CHECK Global clock " "Info: Automatically promoted some destinations of signal \"current_state.DATA_CHECK\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "current_state.DAC_START " "Info: Destination \"current_state.DAC_START\" may be non-global or may not use global clock" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 57 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "temp\[0\]~0 " "Info: Destination \"temp\[0\]~0\" may be non-global or may not use global clock" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 57 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ADC0832:u1\|current_state.Data_Transform Global clock " "Info: Automatically promoted some destinations of signal \"ADC0832:u1\|current_state.Data_Transform\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC0832:u1\|Selector1~0 " "Info: Destination \"ADC0832:u1\|Selector1~0\" may be non-global or may not use global clock" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 50 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC0832:u1\|state_signal~4 " "Info: Destination \"ADC0832:u1\|state_signal~4\" may be non-global or may not use global clock" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 11 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "current_state.DAC_START Global clock " "Info: Automatically promoted some destinations of signal \"current_state.DAC_START\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "current_state.DAC_START " "Info: Destination \"current_state.DAC_START\" may be non-global or may not use global clock" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 57 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "WideOr0~0 " "Info: Destination \"WideOr0~0\" may be non-global or may not use global clock" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 82 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "WR1\$latch " "Info: Destination \"WR1\$latch\" may be non-global or may not use global clock" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 57 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "258 unused 3.3V 64 194 0 " "Info: Number of I/O pins in group: 258 (unused VREF, 3.3V VCCIO, 64 input, 194 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 67 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  67 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 66 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 66 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "15.604 ns register register " "Info: Estimated most critical path is register to register delay of 15.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNT1\[19\] 1 REG LAB_X6_Y10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X6_Y10; Fanout = 5; REG Node = 'COUNT1\[19\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1[19] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.314 ns) + CELL(0.200 ns) 2.514 ns Equal5~3 2 COMB LAB_X6_Y12 1 " "Info: 2: + IC(2.314 ns) + CELL(0.200 ns) = 2.514 ns; Loc. = LAB_X6_Y12; Fanout = 1; COMB Node = 'Equal5~3'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.514 ns" { COUNT1[19] Equal5~3 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.718 ns) + CELL(0.200 ns) 5.432 ns Equal5~4 3 COMB LAB_X4_Y10 4 " "Info: 3: + IC(2.718 ns) + CELL(0.200 ns) = 5.432 ns; Loc. = LAB_X4_Y10; Fanout = 4; COMB Node = 'Equal5~4'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.918 ns" { Equal5~3 Equal5~4 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.624 ns) + CELL(0.914 ns) 8.970 ns Equal5~9 4 COMB LAB_X12_Y6 1 " "Info: 4: + IC(2.624 ns) + CELL(0.914 ns) = 8.970 ns; Loc. = LAB_X12_Y6; Fanout = 1; COMB Node = 'Equal5~9'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.538 ns" { Equal5~4 Equal5~9 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.511 ns) 11.279 ns DataA\[0\]~0 5 COMB LAB_X12_Y7 8 " "Info: 5: + IC(1.798 ns) + CELL(0.511 ns) = 11.279 ns; Loc. = LAB_X12_Y7; Fanout = 8; COMB Node = 'DataA\[0\]~0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { Equal5~9 DataA[0]~0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.082 ns) + CELL(1.243 ns) 15.604 ns DataA\[3\] 6 REG LAB_X20_Y8 4 " "Info: 6: + IC(3.082 ns) + CELL(1.243 ns) = 15.604 ns; Loc. = LAB_X20_Y8; Fanout = 4; REG Node = 'DataA\[3\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.325 ns" { DataA[0]~0 DataA[3] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.068 ns ( 19.66 % ) " "Info: Total cell delay = 3.068 ns ( 19.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.536 ns ( 80.34 % ) " "Info: Total interconnect delay = 12.536 ns ( 80.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "15.604 ns" { COUNT1[19] Equal5~3 Equal5~4 Equal5~9 DataA[0]~0 DataA[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y0 X21_Y14 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/79864/Desktop/数电课程设计/AD_DA.fit.smsg " "Info: Generated suppressed messages file C:/Users/79864/Desktop/数电课程设计/AD_DA.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 22:56:35 2017 " "Info: Processing ended: Sat Oct 14 22:56:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 22:56:36 2017 " "Info: Processing started: Sat Oct 14 22:56:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 22:56:36 2017 " "Info: Processing ended: Sat Oct 14 22:56:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 22:56:37 2017 " "Info: Processing started: Sat Oct 14 22:56:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "start_order " "Warning: Node \"start_order\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|output_order " "Warning: Node \"ADC0832:u1\|output_order\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "receive_order " "Warning: Node \"receive_order\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[6\] " "Warning: Node \"ADC0832:u1\|data\[6\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[2\] " "Warning: Node \"ADC0832:u1\|data\[2\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[3\] " "Warning: Node \"ADC0832:u1\|data\[3\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[5\] " "Warning: Node \"ADC0832:u1\|data\[5\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[7\] " "Warning: Node \"ADC0832:u1\|data\[7\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[1\] " "Warning: Node \"ADC0832:u1\|data\[1\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[4\] " "Warning: Node \"ADC0832:u1\|data\[4\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[0\] " "Warning: Node \"ADC0832:u1\|data\[0\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[1\] " "Warning: Node \"temp\[1\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[2\] " "Warning: Node \"temp\[2\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[3\] " "Warning: Node \"temp\[3\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[4\] " "Warning: Node \"temp\[4\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[5\] " "Warning: Node \"temp\[5\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[6\] " "Warning: Node \"temp\[6\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[7\] " "Warning: Node \"temp\[7\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data_input_model\[0\] " "Warning: Node \"ADC0832:u1\|data_input_model\[0\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|DI0 " "Warning: Node \"ADC0832:u1\|DI0\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data_input_model\[1\] " "Warning: Node \"ADC0832:u1\|data_input_model\[1\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|DI1 " "Warning: Node \"ADC0832:u1\|DI1\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Parallel_Data\[0\]\$latch " "Warning: Node \"Parallel_Data\[0\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Parallel_Data\[1\]\$latch " "Warning: Node \"Parallel_Data\[1\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Parallel_Data\[2\]\$latch " "Warning: Node \"Parallel_Data\[2\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Parallel_Data\[3\]\$latch " "Warning: Node \"Parallel_Data\[3\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Parallel_Data\[4\]\$latch " "Warning: Node \"Parallel_Data\[4\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Parallel_Data\[5\]\$latch " "Warning: Node \"Parallel_Data\[5\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Parallel_Data\[6\]\$latch " "Warning: Node \"Parallel_Data\[6\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Parallel_Data\[7\]\$latch " "Warning: Node \"Parallel_Data\[7\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "D\[0\]\$latch " "Warning: Node \"D\[0\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Serial_Data\[0\] " "Warning: Node \"Serial_Data\[0\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "D\[1\]\$latch " "Warning: Node \"D\[1\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Serial_Data\[1\] " "Warning: Node \"Serial_Data\[1\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "D\[2\]\$latch " "Warning: Node \"D\[2\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Serial_Data\[2\] " "Warning: Node \"Serial_Data\[2\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "D\[3\]\$latch " "Warning: Node \"D\[3\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Serial_Data\[3\] " "Warning: Node \"Serial_Data\[3\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "D\[4\]\$latch " "Warning: Node \"D\[4\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Serial_Data\[4\] " "Warning: Node \"Serial_Data\[4\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "D\[5\]\$latch " "Warning: Node \"D\[5\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Serial_Data\[5\] " "Warning: Node \"Serial_Data\[5\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "D\[6\]\$latch " "Warning: Node \"D\[6\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Serial_Data\[6\] " "Warning: Node \"Serial_Data\[6\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WR1\$latch " "Warning: Node \"WR1\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_1 " "Info: Assuming node \"clk_1\" is an undefined clock" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "33 " "Warning: Found 33 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "temp\[0\]~0 " "Info: Detected gated clock \"temp\[0\]~0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "temp\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_state.ADC_START " "Info: Detected ripple clock \"current_state.ADC_START\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 57 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.ADC_START" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr0~0 " "Info: Detected gated clock \"WideOr0~0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 82 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_state.IDLE " "Info: Detected ripple clock \"current_state.IDLE\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 57 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.IDLE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_state.DAC_START " "Info: Detected ripple clock \"current_state.DAC_START\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 57 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.DAC_START" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_state.DATA_RECEIVE " "Info: Detected ripple clock \"current_state.DATA_RECEIVE\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 57 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.DATA_RECEIVE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_state.DATA_CHECK " "Info: Detected ripple clock \"current_state.DATA_CHECK\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 57 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.DATA_CHECK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~3 " "Info: Detected gated clock \"Equal0~3\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/myfiles/tools/quartus91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~2 " "Info: Detected gated clock \"Equal0~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/myfiles/tools/quartus91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/myfiles/tools/quartus91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/myfiles/tools/quartus91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ADC0832:u1\|output_order~0 " "Info: Detected gated clock \"ADC0832:u1\|output_order~0\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|output_order~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr2~0 " "Info: Detected gated clock \"WideOr2~0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 82 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataB\[7\] " "Info: Detected ripple clock \"DataB\[7\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataB\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataB\[6\] " "Info: Detected ripple clock \"DataB\[6\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataB\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataB\[5\] " "Info: Detected ripple clock \"DataB\[5\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataB\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataB\[4\] " "Info: Detected ripple clock \"DataB\[4\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataB\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataB\[3\] " "Info: Detected ripple clock \"DataB\[3\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataB\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataB\[2\] " "Info: Detected ripple clock \"DataB\[2\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr1~0 " "Info: Detected gated clock \"WideOr1~0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 82 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataB\[1\] " "Info: Detected ripple clock \"DataB\[1\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataB\[0\] " "Info: Detected ripple clock \"DataB\[0\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataA\[6\] " "Info: Detected ripple clock \"DataA\[6\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataA\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataA\[7\] " "Info: Detected ripple clock \"DataA\[7\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataA\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataA\[4\] " "Info: Detected ripple clock \"DataA\[4\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataA\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataA\[5\] " "Info: Detected ripple clock \"DataA\[5\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataA\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataA\[2\] " "Info: Detected ripple clock \"DataA\[2\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataA\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataA\[3\] " "Info: Detected ripple clock \"DataA\[3\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataA\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataA\[0\] " "Info: Detected ripple clock \"DataA\[0\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataA\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataA\[1\] " "Info: Detected ripple clock \"DataA\[1\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataA\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.Second_DI_Receive " "Info: Detected ripple clock \"ADC0832:u1\|current_state.Second_DI_Receive\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.Second_DI_Receive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.Data_Transform " "Info: Detected ripple clock \"ADC0832:u1\|current_state.Data_Transform\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.Data_Transform" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.First_DI_Receive " "Info: Detected ripple clock \"ADC0832:u1\|current_state.First_DI_Receive\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.First_DI_Receive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_1 register COUNT1\[16\] register DataB\[0\] 58.96 MHz 16.96 ns Internal " "Info: Clock \"clk_1\" has Internal fmax of 58.96 MHz between source register \"COUNT1\[16\]\" and destination register \"DataB\[0\]\" (period= 16.96 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.251 ns + Longest register register " "Info: + Longest register to register delay is 16.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNT1\[16\] 1 REG LC_X6_Y10_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y10_N0; Fanout = 5; REG Node = 'COUNT1\[16\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1[16] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.914 ns) 2.868 ns Equal5~3 2 COMB LC_X6_Y12_N7 1 " "Info: 2: + IC(1.954 ns) + CELL(0.914 ns) = 2.868 ns; Loc. = LC_X6_Y12_N7; Fanout = 1; COMB Node = 'Equal5~3'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { COUNT1[16] Equal5~3 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.390 ns) + CELL(0.914 ns) 6.172 ns Equal5~4 3 COMB LC_X4_Y10_N3 4 " "Info: 3: + IC(2.390 ns) + CELL(0.914 ns) = 6.172 ns; Loc. = LC_X4_Y10_N3; Fanout = 4; COMB Node = 'Equal5~4'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.304 ns" { Equal5~3 Equal5~4 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.200 ns) 8.038 ns Equal5~10 4 COMB LC_X7_Y10_N9 2 " "Info: 4: + IC(1.666 ns) + CELL(0.200 ns) = 8.038 ns; Loc. = LC_X7_Y10_N9; Fanout = 2; COMB Node = 'Equal5~10'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { Equal5~4 Equal5~10 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.073 ns) + CELL(0.200 ns) 11.311 ns Equal5~12 5 COMB LC_X12_Y6_N0 1 " "Info: 5: + IC(3.073 ns) + CELL(0.200 ns) = 11.311 ns; Loc. = LC_X12_Y6_N0; Fanout = 1; COMB Node = 'Equal5~12'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.273 ns" { Equal5~10 Equal5~12 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.200 ns) 12.657 ns DataB\[0\]~1 6 COMB LC_X12_Y6_N7 8 " "Info: 6: + IC(1.146 ns) + CELL(0.200 ns) = 12.657 ns; Loc. = LC_X12_Y6_N7; Fanout = 8; COMB Node = 'DataB\[0\]~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { Equal5~12 DataB[0]~1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.351 ns) + CELL(1.243 ns) 16.251 ns DataB\[0\] 7 REG LC_X16_Y4_N9 2 " "Info: 7: + IC(2.351 ns) + CELL(1.243 ns) = 16.251 ns; Loc. = LC_X16_Y4_N9; Fanout = 2; REG Node = 'DataB\[0\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.594 ns" { DataB[0]~1 DataB[0] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.671 ns ( 22.59 % ) " "Info: Total cell delay = 3.671 ns ( 22.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.580 ns ( 77.41 % ) " "Info: Total interconnect delay = 12.580 ns ( 77.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "16.251 ns" { COUNT1[16] Equal5~3 Equal5~4 Equal5~10 Equal5~12 DataB[0]~1 DataB[0] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "16.251 ns" { COUNT1[16] {} Equal5~3 {} Equal5~4 {} Equal5~10 {} Equal5~12 {} DataB[0]~1 {} DataB[0] {} } { 0.000ns 1.954ns 2.390ns 1.666ns 3.073ns 1.146ns 2.351ns } { 0.000ns 0.914ns 0.914ns 0.200ns 0.200ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 3.953 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_1\" to destination register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_1 1 CLK PIN_J6 128 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 128; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns DataB\[0\] 2 REG LC_X16_Y4_N9 2 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X16_Y4_N9; Fanout = 2; REG Node = 'DataB\[0\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk_1 DataB[0] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_1 DataB[0] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_1 {} clk_1~combout {} DataB[0] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 3.953 ns - Longest register " "Info: - Longest clock path from clock \"clk_1\" to source register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_1 1 CLK PIN_J6 128 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 128; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns COUNT1\[16\] 2 REG LC_X6_Y10_N0 5 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X6_Y10_N0; Fanout = 5; REG Node = 'COUNT1\[16\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk_1 COUNT1[16] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_1 COUNT1[16] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_1 {} clk_1~combout {} COUNT1[16] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_1 DataB[0] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_1 {} clk_1~combout {} DataB[0] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_1 COUNT1[16] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_1 {} clk_1~combout {} COUNT1[16] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "16.251 ns" { COUNT1[16] Equal5~3 Equal5~4 Equal5~10 Equal5~12 DataB[0]~1 DataB[0] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "16.251 ns" { COUNT1[16] {} Equal5~3 {} Equal5~4 {} Equal5~10 {} Equal5~12 {} DataB[0]~1 {} DataB[0] {} } { 0.000ns 1.954ns 2.390ns 1.666ns 3.073ns 1.146ns 2.351ns } { 0.000ns 0.914ns 0.914ns 0.200ns 0.200ns 0.200ns 1.243ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_1 DataB[0] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_1 {} clk_1~combout {} DataB[0] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_1 COUNT1[16] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_1 {} clk_1~combout {} COUNT1[16] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_1 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"clk_1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DataA\[3\] temp\[3\] clk_1 9.477 ns " "Info: Found hold time violation between source  pin or register \"DataA\[3\]\" and destination pin or register \"temp\[3\]\" for clock \"clk_1\" (Hold time is 9.477 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.496 ns + Largest " "Info: + Largest clock skew is 11.496 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 15.449 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to destination register is 15.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_1 1 CLK PIN_J6 128 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 128; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(1.294 ns) 4.329 ns DataA\[3\] 2 REG LC_X20_Y8_N2 4 " "Info: 2: + IC(1.872 ns) + CELL(1.294 ns) = 4.329 ns; Loc. = LC_X20_Y8_N2; Fanout = 4; REG Node = 'DataA\[3\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { clk_1 DataA[3] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.399 ns) + CELL(0.740 ns) 8.468 ns Equal0~1 3 COMB LC_X16_Y4_N0 1 " "Info: 3: + IC(3.399 ns) + CELL(0.740 ns) = 8.468 ns; Loc. = LC_X16_Y4_N0; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.139 ns" { DataA[3] Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/myfiles/tools/quartus91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.511 ns) 10.914 ns Equal0~4 4 COMB LC_X12_Y4_N1 9 " "Info: 4: + IC(1.935 ns) + CELL(0.511 ns) = 10.914 ns; Loc. = LC_X12_Y4_N1; Fanout = 9; COMB Node = 'Equal0~4'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { Equal0~1 Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/myfiles/tools/quartus91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 11.419 ns temp\[0\]~0 5 COMB LC_X12_Y4_N2 7 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 11.419 ns; Loc. = LC_X12_Y4_N2; Fanout = 7; COMB Node = 'temp\[0\]~0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Equal0~4 temp[0]~0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.116 ns) + CELL(0.914 ns) 15.449 ns temp\[3\] 6 REG LC_X20_Y8_N4 2 " "Info: 6: + IC(3.116 ns) + CELL(0.914 ns) = 15.449 ns; Loc. = LC_X20_Y8_N4; Fanout = 2; REG Node = 'temp\[3\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.030 ns" { temp[0]~0 temp[3] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.822 ns ( 31.21 % ) " "Info: Total cell delay = 4.822 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.627 ns ( 68.79 % ) " "Info: Total interconnect delay = 10.627 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "15.449 ns" { clk_1 DataA[3] Equal0~1 Equal0~4 temp[0]~0 temp[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "15.449 ns" { clk_1 {} clk_1~combout {} DataA[3] {} Equal0~1 {} Equal0~4 {} temp[0]~0 {} temp[3] {} } { 0.000ns 0.000ns 1.872ns 3.399ns 1.935ns 0.305ns 3.116ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.200ns 0.914ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 3.953 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1\" to source register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_1 1 CLK PIN_J6 128 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 128; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns DataA\[3\] 2 REG LC_X20_Y8_N2 4 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X20_Y8_N2; Fanout = 4; REG Node = 'DataA\[3\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk_1 DataA[3] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_1 DataA[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_1 {} clk_1~combout {} DataA[3] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "15.449 ns" { clk_1 DataA[3] Equal0~1 Equal0~4 temp[0]~0 temp[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "15.449 ns" { clk_1 {} clk_1~combout {} DataA[3] {} Equal0~1 {} Equal0~4 {} temp[0]~0 {} temp[3] {} } { 0.000ns 0.000ns 1.872ns 3.399ns 1.935ns 0.305ns 3.116ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.200ns 0.914ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_1 DataA[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_1 {} clk_1~combout {} DataA[3] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.643 ns - Shortest register register " "Info: - Shortest register to register delay is 1.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DataA\[3\] 1 REG LC_X20_Y8_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y8_N2; Fanout = 4; REG Node = 'DataA\[3\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA[3] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.740 ns) 1.643 ns temp\[3\] 2 REG LC_X20_Y8_N4 2 " "Info: 2: + IC(0.903 ns) + CELL(0.740 ns) = 1.643 ns; Loc. = LC_X20_Y8_N4; Fanout = 2; REG Node = 'temp\[3\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { DataA[3] temp[3] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.740 ns ( 45.04 % ) " "Info: Total cell delay = 0.740 ns ( 45.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.903 ns ( 54.96 % ) " "Info: Total interconnect delay = 0.903 ns ( 54.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { DataA[3] temp[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "1.643 ns" { DataA[3] {} temp[3] {} } { 0.000ns 0.903ns } { 0.000ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "15.449 ns" { clk_1 DataA[3] Equal0~1 Equal0~4 temp[0]~0 temp[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "15.449 ns" { clk_1 {} clk_1~combout {} DataA[3] {} Equal0~1 {} Equal0~4 {} temp[0]~0 {} temp[3] {} } { 0.000ns 0.000ns 1.872ns 3.399ns 1.935ns 0.305ns 3.116ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.200ns 0.914ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_1 DataA[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_1 {} clk_1~combout {} DataA[3] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { DataA[3] temp[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "1.643 ns" { DataA[3] {} temp[3] {} } { 0.000ns 0.903ns } { 0.000ns 0.740ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ADC0832:u1\|data\[5\] CH0_1\[4\] clk_1 3.320 ns register " "Info: tsu for register \"ADC0832:u1\|data\[5\]\" (data pin = \"CH0_1\[4\]\", clock pin = \"clk_1\") is 3.320 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.100 ns + Longest pin register " "Info: + Longest pin to register delay is 12.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CH0_1\[4\] 1 PIN PIN_R11 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_R11; Fanout = 2; PIN Node = 'CH0_1\[4\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[4] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.566 ns) + CELL(0.200 ns) 4.898 ns ADC0832:u1\|Add0~70 2 COMB LC_X15_Y9_N8 2 " "Info: 2: + IC(3.566 ns) + CELL(0.200 ns) = 4.898 ns; Loc. = LC_X15_Y9_N8; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~70'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.766 ns" { CH0_1[4] ADC0832:u1|Add0~70 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(1.077 ns) 7.649 ns ADC0832:u1\|Add0~46 3 COMB LC_X17_Y9_N4 3 " "Info: 3: + IC(1.674 ns) + CELL(1.077 ns) = 7.649 ns; Loc. = LC_X17_Y9_N4; Fanout = 3; COMB Node = 'ADC0832:u1\|Add0~46'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { ADC0832:u1|Add0~70 ADC0832:u1|Add0~46 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 8.624 ns ADC0832:u1\|Add0~30 4 COMB LC_X17_Y9_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.975 ns) = 8.624 ns; Loc. = LC_X17_Y9_N5; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~30'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { ADC0832:u1|Add0~46 ADC0832:u1|Add0~30 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.200 ns) 10.752 ns ADC0832:u1\|Add0~35 5 COMB LC_X15_Y9_N0 1 " "Info: 5: + IC(1.928 ns) + CELL(0.200 ns) = 10.752 ns; Loc. = LC_X15_Y9_N0; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~35'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { ADC0832:u1|Add0~30 ADC0832:u1|Add0~35 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.200 ns) 12.100 ns ADC0832:u1\|data\[5\] 6 REG LC_X16_Y9_N3 2 " "Info: 6: + IC(1.148 ns) + CELL(0.200 ns) = 12.100 ns; Loc. = LC_X16_Y9_N3; Fanout = 2; REG Node = 'ADC0832:u1\|data\[5\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { ADC0832:u1|Add0~35 ADC0832:u1|data[5] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.784 ns ( 31.27 % ) " "Info: Total cell delay = 3.784 ns ( 31.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.316 ns ( 68.73 % ) " "Info: Total interconnect delay = 8.316 ns ( 68.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "12.100 ns" { CH0_1[4] ADC0832:u1|Add0~70 ADC0832:u1|Add0~46 ADC0832:u1|Add0~30 ADC0832:u1|Add0~35 ADC0832:u1|data[5] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "12.100 ns" { CH0_1[4] {} CH0_1[4]~combout {} ADC0832:u1|Add0~70 {} ADC0832:u1|Add0~46 {} ADC0832:u1|Add0~30 {} ADC0832:u1|Add0~35 {} ADC0832:u1|data[5] {} } { 0.000ns 0.000ns 3.566ns 1.674ns 0.000ns 1.928ns 1.148ns } { 0.000ns 1.132ns 0.200ns 1.077ns 0.975ns 0.200ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.352 ns + " "Info: + Micro setup delay of destination is 2.352 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 11.132 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1\" to destination register is 11.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_1 1 CLK PIN_J6 128 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 128; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(1.294 ns) 4.329 ns ADC0832:u1\|current_state.Data_Transform 2 REG LC_X8_Y6_N4 11 " "Info: 2: + IC(1.872 ns) + CELL(1.294 ns) = 4.329 ns; Loc. = LC_X8_Y6_N4; Fanout = 11; REG Node = 'ADC0832:u1\|current_state.Data_Transform'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { clk_1 ADC0832:u1|current_state.Data_Transform } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.063 ns) + CELL(0.740 ns) 11.132 ns ADC0832:u1\|data\[5\] 3 REG LC_X16_Y9_N3 2 " "Info: 3: + IC(6.063 ns) + CELL(0.740 ns) = 11.132 ns; Loc. = LC_X16_Y9_N3; Fanout = 2; REG Node = 'ADC0832:u1\|data\[5\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[5] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.197 ns ( 28.72 % ) " "Info: Total cell delay = 3.197 ns ( 28.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.935 ns ( 71.28 % ) " "Info: Total interconnect delay = 7.935 ns ( 71.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "11.132 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[5] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "11.132 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[5] {} } { 0.000ns 0.000ns 1.872ns 6.063ns } { 0.000ns 1.163ns 1.294ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "12.100 ns" { CH0_1[4] ADC0832:u1|Add0~70 ADC0832:u1|Add0~46 ADC0832:u1|Add0~30 ADC0832:u1|Add0~35 ADC0832:u1|data[5] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "12.100 ns" { CH0_1[4] {} CH0_1[4]~combout {} ADC0832:u1|Add0~70 {} ADC0832:u1|Add0~46 {} ADC0832:u1|Add0~30 {} ADC0832:u1|Add0~35 {} ADC0832:u1|data[5] {} } { 0.000ns 0.000ns 3.566ns 1.674ns 0.000ns 1.928ns 1.148ns } { 0.000ns 1.132ns 0.200ns 1.077ns 0.975ns 0.200ns 0.200ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "11.132 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[5] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "11.132 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[5] {} } { 0.000ns 0.000ns 1.872ns 6.063ns } { 0.000ns 1.163ns 1.294ns 0.740ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_1 Parallel_Data\[16\] Parallel_Data\[7\]\$latch 16.954 ns register " "Info: tco from clock \"clk_1\" to destination pin \"Parallel_Data\[16\]\" through register \"Parallel_Data\[7\]\$latch\" is 16.954 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 10.229 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to source register is 10.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_1 1 CLK PIN_J6 128 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 128; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(1.294 ns) 4.329 ns current_state.DATA_CHECK 2 REG LC_X12_Y6_N5 17 " "Info: 2: + IC(1.872 ns) + CELL(1.294 ns) = 4.329 ns; Loc. = LC_X12_Y6_N5; Fanout = 17; REG Node = 'current_state.DATA_CHECK'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { clk_1 current_state.DATA_CHECK } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(0.200 ns) 10.229 ns Parallel_Data\[7\]\$latch 3 REG LC_X11_Y11_N5 25 " "Info: 3: + IC(5.700 ns) + CELL(0.200 ns) = 10.229 ns; Loc. = LC_X11_Y11_N5; Fanout = 25; REG Node = 'Parallel_Data\[7\]\$latch'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { current_state.DATA_CHECK Parallel_Data[7]$latch } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.657 ns ( 25.98 % ) " "Info: Total cell delay = 2.657 ns ( 25.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.572 ns ( 74.02 % ) " "Info: Total interconnect delay = 7.572 ns ( 74.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "10.229 ns" { clk_1 current_state.DATA_CHECK Parallel_Data[7]$latch } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "10.229 ns" { clk_1 {} clk_1~combout {} current_state.DATA_CHECK {} Parallel_Data[7]$latch {} } { 0.000ns 0.000ns 1.872ns 5.700ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.725 ns + Longest register pin " "Info: + Longest register to pin delay is 6.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Parallel_Data\[7\]\$latch 1 REG LC_X11_Y11_N5 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y11_N5; Fanout = 25; REG Node = 'Parallel_Data\[7\]\$latch'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[7]$latch } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.403 ns) + CELL(2.322 ns) 6.725 ns Parallel_Data\[16\] 2 PIN PIN_T2 0 " "Info: 2: + IC(4.403 ns) + CELL(2.322 ns) = 6.725 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'Parallel_Data\[16\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { Parallel_Data[7]$latch Parallel_Data[16] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 34.53 % ) " "Info: Total cell delay = 2.322 ns ( 34.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.403 ns ( 65.47 % ) " "Info: Total interconnect delay = 4.403 ns ( 65.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { Parallel_Data[7]$latch Parallel_Data[16] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { Parallel_Data[7]$latch {} Parallel_Data[16] {} } { 0.000ns 4.403ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "10.229 ns" { clk_1 current_state.DATA_CHECK Parallel_Data[7]$latch } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "10.229 ns" { clk_1 {} clk_1~combout {} current_state.DATA_CHECK {} Parallel_Data[7]$latch {} } { 0.000ns 0.000ns 1.872ns 5.700ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { Parallel_Data[7]$latch Parallel_Data[16] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { Parallel_Data[7]$latch {} Parallel_Data[16] {} } { 0.000ns 4.403ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ADC0832:u1\|data\[3\] CH1_1\[3\] clk_1 5.745 ns register " "Info: th for register \"ADC0832:u1\|data\[3\]\" (data pin = \"CH1_1\[3\]\", clock pin = \"clk_1\") is 5.745 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 11.137 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to destination register is 11.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_1 1 CLK PIN_J6 128 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 128; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(1.294 ns) 4.329 ns ADC0832:u1\|current_state.Data_Transform 2 REG LC_X8_Y6_N4 11 " "Info: 2: + IC(1.872 ns) + CELL(1.294 ns) = 4.329 ns; Loc. = LC_X8_Y6_N4; Fanout = 11; REG Node = 'ADC0832:u1\|current_state.Data_Transform'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { clk_1 ADC0832:u1|current_state.Data_Transform } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.068 ns) + CELL(0.740 ns) 11.137 ns ADC0832:u1\|data\[3\] 3 REG LC_X18_Y9_N6 2 " "Info: 3: + IC(6.068 ns) + CELL(0.740 ns) = 11.137 ns; Loc. = LC_X18_Y9_N6; Fanout = 2; REG Node = 'ADC0832:u1\|data\[3\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.808 ns" { ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[3] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.197 ns ( 28.71 % ) " "Info: Total cell delay = 3.197 ns ( 28.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.940 ns ( 71.29 % ) " "Info: Total interconnect delay = 7.940 ns ( 71.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "11.137 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "11.137 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[3] {} } { 0.000ns 0.000ns 1.872ns 6.068ns } { 0.000ns 1.163ns 1.294ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.392 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CH1_1\[3\] 1 PIN PIN_H14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_H14; Fanout = 2; PIN Node = 'CH1_1\[3\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[3] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.200 ns) 3.168 ns ADC0832:u1\|Add0~22 2 COMB LC_X18_Y9_N5 1 " "Info: 2: + IC(1.836 ns) + CELL(0.200 ns) = 3.168 ns; Loc. = LC_X18_Y9_N5; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~22'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.036 ns" { CH1_1[3] ADC0832:u1|Add0~22 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.511 ns) 4.455 ns ADC0832:u1\|Add0~28 3 COMB LC_X18_Y9_N8 1 " "Info: 3: + IC(0.776 ns) + CELL(0.511 ns) = 4.455 ns; Loc. = LC_X18_Y9_N8; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~28'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { ADC0832:u1|Add0~22 ADC0832:u1|Add0~28 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.200 ns) 5.392 ns ADC0832:u1\|data\[3\] 4 REG LC_X18_Y9_N6 2 " "Info: 4: + IC(0.737 ns) + CELL(0.200 ns) = 5.392 ns; Loc. = LC_X18_Y9_N6; Fanout = 2; REG Node = 'ADC0832:u1\|data\[3\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { ADC0832:u1|Add0~28 ADC0832:u1|data[3] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.043 ns ( 37.89 % ) " "Info: Total cell delay = 2.043 ns ( 37.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.349 ns ( 62.11 % ) " "Info: Total interconnect delay = 3.349 ns ( 62.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { CH1_1[3] ADC0832:u1|Add0~22 ADC0832:u1|Add0~28 ADC0832:u1|data[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { CH1_1[3] {} CH1_1[3]~combout {} ADC0832:u1|Add0~22 {} ADC0832:u1|Add0~28 {} ADC0832:u1|data[3] {} } { 0.000ns 0.000ns 1.836ns 0.776ns 0.737ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "11.137 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "11.137 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[3] {} } { 0.000ns 0.000ns 1.872ns 6.068ns } { 0.000ns 1.163ns 1.294ns 0.740ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { CH1_1[3] ADC0832:u1|Add0~22 ADC0832:u1|Add0~28 ADC0832:u1|data[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { CH1_1[3] {} CH1_1[3]~combout {} ADC0832:u1|Add0~22 {} ADC0832:u1|Add0~28 {} ADC0832:u1|data[3] {} } { 0.000ns 0.000ns 1.836ns 0.776ns 0.737ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 49 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 22:56:38 2017 " "Info: Processing ended: Sat Oct 14 22:56:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 192 s " "Info: Quartus II Full Compilation was successful. 0 errors, 192 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
