// Seed: 3693686752
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri id_3,
    input wor id_4
);
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input wor id_2,
    input supply1 id_3,
    output tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    output uwire id_8,
    input tri0 id_9
);
  reg  id_11;
  wand id_12 = 1;
  wire id_13;
  always @(*) id_1 <= id_11;
  module_0(
      id_8, id_5, id_8, id_5, id_2
  );
  always @(id_11) id_11 <= (1) <= 1'b0;
endmodule
