// DO NOT EDIT THIS FILE. GENERATED BY svdxgen.

//go:build stm32l4x6

// Package lcd provides access to the registers of the LCD peripheral.
//
// Instances:
//  LCD  LCD_BASE  APB1  LCD  Liquid crystal display controller
// Registers:
//  0x000 32  CR        control register
//  0x004 32  FCR       frame control register
//  0x008 32  SR        status register
//  0x00C 32  CLR       clear register
//  0x014 32  RAM_COM0  display memory
//  0x01C 32  RAM_COM1  display memory
//  0x024 32  RAM_COM2  display memory
//  0x02C 32  RAM_COM3  display memory
//  0x034 32  RAM_COM4  display memory
//  0x03C 32  RAM_COM5  display memory
//  0x044 32  RAM_COM6  display memory
//  0x04C 32  RAM_COM7  display memory
// Import:
//  github.com/embeddedgo/stm32/p/bus
//  github.com/embeddedgo/stm32/p/mmap
package lcd

const (
	LCDEN   CR = 0x01 << 0 //+ LCD controller enable
	VSEL    CR = 0x01 << 1 //+ Voltage source selection
	DUTY    CR = 0x07 << 2 //+ Duty selection
	BIAS    CR = 0x03 << 5 //+ Bias selector
	MUX_SEG CR = 0x01 << 7 //+ Mux segment enable
	BUFEN   CR = 0x01 << 8 //+ Voltage output buffer enable
)

const (
	LCDENn   = 0
	VSELn    = 1
	DUTYn    = 2
	BIASn    = 5
	MUX_SEGn = 7
	BUFENn   = 8
)

const (
	HD     FCR = 0x01 << 0  //+ High drive enable
	SOFIE  FCR = 0x01 << 1  //+ Start of frame interrupt enable
	UDDIE  FCR = 0x01 << 3  //+ Update display done interrupt enable
	PON    FCR = 0x07 << 4  //+ Pulse ON duration
	DEAD   FCR = 0x07 << 7  //+ Dead time duration
	CC     FCR = 0x07 << 10 //+ Contrast control
	BLINKF FCR = 0x07 << 13 //+ Blink frequency selection
	BLINK  FCR = 0x03 << 16 //+ Blink mode selection
	DIV    FCR = 0x0F << 18 //+ DIV clock divider
	PS     FCR = 0x0F << 22 //+ PS 16-bit prescaler
)

const (
	HDn     = 0
	SOFIEn  = 1
	UDDIEn  = 3
	PONn    = 4
	DEADn   = 7
	CCn     = 10
	BLINKFn = 13
	BLINKn  = 16
	DIVn    = 18
	PSn     = 22
)

const (
	ENS   SR = 0x01 << 0 //+ ENS
	SOF   SR = 0x01 << 1 //+ Start of frame flag
	UDR   SR = 0x01 << 2 //+ Update display request
	UDD   SR = 0x01 << 3 //+ Update Display Done
	RDY   SR = 0x01 << 4 //+ Ready flag
	FCRSF SR = 0x01 << 5 //+ LCD Frame Control Register Synchronization flag
)

const (
	ENSn   = 0
	SOFn   = 1
	UDRn   = 2
	UDDn   = 3
	RDYn   = 4
	FCRSFn = 5
)

const (
	SOFC CLR = 0x01 << 1 //+ Start of frame flag clear
	UDDC CLR = 0x01 << 3 //+ Update display done clear
)

const (
	SOFCn = 1
	UDDCn = 3
)

const (
	S00 RAM_COM0 = 0x01 << 0  //+ S00
	S01 RAM_COM0 = 0x01 << 1  //+ S01
	S02 RAM_COM0 = 0x01 << 2  //+ S02
	S03 RAM_COM0 = 0x01 << 3  //+ S03
	S04 RAM_COM0 = 0x01 << 4  //+ S04
	S05 RAM_COM0 = 0x01 << 5  //+ S05
	S06 RAM_COM0 = 0x01 << 6  //+ S06
	S07 RAM_COM0 = 0x01 << 7  //+ S07
	S08 RAM_COM0 = 0x01 << 8  //+ S08
	S09 RAM_COM0 = 0x01 << 9  //+ S09
	S10 RAM_COM0 = 0x01 << 10 //+ S10
	S11 RAM_COM0 = 0x01 << 11 //+ S11
	S12 RAM_COM0 = 0x01 << 12 //+ S12
	S13 RAM_COM0 = 0x01 << 13 //+ S13
	S14 RAM_COM0 = 0x01 << 14 //+ S14
	S15 RAM_COM0 = 0x01 << 15 //+ S15
	S16 RAM_COM0 = 0x01 << 16 //+ S16
	S17 RAM_COM0 = 0x01 << 17 //+ S17
	S18 RAM_COM0 = 0x01 << 18 //+ S18
	S19 RAM_COM0 = 0x01 << 19 //+ S19
	S20 RAM_COM0 = 0x01 << 20 //+ S20
	S21 RAM_COM0 = 0x01 << 21 //+ S21
	S22 RAM_COM0 = 0x01 << 22 //+ S22
	S23 RAM_COM0 = 0x01 << 23 //+ S23
	S24 RAM_COM0 = 0x01 << 24 //+ S24
	S25 RAM_COM0 = 0x01 << 25 //+ S25
	S26 RAM_COM0 = 0x01 << 26 //+ S26
	S27 RAM_COM0 = 0x01 << 27 //+ S27
	S28 RAM_COM0 = 0x01 << 28 //+ S28
	S29 RAM_COM0 = 0x01 << 29 //+ S29
	S30 RAM_COM0 = 0x01 << 30 //+ S30
)

const (
	S00n = 0
	S01n = 1
	S02n = 2
	S03n = 3
	S04n = 4
	S05n = 5
	S06n = 6
	S07n = 7
	S08n = 8
	S09n = 9
	S10n = 10
	S11n = 11
	S12n = 12
	S13n = 13
	S14n = 14
	S15n = 15
	S16n = 16
	S17n = 17
	S18n = 18
	S19n = 19
	S20n = 20
	S21n = 21
	S22n = 22
	S23n = 23
	S24n = 24
	S25n = 25
	S26n = 26
	S27n = 27
	S28n = 28
	S29n = 29
	S30n = 30
)

const (
	S00 RAM_COM1 = 0x01 << 0  //+ S00
	S01 RAM_COM1 = 0x01 << 1  //+ S01
	S02 RAM_COM1 = 0x01 << 2  //+ S02
	S03 RAM_COM1 = 0x01 << 3  //+ S03
	S04 RAM_COM1 = 0x01 << 4  //+ S04
	S05 RAM_COM1 = 0x01 << 5  //+ S05
	S06 RAM_COM1 = 0x01 << 6  //+ S06
	S07 RAM_COM1 = 0x01 << 7  //+ S07
	S08 RAM_COM1 = 0x01 << 8  //+ S08
	S09 RAM_COM1 = 0x01 << 9  //+ S09
	S10 RAM_COM1 = 0x01 << 10 //+ S10
	S11 RAM_COM1 = 0x01 << 11 //+ S11
	S12 RAM_COM1 = 0x01 << 12 //+ S12
	S13 RAM_COM1 = 0x01 << 13 //+ S13
	S14 RAM_COM1 = 0x01 << 14 //+ S14
	S15 RAM_COM1 = 0x01 << 15 //+ S15
	S16 RAM_COM1 = 0x01 << 16 //+ S16
	S17 RAM_COM1 = 0x01 << 17 //+ S17
	S18 RAM_COM1 = 0x01 << 18 //+ S18
	S19 RAM_COM1 = 0x01 << 19 //+ S19
	S20 RAM_COM1 = 0x01 << 20 //+ S20
	S21 RAM_COM1 = 0x01 << 21 //+ S21
	S22 RAM_COM1 = 0x01 << 22 //+ S22
	S23 RAM_COM1 = 0x01 << 23 //+ S23
	S24 RAM_COM1 = 0x01 << 24 //+ S24
	S25 RAM_COM1 = 0x01 << 25 //+ S25
	S26 RAM_COM1 = 0x01 << 26 //+ S26
	S27 RAM_COM1 = 0x01 << 27 //+ S27
	S28 RAM_COM1 = 0x01 << 28 //+ S28
	S29 RAM_COM1 = 0x01 << 29 //+ S29
	S30 RAM_COM1 = 0x01 << 30 //+ S30
	S31 RAM_COM1 = 0x01 << 31 //+ S31
)

const (
	S00n = 0
	S01n = 1
	S02n = 2
	S03n = 3
	S04n = 4
	S05n = 5
	S06n = 6
	S07n = 7
	S08n = 8
	S09n = 9
	S10n = 10
	S11n = 11
	S12n = 12
	S13n = 13
	S14n = 14
	S15n = 15
	S16n = 16
	S17n = 17
	S18n = 18
	S19n = 19
	S20n = 20
	S21n = 21
	S22n = 22
	S23n = 23
	S24n = 24
	S25n = 25
	S26n = 26
	S27n = 27
	S28n = 28
	S29n = 29
	S30n = 30
	S31n = 31
)

const (
	S00 RAM_COM2 = 0x01 << 0  //+ S00
	S01 RAM_COM2 = 0x01 << 1  //+ S01
	S02 RAM_COM2 = 0x01 << 2  //+ S02
	S03 RAM_COM2 = 0x01 << 3  //+ S03
	S04 RAM_COM2 = 0x01 << 4  //+ S04
	S05 RAM_COM2 = 0x01 << 5  //+ S05
	S06 RAM_COM2 = 0x01 << 6  //+ S06
	S07 RAM_COM2 = 0x01 << 7  //+ S07
	S08 RAM_COM2 = 0x01 << 8  //+ S08
	S09 RAM_COM2 = 0x01 << 9  //+ S09
	S10 RAM_COM2 = 0x01 << 10 //+ S10
	S11 RAM_COM2 = 0x01 << 11 //+ S11
	S12 RAM_COM2 = 0x01 << 12 //+ S12
	S13 RAM_COM2 = 0x01 << 13 //+ S13
	S14 RAM_COM2 = 0x01 << 14 //+ S14
	S15 RAM_COM2 = 0x01 << 15 //+ S15
	S16 RAM_COM2 = 0x01 << 16 //+ S16
	S17 RAM_COM2 = 0x01 << 17 //+ S17
	S18 RAM_COM2 = 0x01 << 18 //+ S18
	S19 RAM_COM2 = 0x01 << 19 //+ S19
	S20 RAM_COM2 = 0x01 << 20 //+ S20
	S21 RAM_COM2 = 0x01 << 21 //+ S21
	S22 RAM_COM2 = 0x01 << 22 //+ S22
	S23 RAM_COM2 = 0x01 << 23 //+ S23
	S24 RAM_COM2 = 0x01 << 24 //+ S24
	S25 RAM_COM2 = 0x01 << 25 //+ S25
	S26 RAM_COM2 = 0x01 << 26 //+ S26
	S27 RAM_COM2 = 0x01 << 27 //+ S27
	S28 RAM_COM2 = 0x01 << 28 //+ S28
	S29 RAM_COM2 = 0x01 << 29 //+ S29
	S30 RAM_COM2 = 0x01 << 30 //+ S30
	S31 RAM_COM2 = 0x01 << 31 //+ S31
)

const (
	S00n = 0
	S01n = 1
	S02n = 2
	S03n = 3
	S04n = 4
	S05n = 5
	S06n = 6
	S07n = 7
	S08n = 8
	S09n = 9
	S10n = 10
	S11n = 11
	S12n = 12
	S13n = 13
	S14n = 14
	S15n = 15
	S16n = 16
	S17n = 17
	S18n = 18
	S19n = 19
	S20n = 20
	S21n = 21
	S22n = 22
	S23n = 23
	S24n = 24
	S25n = 25
	S26n = 26
	S27n = 27
	S28n = 28
	S29n = 29
	S30n = 30
	S31n = 31
)

const (
	S00 RAM_COM3 = 0x01 << 0  //+ S00
	S01 RAM_COM3 = 0x01 << 1  //+ S01
	S02 RAM_COM3 = 0x01 << 2  //+ S02
	S03 RAM_COM3 = 0x01 << 3  //+ S03
	S04 RAM_COM3 = 0x01 << 4  //+ S04
	S05 RAM_COM3 = 0x01 << 5  //+ S05
	S06 RAM_COM3 = 0x01 << 6  //+ S06
	S07 RAM_COM3 = 0x01 << 7  //+ S07
	S08 RAM_COM3 = 0x01 << 8  //+ S08
	S09 RAM_COM3 = 0x01 << 9  //+ S09
	S10 RAM_COM3 = 0x01 << 10 //+ S10
	S11 RAM_COM3 = 0x01 << 11 //+ S11
	S12 RAM_COM3 = 0x01 << 12 //+ S12
	S13 RAM_COM3 = 0x01 << 13 //+ S13
	S14 RAM_COM3 = 0x01 << 14 //+ S14
	S15 RAM_COM3 = 0x01 << 15 //+ S15
	S16 RAM_COM3 = 0x01 << 16 //+ S16
	S17 RAM_COM3 = 0x01 << 17 //+ S17
	S18 RAM_COM3 = 0x01 << 18 //+ S18
	S19 RAM_COM3 = 0x01 << 19 //+ S19
	S20 RAM_COM3 = 0x01 << 20 //+ S20
	S21 RAM_COM3 = 0x01 << 21 //+ S21
	S22 RAM_COM3 = 0x01 << 22 //+ S22
	S23 RAM_COM3 = 0x01 << 23 //+ S23
	S24 RAM_COM3 = 0x01 << 24 //+ S24
	S25 RAM_COM3 = 0x01 << 25 //+ S25
	S26 RAM_COM3 = 0x01 << 26 //+ S26
	S27 RAM_COM3 = 0x01 << 27 //+ S27
	S28 RAM_COM3 = 0x01 << 28 //+ S28
	S29 RAM_COM3 = 0x01 << 29 //+ S29
	S30 RAM_COM3 = 0x01 << 30 //+ S30
	S31 RAM_COM3 = 0x01 << 31 //+ S31
)

const (
	S00n = 0
	S01n = 1
	S02n = 2
	S03n = 3
	S04n = 4
	S05n = 5
	S06n = 6
	S07n = 7
	S08n = 8
	S09n = 9
	S10n = 10
	S11n = 11
	S12n = 12
	S13n = 13
	S14n = 14
	S15n = 15
	S16n = 16
	S17n = 17
	S18n = 18
	S19n = 19
	S20n = 20
	S21n = 21
	S22n = 22
	S23n = 23
	S24n = 24
	S25n = 25
	S26n = 26
	S27n = 27
	S28n = 28
	S29n = 29
	S30n = 30
	S31n = 31
)

const (
	S00 RAM_COM4 = 0x01 << 0  //+ S00
	S01 RAM_COM4 = 0x01 << 1  //+ S01
	S02 RAM_COM4 = 0x01 << 2  //+ S02
	S03 RAM_COM4 = 0x01 << 3  //+ S03
	S04 RAM_COM4 = 0x01 << 4  //+ S04
	S05 RAM_COM4 = 0x01 << 5  //+ S05
	S06 RAM_COM4 = 0x01 << 6  //+ S06
	S07 RAM_COM4 = 0x01 << 7  //+ S07
	S08 RAM_COM4 = 0x01 << 8  //+ S08
	S09 RAM_COM4 = 0x01 << 9  //+ S09
	S10 RAM_COM4 = 0x01 << 10 //+ S10
	S11 RAM_COM4 = 0x01 << 11 //+ S11
	S12 RAM_COM4 = 0x01 << 12 //+ S12
	S13 RAM_COM4 = 0x01 << 13 //+ S13
	S14 RAM_COM4 = 0x01 << 14 //+ S14
	S15 RAM_COM4 = 0x01 << 15 //+ S15
	S16 RAM_COM4 = 0x01 << 16 //+ S16
	S17 RAM_COM4 = 0x01 << 17 //+ S17
	S18 RAM_COM4 = 0x01 << 18 //+ S18
	S19 RAM_COM4 = 0x01 << 19 //+ S19
	S20 RAM_COM4 = 0x01 << 20 //+ S20
	S21 RAM_COM4 = 0x01 << 21 //+ S21
	S22 RAM_COM4 = 0x01 << 22 //+ S22
	S23 RAM_COM4 = 0x01 << 23 //+ S23
	S24 RAM_COM4 = 0x01 << 24 //+ S24
	S25 RAM_COM4 = 0x01 << 25 //+ S25
	S26 RAM_COM4 = 0x01 << 26 //+ S26
	S27 RAM_COM4 = 0x01 << 27 //+ S27
	S28 RAM_COM4 = 0x01 << 28 //+ S28
	S29 RAM_COM4 = 0x01 << 29 //+ S29
	S30 RAM_COM4 = 0x01 << 30 //+ S30
	S31 RAM_COM4 = 0x01 << 31 //+ S31
)

const (
	S00n = 0
	S01n = 1
	S02n = 2
	S03n = 3
	S04n = 4
	S05n = 5
	S06n = 6
	S07n = 7
	S08n = 8
	S09n = 9
	S10n = 10
	S11n = 11
	S12n = 12
	S13n = 13
	S14n = 14
	S15n = 15
	S16n = 16
	S17n = 17
	S18n = 18
	S19n = 19
	S20n = 20
	S21n = 21
	S22n = 22
	S23n = 23
	S24n = 24
	S25n = 25
	S26n = 26
	S27n = 27
	S28n = 28
	S29n = 29
	S30n = 30
	S31n = 31
)

const (
	S00 RAM_COM5 = 0x01 << 0  //+ S00
	S01 RAM_COM5 = 0x01 << 1  //+ S01
	S02 RAM_COM5 = 0x01 << 2  //+ S02
	S03 RAM_COM5 = 0x01 << 3  //+ S03
	S04 RAM_COM5 = 0x01 << 4  //+ S04
	S05 RAM_COM5 = 0x01 << 5  //+ S05
	S06 RAM_COM5 = 0x01 << 6  //+ S06
	S07 RAM_COM5 = 0x01 << 7  //+ S07
	S08 RAM_COM5 = 0x01 << 8  //+ S08
	S09 RAM_COM5 = 0x01 << 9  //+ S09
	S10 RAM_COM5 = 0x01 << 10 //+ S10
	S11 RAM_COM5 = 0x01 << 11 //+ S11
	S12 RAM_COM5 = 0x01 << 12 //+ S12
	S13 RAM_COM5 = 0x01 << 13 //+ S13
	S14 RAM_COM5 = 0x01 << 14 //+ S14
	S15 RAM_COM5 = 0x01 << 15 //+ S15
	S16 RAM_COM5 = 0x01 << 16 //+ S16
	S17 RAM_COM5 = 0x01 << 17 //+ S17
	S18 RAM_COM5 = 0x01 << 18 //+ S18
	S19 RAM_COM5 = 0x01 << 19 //+ S19
	S20 RAM_COM5 = 0x01 << 20 //+ S20
	S21 RAM_COM5 = 0x01 << 21 //+ S21
	S22 RAM_COM5 = 0x01 << 22 //+ S22
	S23 RAM_COM5 = 0x01 << 23 //+ S23
	S24 RAM_COM5 = 0x01 << 24 //+ S24
	S25 RAM_COM5 = 0x01 << 25 //+ S25
	S26 RAM_COM5 = 0x01 << 26 //+ S26
	S27 RAM_COM5 = 0x01 << 27 //+ S27
	S28 RAM_COM5 = 0x01 << 28 //+ S28
	S29 RAM_COM5 = 0x01 << 29 //+ S29
	S30 RAM_COM5 = 0x01 << 30 //+ S30
	S31 RAM_COM5 = 0x01 << 31 //+ S31
)

const (
	S00n = 0
	S01n = 1
	S02n = 2
	S03n = 3
	S04n = 4
	S05n = 5
	S06n = 6
	S07n = 7
	S08n = 8
	S09n = 9
	S10n = 10
	S11n = 11
	S12n = 12
	S13n = 13
	S14n = 14
	S15n = 15
	S16n = 16
	S17n = 17
	S18n = 18
	S19n = 19
	S20n = 20
	S21n = 21
	S22n = 22
	S23n = 23
	S24n = 24
	S25n = 25
	S26n = 26
	S27n = 27
	S28n = 28
	S29n = 29
	S30n = 30
	S31n = 31
)

const (
	S00 RAM_COM6 = 0x01 << 0  //+ S00
	S01 RAM_COM6 = 0x01 << 1  //+ S01
	S02 RAM_COM6 = 0x01 << 2  //+ S02
	S03 RAM_COM6 = 0x01 << 3  //+ S03
	S04 RAM_COM6 = 0x01 << 4  //+ S04
	S05 RAM_COM6 = 0x01 << 5  //+ S05
	S06 RAM_COM6 = 0x01 << 6  //+ S06
	S07 RAM_COM6 = 0x01 << 7  //+ S07
	S08 RAM_COM6 = 0x01 << 8  //+ S08
	S09 RAM_COM6 = 0x01 << 9  //+ S09
	S10 RAM_COM6 = 0x01 << 10 //+ S10
	S11 RAM_COM6 = 0x01 << 11 //+ S11
	S12 RAM_COM6 = 0x01 << 12 //+ S12
	S13 RAM_COM6 = 0x01 << 13 //+ S13
	S14 RAM_COM6 = 0x01 << 14 //+ S14
	S15 RAM_COM6 = 0x01 << 15 //+ S15
	S16 RAM_COM6 = 0x01 << 16 //+ S16
	S17 RAM_COM6 = 0x01 << 17 //+ S17
	S18 RAM_COM6 = 0x01 << 18 //+ S18
	S19 RAM_COM6 = 0x01 << 19 //+ S19
	S20 RAM_COM6 = 0x01 << 20 //+ S20
	S21 RAM_COM6 = 0x01 << 21 //+ S21
	S22 RAM_COM6 = 0x01 << 22 //+ S22
	S23 RAM_COM6 = 0x01 << 23 //+ S23
	S24 RAM_COM6 = 0x01 << 24 //+ S24
	S25 RAM_COM6 = 0x01 << 25 //+ S25
	S26 RAM_COM6 = 0x01 << 26 //+ S26
	S27 RAM_COM6 = 0x01 << 27 //+ S27
	S28 RAM_COM6 = 0x01 << 28 //+ S28
	S29 RAM_COM6 = 0x01 << 29 //+ S29
	S30 RAM_COM6 = 0x01 << 30 //+ S30
	S31 RAM_COM6 = 0x01 << 31 //+ S31
)

const (
	S00n = 0
	S01n = 1
	S02n = 2
	S03n = 3
	S04n = 4
	S05n = 5
	S06n = 6
	S07n = 7
	S08n = 8
	S09n = 9
	S10n = 10
	S11n = 11
	S12n = 12
	S13n = 13
	S14n = 14
	S15n = 15
	S16n = 16
	S17n = 17
	S18n = 18
	S19n = 19
	S20n = 20
	S21n = 21
	S22n = 22
	S23n = 23
	S24n = 24
	S25n = 25
	S26n = 26
	S27n = 27
	S28n = 28
	S29n = 29
	S30n = 30
	S31n = 31
)

const (
	S00 RAM_COM7 = 0x01 << 0  //+ S00
	S01 RAM_COM7 = 0x01 << 1  //+ S01
	S02 RAM_COM7 = 0x01 << 2  //+ S02
	S03 RAM_COM7 = 0x01 << 3  //+ S03
	S04 RAM_COM7 = 0x01 << 4  //+ S04
	S05 RAM_COM7 = 0x01 << 5  //+ S05
	S06 RAM_COM7 = 0x01 << 6  //+ S06
	S07 RAM_COM7 = 0x01 << 7  //+ S07
	S08 RAM_COM7 = 0x01 << 8  //+ S08
	S09 RAM_COM7 = 0x01 << 9  //+ S09
	S10 RAM_COM7 = 0x01 << 10 //+ S10
	S11 RAM_COM7 = 0x01 << 11 //+ S11
	S12 RAM_COM7 = 0x01 << 12 //+ S12
	S13 RAM_COM7 = 0x01 << 13 //+ S13
	S14 RAM_COM7 = 0x01 << 14 //+ S14
	S15 RAM_COM7 = 0x01 << 15 //+ S15
	S16 RAM_COM7 = 0x01 << 16 //+ S16
	S17 RAM_COM7 = 0x01 << 17 //+ S17
	S18 RAM_COM7 = 0x01 << 18 //+ S18
	S19 RAM_COM7 = 0x01 << 19 //+ S19
	S20 RAM_COM7 = 0x01 << 20 //+ S20
	S21 RAM_COM7 = 0x01 << 21 //+ S21
	S22 RAM_COM7 = 0x01 << 22 //+ S22
	S23 RAM_COM7 = 0x01 << 23 //+ S23
	S24 RAM_COM7 = 0x01 << 24 //+ S24
	S25 RAM_COM7 = 0x01 << 25 //+ S25
	S26 RAM_COM7 = 0x01 << 26 //+ S26
	S27 RAM_COM7 = 0x01 << 27 //+ S27
	S28 RAM_COM7 = 0x01 << 28 //+ S28
	S29 RAM_COM7 = 0x01 << 29 //+ S29
	S30 RAM_COM7 = 0x01 << 30 //+ S30
	S31 RAM_COM7 = 0x01 << 31 //+ S31
)

const (
	S00n = 0
	S01n = 1
	S02n = 2
	S03n = 3
	S04n = 4
	S05n = 5
	S06n = 6
	S07n = 7
	S08n = 8
	S09n = 9
	S10n = 10
	S11n = 11
	S12n = 12
	S13n = 13
	S14n = 14
	S15n = 15
	S16n = 16
	S17n = 17
	S18n = 18
	S19n = 19
	S20n = 20
	S21n = 21
	S22n = 22
	S23n = 23
	S24n = 24
	S25n = 25
	S26n = 26
	S27n = 27
	S28n = 28
	S29n = 29
	S30n = 30
	S31n = 31
)
