// Seed: 172897135
module module_0;
endmodule
module module_1;
  always id_1 = -1;
  module_0 modCall_1 ();
endmodule
program module_2 (
    output tri id_0,
    input wor id_1,
    input supply1 id_2,
    input wand id_3,
    input logic id_4,
    output wor id_5,
    input wor id_6,
    input supply1 id_7,
    input tri id_8,
    input tri1 id_9
);
  always begin : LABEL_0
    {-1, id_4, -1} <= -1 ? -1 ^ 1 : -1;
  end
  module_0 modCall_1 ();
  tri0 id_11, id_12;
  assign id_11 = id_9 == "" ? id_2 : 1;
  assign id_0  = -1;
endmodule
