2018-07-09 15:11:48,796 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.1\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-07-09 15:11:48,818 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.1\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-07-09 15:11:48,826 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.1\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-09 15:11:48,828 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.1\rte_config\ExempleEventsConstraints.xml is valid with the provided xsd schema
2018-07-09 15:11:48,829 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.1\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-09 15:11:48,830 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.1\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-07-09 15:11:48,830 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.1\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-09 15:11:48,831 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.1\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-07-09 15:11:48,831 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.1\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-09 15:11:48,832 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.1\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
