Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 10 15:49:27 2019
| Host         : NEW-81CKO7BCL2P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           13 |
| No           | No                    | Yes                    |              25 |            8 |
| No           | Yes                   | No                     |              69 |           18 |
| Yes          | No                    | No                     |             520 |          247 |
| Yes          | No                    | Yes                    |              27 |            6 |
| Yes          | Yes                   | No                     |              24 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------------------------+-------------------------------------+------------------+----------------+
|     Clock Signal     |                      Enable Signal                     |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------------------------------+-------------------------------------+------------------+----------------+
|  CLK_undiv_IBUF_BUFG | UART1/uart_tx_data                                     | Wrapper1/ARM1/ProgramCounter1/RESET |                1 |              1 |
|  LED_OBUF_BUFG[7]    |                                                        |                                     |                3 |              3 |
|  CLK_undiv_IBUF_BUFG | UART1/uart_rx_sync_clock_0                             | Wrapper1/ARM1/ProgramCounter1/RESET |                1 |              4 |
|  CLK_undiv_IBUF_BUFG | UART1/oversample_baud_tick_reg_n_0                     | Wrapper1/ARM1/ProgramCounter1/RESET |                1 |              4 |
|  LED_OBUF_BUFG[7]    | RESET_IBUF                                             |                                     |                3 |              4 |
|  CLK_undiv_IBUF_BUFG | UART1/uart_tx_data_block[6]_i_1_n_0                    | Wrapper1/ARM1/ProgramCounter1/RESET |                1 |              7 |
|  CLK_undiv_IBUF_BUFG | UART1/E[0]                                             | Wrapper1/ARM1/ProgramCounter1/RESET |                2 |              8 |
|  CLK_undiv_IBUF_BUFG | Wrapper1/E[0]                                          | Wrapper1/ARM1/ProgramCounter1/RESET |                1 |              8 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/CONSOLE_OUT_ready_reg[0] |                                     |                3 |              8 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/LED_OUT[7]_i_7_0[0]      | Wrapper1/ARM1/ProgramCounter1/RESET |                2 |              8 |
|  CLK_undiv_IBUF_BUFG | UART1/uart_rx_data_block                               | Wrapper1/ARM1/ProgramCounter1/RESET |                2 |             11 |
|  CLK_undiv_IBUF_BUFG | sel                                                    |                                     |                8 |             28 |
|  CLK_undiv_IBUF_BUFG |                                                        | Wrapper1/ARM1/ProgramCounter1/RESET |               10 |             30 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/E[0]                     |                                     |               15 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[2]_16[0]          |                                     |               12 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[2]_4[0]           |                                     |               15 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[2]_5[0]           |                                     |               16 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[2]_6[0]           |                                     |               16 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[2]_10[0]          |                                     |               15 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[2]_12[0]          |                                     |               15 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[2]_11[0]          |                                     |               20 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[2]_13[0]          |                                     |               14 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[2]_14[0]          |                                     |               16 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[2]_15[0]          |                                     |               13 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[4]_2[0]           |                                     |               17 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[2]_7[0]           |                                     |               17 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[2]_9[0]           |                                     |               16 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[2]_8[0]           |                                     |               16 |             32 |
|  CLK_undiv_IBUF_BUFG |                                                        |                                     |               10 |             38 |
|  LED_OBUF_BUFG[7]    |                                                        | Wrapper1/ARM1/ProgramCounter1/RESET |               16 |             64 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/p_1_in                   |                                     |               16 |             64 |
+----------------------+--------------------------------------------------------+-------------------------------------+------------------+----------------+


