--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4158 paths analyzed, 667 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.715ns.
--------------------------------------------------------------------------------
Slack:                  14.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond1/M_ctr_q_19 (FF)
  Destination:          buttonHandler/M_button_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.629ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.663 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond1/M_ctr_q_19 to buttonHandler/M_button_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.DQ      Tcko                  0.476   buttonHandler/button_cond1/M_ctr_q[19]
                                                       buttonHandler/button_cond1/M_ctr_q_19
    SLICE_X11Y58.D1      net (fanout=2)        1.667   buttonHandler/button_cond1/M_ctr_q[19]
    SLICE_X11Y58.D       Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/button_cond1/out2
    SLICE_X11Y58.B2      net (fanout=3)        0.550   buttonHandler/out1
    SLICE_X11Y58.B       Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/edge_detector1/out1
    SLICE_X15Y61.A2      net (fanout=4)        1.396   buttonHandler/M_edge_detector1_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X15Y61.CE      net (fanout=2)        0.355   buttonHandler/_n0051_inv
    SLICE_X15Y61.CLK     Tceck                 0.408   M_buttonHandler_out[4]
                                                       buttonHandler/M_button_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.629ns (1.661ns logic, 3.968ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  14.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond1/M_ctr_q_19 (FF)
  Destination:          buttonHandler/M_button_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.627ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.663 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond1/M_ctr_q_19 to buttonHandler/M_button_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.DQ      Tcko                  0.476   buttonHandler/button_cond1/M_ctr_q[19]
                                                       buttonHandler/button_cond1/M_ctr_q_19
    SLICE_X11Y58.D1      net (fanout=2)        1.667   buttonHandler/button_cond1/M_ctr_q[19]
    SLICE_X11Y58.D       Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/button_cond1/out2
    SLICE_X11Y58.B2      net (fanout=3)        0.550   buttonHandler/out1
    SLICE_X11Y58.B       Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/edge_detector1/out1
    SLICE_X15Y61.A2      net (fanout=4)        1.396   buttonHandler/M_edge_detector1_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X17Y61.CE      net (fanout=2)        0.353   buttonHandler/_n0051_inv
    SLICE_X17Y61.CLK     Tceck                 0.408   M_buttonHandler_out[3]
                                                       buttonHandler/M_button_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.627ns (1.661ns logic, 3.966ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  14.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond1/M_ctr_q_19 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.626ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.663 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond1/M_ctr_q_19 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.DQ      Tcko                  0.476   buttonHandler/button_cond1/M_ctr_q[19]
                                                       buttonHandler/button_cond1/M_ctr_q_19
    SLICE_X11Y58.D1      net (fanout=2)        1.667   buttonHandler/button_cond1/M_ctr_q[19]
    SLICE_X11Y58.D       Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/button_cond1/out2
    SLICE_X11Y58.B2      net (fanout=3)        0.550   buttonHandler/out1
    SLICE_X11Y58.B       Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/edge_detector1/out1
    SLICE_X15Y61.A2      net (fanout=4)        1.396   buttonHandler/M_edge_detector1_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X15Y61.CE      net (fanout=2)        0.355   buttonHandler/_n0051_inv
    SLICE_X15Y61.CLK     Tceck                 0.405   M_buttonHandler_out[4]
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (1.658ns logic, 3.968ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  14.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond1/M_ctr_q_19 (FF)
  Destination:          buttonHandler/M_button_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.609ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.663 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond1/M_ctr_q_19 to buttonHandler/M_button_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.DQ      Tcko                  0.476   buttonHandler/button_cond1/M_ctr_q[19]
                                                       buttonHandler/button_cond1/M_ctr_q_19
    SLICE_X11Y58.D1      net (fanout=2)        1.667   buttonHandler/button_cond1/M_ctr_q[19]
    SLICE_X11Y58.D       Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/button_cond1/out2
    SLICE_X11Y58.B2      net (fanout=3)        0.550   buttonHandler/out1
    SLICE_X11Y58.B       Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/edge_detector1/out1
    SLICE_X15Y61.A2      net (fanout=4)        1.396   buttonHandler/M_edge_detector1_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X17Y61.CE      net (fanout=2)        0.353   buttonHandler/_n0051_inv
    SLICE_X17Y61.CLK     Tceck                 0.390   M_buttonHandler_out[3]
                                                       buttonHandler/M_button_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.609ns (1.643ns logic, 3.966ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  14.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond1/M_ctr_q_15 (FF)
  Destination:          buttonHandler/M_button_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.554ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.663 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond1/M_ctr_q_15 to buttonHandler/M_button_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y60.DQ      Tcko                  0.476   buttonHandler/button_cond1/M_ctr_q[15]
                                                       buttonHandler/button_cond1/M_ctr_q_15
    SLICE_X11Y58.D2      net (fanout=2)        1.592   buttonHandler/button_cond1/M_ctr_q[15]
    SLICE_X11Y58.D       Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/button_cond1/out2
    SLICE_X11Y58.B2      net (fanout=3)        0.550   buttonHandler/out1
    SLICE_X11Y58.B       Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/edge_detector1/out1
    SLICE_X15Y61.A2      net (fanout=4)        1.396   buttonHandler/M_edge_detector1_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X15Y61.CE      net (fanout=2)        0.355   buttonHandler/_n0051_inv
    SLICE_X15Y61.CLK     Tceck                 0.408   M_buttonHandler_out[4]
                                                       buttonHandler/M_button_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.554ns (1.661ns logic, 3.893ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  14.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond1/M_ctr_q_15 (FF)
  Destination:          buttonHandler/M_button_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.552ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.663 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond1/M_ctr_q_15 to buttonHandler/M_button_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y60.DQ      Tcko                  0.476   buttonHandler/button_cond1/M_ctr_q[15]
                                                       buttonHandler/button_cond1/M_ctr_q_15
    SLICE_X11Y58.D2      net (fanout=2)        1.592   buttonHandler/button_cond1/M_ctr_q[15]
    SLICE_X11Y58.D       Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/button_cond1/out2
    SLICE_X11Y58.B2      net (fanout=3)        0.550   buttonHandler/out1
    SLICE_X11Y58.B       Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/edge_detector1/out1
    SLICE_X15Y61.A2      net (fanout=4)        1.396   buttonHandler/M_edge_detector1_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X17Y61.CE      net (fanout=2)        0.353   buttonHandler/_n0051_inv
    SLICE_X17Y61.CLK     Tceck                 0.408   M_buttonHandler_out[3]
                                                       buttonHandler/M_button_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.552ns (1.661ns logic, 3.891ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  14.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond1/M_ctr_q_15 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.551ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.663 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond1/M_ctr_q_15 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y60.DQ      Tcko                  0.476   buttonHandler/button_cond1/M_ctr_q[15]
                                                       buttonHandler/button_cond1/M_ctr_q_15
    SLICE_X11Y58.D2      net (fanout=2)        1.592   buttonHandler/button_cond1/M_ctr_q[15]
    SLICE_X11Y58.D       Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/button_cond1/out2
    SLICE_X11Y58.B2      net (fanout=3)        0.550   buttonHandler/out1
    SLICE_X11Y58.B       Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/edge_detector1/out1
    SLICE_X15Y61.A2      net (fanout=4)        1.396   buttonHandler/M_edge_detector1_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X15Y61.CE      net (fanout=2)        0.355   buttonHandler/_n0051_inv
    SLICE_X15Y61.CLK     Tceck                 0.405   M_buttonHandler_out[4]
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.551ns (1.658ns logic, 3.893ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  14.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond1/M_ctr_q_15 (FF)
  Destination:          buttonHandler/M_button_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.534ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.663 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond1/M_ctr_q_15 to buttonHandler/M_button_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y60.DQ      Tcko                  0.476   buttonHandler/button_cond1/M_ctr_q[15]
                                                       buttonHandler/button_cond1/M_ctr_q_15
    SLICE_X11Y58.D2      net (fanout=2)        1.592   buttonHandler/button_cond1/M_ctr_q[15]
    SLICE_X11Y58.D       Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/button_cond1/out2
    SLICE_X11Y58.B2      net (fanout=3)        0.550   buttonHandler/out1
    SLICE_X11Y58.B       Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/edge_detector1/out1
    SLICE_X15Y61.A2      net (fanout=4)        1.396   buttonHandler/M_edge_detector1_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X17Y61.CE      net (fanout=2)        0.353   buttonHandler/_n0051_inv
    SLICE_X17Y61.CLK     Tceck                 0.390   M_buttonHandler_out[3]
                                                       buttonHandler/M_button_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.534ns (1.643ns logic, 3.891ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  14.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_2 (FF)
  Destination:          buttonHandler/M_button_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.356ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.663 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_2 to buttonHandler/M_button_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.CQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[3]
                                                       buttonHandler/button_cond4/M_ctr_q_2
    SLICE_X1Y60.C2       net (fanout=2)        0.939   buttonHandler/button_cond4/M_ctr_q[2]
    SLICE_X1Y60.C        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out1
    SLICE_X1Y60.B4       net (fanout=3)        0.359   buttonHandler/out_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X15Y61.CE      net (fanout=2)        0.355   buttonHandler/_n0051_inv
    SLICE_X15Y61.CLK     Tceck                 0.408   M_buttonHandler_out[4]
                                                       buttonHandler/M_button_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.356ns (1.710ns logic, 3.646ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  14.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_15 (FF)
  Destination:          buttonHandler/M_button_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.348ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.663 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_15 to buttonHandler/M_button_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y60.DQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[15]
                                                       buttonHandler/button_cond4/M_ctr_q_15
    SLICE_X1Y60.D1       net (fanout=2)        0.740   buttonHandler/button_cond4/M_ctr_q[15]
    SLICE_X1Y60.D        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out2
    SLICE_X1Y60.B2       net (fanout=3)        0.550   buttonHandler/out1_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X15Y61.CE      net (fanout=2)        0.355   buttonHandler/_n0051_inv
    SLICE_X15Y61.CLK     Tceck                 0.408   M_buttonHandler_out[4]
                                                       buttonHandler/M_button_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.348ns (1.710ns logic, 3.638ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  14.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_15 (FF)
  Destination:          buttonHandler/M_button_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.346ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.663 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_15 to buttonHandler/M_button_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y60.DQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[15]
                                                       buttonHandler/button_cond4/M_ctr_q_15
    SLICE_X1Y60.D1       net (fanout=2)        0.740   buttonHandler/button_cond4/M_ctr_q[15]
    SLICE_X1Y60.D        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out2
    SLICE_X1Y60.B2       net (fanout=3)        0.550   buttonHandler/out1_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X17Y61.CE      net (fanout=2)        0.353   buttonHandler/_n0051_inv
    SLICE_X17Y61.CLK     Tceck                 0.408   M_buttonHandler_out[3]
                                                       buttonHandler/M_button_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.346ns (1.710ns logic, 3.636ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  14.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_2 (FF)
  Destination:          buttonHandler/M_button_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.354ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.663 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_2 to buttonHandler/M_button_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.CQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[3]
                                                       buttonHandler/button_cond4/M_ctr_q_2
    SLICE_X1Y60.C2       net (fanout=2)        0.939   buttonHandler/button_cond4/M_ctr_q[2]
    SLICE_X1Y60.C        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out1
    SLICE_X1Y60.B4       net (fanout=3)        0.359   buttonHandler/out_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X17Y61.CE      net (fanout=2)        0.353   buttonHandler/_n0051_inv
    SLICE_X17Y61.CLK     Tceck                 0.408   M_buttonHandler_out[3]
                                                       buttonHandler/M_button_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.354ns (1.710ns logic, 3.644ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  14.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_15 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.345ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.663 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_15 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y60.DQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[15]
                                                       buttonHandler/button_cond4/M_ctr_q_15
    SLICE_X1Y60.D1       net (fanout=2)        0.740   buttonHandler/button_cond4/M_ctr_q[15]
    SLICE_X1Y60.D        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out2
    SLICE_X1Y60.B2       net (fanout=3)        0.550   buttonHandler/out1_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X15Y61.CE      net (fanout=2)        0.355   buttonHandler/_n0051_inv
    SLICE_X15Y61.CLK     Tceck                 0.405   M_buttonHandler_out[4]
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.345ns (1.707ns logic, 3.638ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  14.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_2 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.353ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.663 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_2 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.CQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[3]
                                                       buttonHandler/button_cond4/M_ctr_q_2
    SLICE_X1Y60.C2       net (fanout=2)        0.939   buttonHandler/button_cond4/M_ctr_q[2]
    SLICE_X1Y60.C        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out1
    SLICE_X1Y60.B4       net (fanout=3)        0.359   buttonHandler/out_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X15Y61.CE      net (fanout=2)        0.355   buttonHandler/_n0051_inv
    SLICE_X15Y61.CLK     Tceck                 0.405   M_buttonHandler_out[4]
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.353ns (1.707ns logic, 3.646ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  14.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_3 (FF)
  Destination:          buttonHandler/M_button_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.346ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.663 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_3 to buttonHandler/M_button_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.DQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[3]
                                                       buttonHandler/button_cond4/M_ctr_q_3
    SLICE_X1Y60.C1       net (fanout=2)        0.929   buttonHandler/button_cond4/M_ctr_q[3]
    SLICE_X1Y60.C        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out1
    SLICE_X1Y60.B4       net (fanout=3)        0.359   buttonHandler/out_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X15Y61.CE      net (fanout=2)        0.355   buttonHandler/_n0051_inv
    SLICE_X15Y61.CLK     Tceck                 0.408   M_buttonHandler_out[4]
                                                       buttonHandler/M_button_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.346ns (1.710ns logic, 3.636ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  14.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_3 (FF)
  Destination:          buttonHandler/M_button_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.344ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.663 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_3 to buttonHandler/M_button_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.DQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[3]
                                                       buttonHandler/button_cond4/M_ctr_q_3
    SLICE_X1Y60.C1       net (fanout=2)        0.929   buttonHandler/button_cond4/M_ctr_q[3]
    SLICE_X1Y60.C        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out1
    SLICE_X1Y60.B4       net (fanout=3)        0.359   buttonHandler/out_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X17Y61.CE      net (fanout=2)        0.353   buttonHandler/_n0051_inv
    SLICE_X17Y61.CLK     Tceck                 0.408   M_buttonHandler_out[3]
                                                       buttonHandler/M_button_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.344ns (1.710ns logic, 3.634ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  14.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_3 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.343ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.663 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_3 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.DQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[3]
                                                       buttonHandler/button_cond4/M_ctr_q_3
    SLICE_X1Y60.C1       net (fanout=2)        0.929   buttonHandler/button_cond4/M_ctr_q[3]
    SLICE_X1Y60.C        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out1
    SLICE_X1Y60.B4       net (fanout=3)        0.359   buttonHandler/out_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X15Y61.CE      net (fanout=2)        0.355   buttonHandler/_n0051_inv
    SLICE_X15Y61.CLK     Tceck                 0.405   M_buttonHandler_out[4]
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.343ns (1.707ns logic, 3.636ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  14.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_17 (FF)
  Destination:          buttonHandler/M_button_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.663 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_17 to buttonHandler/M_button_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[19]
                                                       buttonHandler/button_cond4/M_ctr_q_17
    SLICE_X1Y60.D2       net (fanout=2)        0.722   buttonHandler/button_cond4/M_ctr_q[17]
    SLICE_X1Y60.D        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out2
    SLICE_X1Y60.B2       net (fanout=3)        0.550   buttonHandler/out1_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X15Y61.CE      net (fanout=2)        0.355   buttonHandler/_n0051_inv
    SLICE_X15Y61.CLK     Tceck                 0.408   M_buttonHandler_out[4]
                                                       buttonHandler/M_button_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.330ns (1.710ns logic, 3.620ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  14.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_17 (FF)
  Destination:          buttonHandler/M_button_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.328ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.663 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_17 to buttonHandler/M_button_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[19]
                                                       buttonHandler/button_cond4/M_ctr_q_17
    SLICE_X1Y60.D2       net (fanout=2)        0.722   buttonHandler/button_cond4/M_ctr_q[17]
    SLICE_X1Y60.D        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out2
    SLICE_X1Y60.B2       net (fanout=3)        0.550   buttonHandler/out1_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X17Y61.CE      net (fanout=2)        0.353   buttonHandler/_n0051_inv
    SLICE_X17Y61.CLK     Tceck                 0.408   M_buttonHandler_out[3]
                                                       buttonHandler/M_button_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.328ns (1.710ns logic, 3.618ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  14.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_17 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.327ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.663 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_17 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[19]
                                                       buttonHandler/button_cond4/M_ctr_q_17
    SLICE_X1Y60.D2       net (fanout=2)        0.722   buttonHandler/button_cond4/M_ctr_q[17]
    SLICE_X1Y60.D        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out2
    SLICE_X1Y60.B2       net (fanout=3)        0.550   buttonHandler/out1_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X15Y61.CE      net (fanout=2)        0.355   buttonHandler/_n0051_inv
    SLICE_X15Y61.CLK     Tceck                 0.405   M_buttonHandler_out[4]
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.327ns (1.707ns logic, 3.620ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  14.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_2 (FF)
  Destination:          buttonHandler/M_button_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.336ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.663 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_2 to buttonHandler/M_button_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.CQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[3]
                                                       buttonHandler/button_cond4/M_ctr_q_2
    SLICE_X1Y60.C2       net (fanout=2)        0.939   buttonHandler/button_cond4/M_ctr_q[2]
    SLICE_X1Y60.C        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out1
    SLICE_X1Y60.B4       net (fanout=3)        0.359   buttonHandler/out_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X17Y61.CE      net (fanout=2)        0.353   buttonHandler/_n0051_inv
    SLICE_X17Y61.CLK     Tceck                 0.390   M_buttonHandler_out[3]
                                                       buttonHandler/M_button_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.336ns (1.692ns logic, 3.644ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  14.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_15 (FF)
  Destination:          buttonHandler/M_button_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.328ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.663 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_15 to buttonHandler/M_button_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y60.DQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[15]
                                                       buttonHandler/button_cond4/M_ctr_q_15
    SLICE_X1Y60.D1       net (fanout=2)        0.740   buttonHandler/button_cond4/M_ctr_q[15]
    SLICE_X1Y60.D        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out2
    SLICE_X1Y60.B2       net (fanout=3)        0.550   buttonHandler/out1_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X17Y61.CE      net (fanout=2)        0.353   buttonHandler/_n0051_inv
    SLICE_X17Y61.CLK     Tceck                 0.390   M_buttonHandler_out[3]
                                                       buttonHandler/M_button_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.328ns (1.692ns logic, 3.636ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  14.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_3 (FF)
  Destination:          buttonHandler/M_button_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.326ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.663 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_3 to buttonHandler/M_button_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.DQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[3]
                                                       buttonHandler/button_cond4/M_ctr_q_3
    SLICE_X1Y60.C1       net (fanout=2)        0.929   buttonHandler/button_cond4/M_ctr_q[3]
    SLICE_X1Y60.C        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out1
    SLICE_X1Y60.B4       net (fanout=3)        0.359   buttonHandler/out_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X17Y61.CE      net (fanout=2)        0.353   buttonHandler/_n0051_inv
    SLICE_X17Y61.CLK     Tceck                 0.390   M_buttonHandler_out[3]
                                                       buttonHandler/M_button_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.326ns (1.692ns logic, 3.634ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  14.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_17 (FF)
  Destination:          buttonHandler/M_button_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.663 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_17 to buttonHandler/M_button_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[19]
                                                       buttonHandler/button_cond4/M_ctr_q_17
    SLICE_X1Y60.D2       net (fanout=2)        0.722   buttonHandler/button_cond4/M_ctr_q[17]
    SLICE_X1Y60.D        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out2
    SLICE_X1Y60.B2       net (fanout=3)        0.550   buttonHandler/out1_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X17Y61.CE      net (fanout=2)        0.353   buttonHandler/_n0051_inv
    SLICE_X17Y61.CLK     Tceck                 0.390   M_buttonHandler_out[3]
                                                       buttonHandler/M_button_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.310ns (1.692ns logic, 3.618ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  14.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_19 (FF)
  Destination:          buttonHandler/M_button_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.193ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.663 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_19 to buttonHandler/M_button_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.DQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[19]
                                                       buttonHandler/button_cond4/M_ctr_q_19
    SLICE_X1Y60.D3       net (fanout=2)        0.585   buttonHandler/button_cond4/M_ctr_q[19]
    SLICE_X1Y60.D        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out2
    SLICE_X1Y60.B2       net (fanout=3)        0.550   buttonHandler/out1_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X15Y61.CE      net (fanout=2)        0.355   buttonHandler/_n0051_inv
    SLICE_X15Y61.CLK     Tceck                 0.408   M_buttonHandler_out[4]
                                                       buttonHandler/M_button_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.193ns (1.710ns logic, 3.483ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  14.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_19 (FF)
  Destination:          buttonHandler/M_button_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.191ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.663 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_19 to buttonHandler/M_button_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.DQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[19]
                                                       buttonHandler/button_cond4/M_ctr_q_19
    SLICE_X1Y60.D3       net (fanout=2)        0.585   buttonHandler/button_cond4/M_ctr_q[19]
    SLICE_X1Y60.D        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out2
    SLICE_X1Y60.B2       net (fanout=3)        0.550   buttonHandler/out1_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X17Y61.CE      net (fanout=2)        0.353   buttonHandler/_n0051_inv
    SLICE_X17Y61.CLK     Tceck                 0.408   M_buttonHandler_out[3]
                                                       buttonHandler/M_button_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.191ns (1.710ns logic, 3.481ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  14.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_19 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.190ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.663 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_19 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.DQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[19]
                                                       buttonHandler/button_cond4/M_ctr_q_19
    SLICE_X1Y60.D3       net (fanout=2)        0.585   buttonHandler/button_cond4/M_ctr_q[19]
    SLICE_X1Y60.D        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out2
    SLICE_X1Y60.B2       net (fanout=3)        0.550   buttonHandler/out1_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X15Y61.CE      net (fanout=2)        0.355   buttonHandler/_n0051_inv
    SLICE_X15Y61.CLK     Tceck                 0.405   M_buttonHandler_out[4]
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.190ns (1.707ns logic, 3.483ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  14.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_19 (FF)
  Destination:          buttonHandler/M_button_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.173ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.663 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_19 to buttonHandler/M_button_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.DQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[19]
                                                       buttonHandler/button_cond4/M_ctr_q_19
    SLICE_X1Y60.D3       net (fanout=2)        0.585   buttonHandler/button_cond4/M_ctr_q[19]
    SLICE_X1Y60.D        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out2
    SLICE_X1Y60.B2       net (fanout=3)        0.550   buttonHandler/out1_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X17Y61.CE      net (fanout=2)        0.353   buttonHandler/_n0051_inv
    SLICE_X17Y61.CLK     Tceck                 0.390   M_buttonHandler_out[3]
                                                       buttonHandler/M_button_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.173ns (1.692ns logic, 3.481ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  14.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_16 (FF)
  Destination:          buttonHandler/M_button_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.092ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.663 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_16 to buttonHandler/M_button_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[19]
                                                       buttonHandler/button_cond4/M_ctr_q_16
    SLICE_X1Y60.D4       net (fanout=2)        0.484   buttonHandler/button_cond4/M_ctr_q[16]
    SLICE_X1Y60.D        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out2
    SLICE_X1Y60.B2       net (fanout=3)        0.550   buttonHandler/out1_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X15Y61.CE      net (fanout=2)        0.355   buttonHandler/_n0051_inv
    SLICE_X15Y61.CLK     Tceck                 0.408   M_buttonHandler_out[4]
                                                       buttonHandler/M_button_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (1.710ns logic, 3.382ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  14.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_16 (FF)
  Destination:          buttonHandler/M_button_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.090ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.663 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_16 to buttonHandler/M_button_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.525   buttonHandler/button_cond4/M_ctr_q[19]
                                                       buttonHandler/button_cond4/M_ctr_q_16
    SLICE_X1Y60.D4       net (fanout=2)        0.484   buttonHandler/button_cond4/M_ctr_q[16]
    SLICE_X1Y60.D        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/button_cond4/out2
    SLICE_X1Y60.B2       net (fanout=3)        0.550   buttonHandler/out1_2
    SLICE_X1Y60.B        Tilo                  0.259   buttonHandler/out1_2
                                                       buttonHandler/edge_detector4/out1
    SLICE_X15Y61.A1      net (fanout=3)        1.993   buttonHandler/M_edge_detector4_out
    SLICE_X15Y61.A       Tilo                  0.259   M_buttonHandler_out[4]
                                                       buttonHandler/_n0051_inv
    SLICE_X17Y61.CE      net (fanout=2)        0.353   buttonHandler/_n0051_inv
    SLICE_X17Y61.CLK     Tceck                 0.408   M_buttonHandler_out[3]
                                                       buttonHandler/M_button_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.090ns (1.710ns logic, 3.380ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttonHandler/button_cond4/M_sync_out/CLK
  Logical resource: buttonHandler/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttonHandler/button_cond4/M_sync_out/CLK
  Logical resource: buttonHandler/button_cond1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttonHandler/button_cond4/M_sync_out/CLK
  Logical resource: buttonHandler/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttonHandler/button_cond4/M_sync_out/CLK
  Logical resource: buttonHandler/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttonHandler/button_cond4/M_sync_out/CLK
  Logical resource: buttonHandler/button_cond4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[3]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_0/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[3]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_1/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[3]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_2/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[3]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_3/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[7]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_4/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[7]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_5/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[7]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_6/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[7]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_7/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[11]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_8/CK
  Location pin: SLICE_X16Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[11]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_9/CK
  Location pin: SLICE_X16Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[11]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_10/CK
  Location pin: SLICE_X16Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[11]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_11/CK
  Location pin: SLICE_X16Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[15]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_12/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[15]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_13/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[15]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_14/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[15]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_15/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[19]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_16/CK
  Location pin: SLICE_X16Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[19]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_17/CK
  Location pin: SLICE_X16Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[19]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_18/CK
  Location pin: SLICE_X16Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond2/M_ctr_q[19]/CLK
  Logical resource: buttonHandler/button_cond2/M_ctr_q_19/CK
  Location pin: SLICE_X16Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sclk/M_ctr_q[3]/CLK
  Logical resource: sclk/M_ctr_q_0/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sclk/M_ctr_q[3]/CLK
  Logical resource: sclk/M_ctr_q_1/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sclk/M_ctr_q[3]/CLK
  Logical resource: sclk/M_ctr_q_2/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sclk/M_ctr_q[3]/CLK
  Logical resource: sclk/M_ctr_q_3/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.715|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4158 paths, 0 nets, and 432 connections

Design statistics:
   Minimum period:   5.715ns{1}   (Maximum frequency: 174.978MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 14 03:40:16 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



