<HTML>
<HEAD>
<TITLE>18116023/</TITLE>
</HEAD>
<BODY BGCOLOR=white>
<HR>
18116023/<p><PRE>
&gt;&gt;&gt;&gt; file: solution_1.v
`timescale 1ns / 1ps
module fifo(       clk, 
                   w_data, 
                   rd, 
                   wr,  
                   r_data, 
                   reset,
                   empty, 
                   full 
                   ); 

input  clk, 
       rd, 
       wr,  
       reset;

output  empty, 
        full;

input [7:0]  w_data;
output reg [7:0] r_data;

integer  Count = 0; 
reg [7:0] fifo[7:0]; 
<A NAME="0"></A><FONT color = #FF0000><A HREF="match68-1.html#0" TARGET="1"><IMG SRC="../../bitmaps/tm_0_25.gif" ALT="other" BORDER="0" ALIGN=left></A>

integer rdc = 0,wrc = 0 ;

assign empty = (Count==0)? 1'b1:1'b0; 

assign full = (Count==8)? 1'b1:1'b0; 

always @ (posedge clk) 

begin   
  if (reset) begin 
   rdc = 0; 
   wrc = 0; 
  end 

  else if (rd ==1'b1 && Count!=0) begin 
   r_data  = fifo[rdc]; 
   rdc = rdc+1; 
  end 

  else if (wr==1'b1 && Count&lt;8) begin
   fifo[wrc]  = w_data; 
   wrc  = wrc+1; 
</FONT>  end 

  else; 

 

 if (wrc==8) 
  wrc=0; 

 else if (rdc==8) 
  rdc=0; 

 else;

 if (rdc &gt; wrc) begin 
  Count=rdc-wrc; 
 end 

 else if (wrc &gt; rdc)
  Count=wrc-rdc; 

 else;

end 
endmodule
&gt;&gt;&gt;&gt; file: tb_1.v
`timescale 1ns / 1ps

module tb_1;
 reg clk;
 reg [31:0] w_data;
 reg rd;
 reg wr;
 reg reset;
 wire [31:0] r_data;
 wire empty;
 wire full;

 

 fifo uut (
                  .clk(clk), 
                  .w_data(w_data), 
                  .rd(rd), 
                  .wr(wr), 
                  .r_data(r_data), 
                  .reset(reset), 
                  .empty(empty), 
                  .full(full)
                  );

 initial begin 
  
  clk  = 1'b0;
<A NAME="1"></A><FONT color = #00FF00><A HREF="match68-1.html#1" TARGET="1"><IMG SRC="../../bitmaps/tm_1_5.gif" ALT="other" BORDER="0" ALIGN=left></A>

  w_data  = 32'h0;
  rd  = 1'b0;
  wr  = 1'b0;
  reset  = 1'b1;
  #100;        
  reset  = 1'b1;
</FONT>  #20;
  reset  = 1'b0;
  wr  = 1'b1;
  w_data  = 32'h0;
  #20;
  w_data  = 32'h1;
  #20;
  w_data  = 32'h2;
  #20;
  w_data  = 32'h3;
  #20;
  w_data  = 32'h4;
  #20;
  wr = 1'b0;
  rd = 1'b1;  

 end 
   always #10 clk = ~clk;    

endmodule

</PRE>
</PRE>
</BODY>
</HTML>
