Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/wei/Software/Vivado/install/Vivado/2018.3/patches/AR71948/vivado/bin/unwrapped/lnx64.o/xelab -wto 85a87940f6d444f6a45619118a7e7fa8 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_18 -L axis_switch_v1_1_18 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_switch_behav xil_defaultlib.sim_switch xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_axis_tready' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/FIFO_FOR_AXIS/FIFO_FOR_AXIS.srcs/sim_1/new/sim_switch.v:245]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_switch_v1_1_18.axis_switch_v1_1_18_axisc_decode...
Compiling module axis_switch_v1_1_18.axis_switch_v1_1_18_axisc_arb_re...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_mux_e...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_mux_e...
Compiling module axis_register_slice_v1_1_18.axis_register_slice_v1_1_18_axis...
Compiling module axis_switch_v1_1_18.axis_switch_v1_1_18_axisc_transf...
Compiling module axis_switch_v1_1_18.axis_switch_v1_1_18_dynamic_prio...
Compiling module axis_switch_v1_1_18.axis_switch_v1_1_18_dynamic_prio...
Compiling module axis_switch_v1_1_18.axis_switch_v1_1_18_arb_rr(C_FAM...
Compiling module axis_switch_v1_1_18.axis_switch_v1_1_18_axis_switch_...
Compiling module axis_switch_v1_1_18.axis_switch_v1_1_18_axis_switch(...
Compiling module xil_defaultlib.axis_switch_0
Compiling module xil_defaultlib.sim_switch
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_switch_behav
