{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557099793788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557099793801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 19:43:13 2019 " "Processing started: Sun May 05 19:43:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557099793801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099793801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XGA_Graphics -c XGA_Graphics " "Command: quartus_map --read_settings_files=on --write_settings_files=off XGA_Graphics -c XGA_Graphics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099793801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557099795134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557099795135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plhit.v 1 1 " "Found 1 design units, including 1 entities, in source file plhit.v" { { "Info" "ISGN_ENTITY_NAME" "1 plhit " "Found entity 1: plhit" {  } { { "plhit.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/plhit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099810451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099810451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file colcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 colcheck " "Found entity 1: colcheck" {  } { { "colcheck.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/colcheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099810459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099810459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rockpixel.v 1 1 " "Found 1 design units, including 1 entities, in source file rockpixel.v" { { "Info" "ISGN_ENTITY_NAME" "1 rockpixel " "Found entity 1: rockpixel" {  } { { "rockpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099810467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099810467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rockmover.v 1 1 " "Found 1 design units, including 1 entities, in source file rockmover.v" { { "Info" "ISGN_ENTITY_NAME" "1 rockmover " "Found entity 1: rockmover" {  } { { "rockmover.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockmover.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099810476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099810476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lazermover.v 1 1 " "Found 1 design units, including 1 entities, in source file lazermover.v" { { "Info" "ISGN_ENTITY_NAME" "1 lazermover " "Found entity 1: lazermover" {  } { { "lazermover.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/lazermover.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099810484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099810484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laserpixel.v 1 1 " "Found 1 design units, including 1 entities, in source file laserpixel.v" { { "Info" "ISGN_ENTITY_NAME" "1 lazerpixel " "Found entity 1: lazerpixel" {  } { { "laserpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/laserpixel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099810493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099810493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waterpixel.v 1 1 " "Found 1 design units, including 1 entities, in source file waterpixel.v" { { "Info" "ISGN_ENTITY_NAME" "1 waterpixel " "Found entity 1: waterpixel" {  } { { "waterpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099810502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099810502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watermover.v 1 1 " "Found 1 design units, including 1 entities, in source file watermover.v" { { "Info" "ISGN_ENTITY_NAME" "1 watermover " "Found entity 1: watermover" {  } { { "watermover.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/watermover.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099810511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099810511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xga_graphics.v 1 1 " "Found 1 design units, including 1 entities, in source file xga_graphics.v" { { "Info" "ISGN_ENTITY_NAME" "1 XGA_Graphics " "Found entity 1: XGA_Graphics" {  } { { "xga_graphics.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099810521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099810521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "planepixel.v 1 1 " "Found 1 design units, including 1 entities, in source file planepixel.v" { { "Info" "ISGN_ENTITY_NAME" "1 planepixel " "Found entity 1: planepixel" {  } { { "planepixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/planepixel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099810531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099810531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "planemover.v 1 1 " "Found 1 design units, including 1 entities, in source file planemover.v" { { "Info" "ISGN_ENTITY_NAME" "1 planemover " "Found entity 1: planemover" {  } { { "planemover.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/planemover.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099810541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099810541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vesasync.v 1 1 " "Found 1 design units, including 1 entities, in source file vesasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vesasync " "Found entity 1: vesasync" {  } { { "vesasync.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/vesasync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099810550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099810550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockgen " "Found entity 1: clockgen" {  } { { "clockgen.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/clockgen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099810559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099810559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen/clockgen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgen/clockgen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockgen_0002 " "Found entity 1: clockgen_0002" {  } { { "clockgen/clockgen_0002.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/clockgen/clockgen_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099810568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099810568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collall xga_graphics.v(64) " "Verilog HDL Implicit Net warning at xga_graphics.v(64): created implicit net for \"collall\"" {  } { { "xga_graphics.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099810569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "XGA_Graphics " "Elaborating entity \"XGA_Graphics\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557099810684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockgen clockgen:my_clockgen " "Elaborating entity \"clockgen\" for hierarchy \"clockgen:my_clockgen\"" {  } { { "xga_graphics.v" "my_clockgen" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099810756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockgen_0002 clockgen:my_clockgen\|clockgen_0002:clockgen_inst " "Elaborating entity \"clockgen_0002\" for hierarchy \"clockgen:my_clockgen\|clockgen_0002:clockgen_inst\"" {  } { { "clockgen.v" "clockgen_inst" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/clockgen.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099810761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clockgen:my_clockgen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clockgen:my_clockgen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "clockgen/clockgen_0002.v" "altera_pll_i" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/clockgen/clockgen_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099810850 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557099810855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockgen:my_clockgen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clockgen:my_clockgen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "clockgen/clockgen_0002.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/clockgen/clockgen_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099810856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockgen:my_clockgen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clockgen:my_clockgen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 75.000000 MHz " "Parameter \"output_clock_frequency0\" = \"75.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557099810856 ""}  } { { "clockgen/clockgen_0002.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/clockgen/clockgen_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557099810856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vesasync vesasync:myvesa " "Elaborating entity \"vesasync\" for hierarchy \"vesasync:myvesa\"" {  } { { "xga_graphics.v" "myvesa" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099810865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vesasync.v(48) " "Verilog HDL assignment warning at vesasync.v(48): truncated value with size 32 to match size of target (11)" {  } { { "vesasync.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/vesasync.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557099810868 "|XGA_Graphics|vesasync:myvesa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vesasync.v(49) " "Verilog HDL assignment warning at vesasync.v(49): truncated value with size 32 to match size of target (11)" {  } { { "vesasync.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/vesasync.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557099810868 "|XGA_Graphics|vesasync:myvesa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colcheck colcheck:c1 " "Elaborating entity \"colcheck\" for hierarchy \"colcheck:c1\"" {  } { { "xga_graphics.v" "c1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099810871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plhit plhit:cp " "Elaborating entity \"plhit\" for hierarchy \"plhit:cp\"" {  } { { "xga_graphics.v" "cp" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099810877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "planemover planemover:planemovemodule " "Elaborating entity \"planemover\" for hierarchy \"planemover:planemovemodule\"" {  } { { "xga_graphics.v" "planemovemodule" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099810881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "planepixel planepixel:planedrawmodule " "Elaborating entity \"planepixel\" for hierarchy \"planepixel:planedrawmodule\"" {  } { { "xga_graphics.v" "planedrawmodule" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099810905 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 planepixel.v(19) " "Verilog HDL assignment warning at planepixel.v(19): truncated value with size 32 to match size of target (5)" {  } { { "planepixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/planepixel.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557099810907 "|XGA_Graphics|planepixel:planedrawmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 planepixel.v(20) " "Verilog HDL assignment warning at planepixel.v(20): truncated value with size 32 to match size of target (5)" {  } { { "planepixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/planepixel.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557099810907 "|XGA_Graphics|planepixel:planedrawmodule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lazermover lazermover:lazermovemodule " "Elaborating entity \"lazermover\" for hierarchy \"lazermover:lazermovemodule\"" {  } { { "xga_graphics.v" "lazermovemodule" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099810912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lazerpixel lazerpixel:lazerdrawmodule " "Elaborating entity \"lazerpixel\" for hierarchy \"lazerpixel:lazerdrawmodule\"" {  } { { "xga_graphics.v" "lazerdrawmodule" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099810916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 laserpixel.v(20) " "Verilog HDL assignment warning at laserpixel.v(20): truncated value with size 32 to match size of target (3)" {  } { { "laserpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/laserpixel.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557099810917 "|XGA_Graphics|lazerpixel:lazerdrawmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 laserpixel.v(21) " "Verilog HDL assignment warning at laserpixel.v(21): truncated value with size 32 to match size of target (3)" {  } { { "laserpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/laserpixel.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557099810917 "|XGA_Graphics|lazerpixel:lazerdrawmodule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rockmover rockmover:rockmovemodule1 " "Elaborating entity \"rockmover\" for hierarchy \"rockmover:rockmovemodule1\"" {  } { { "xga_graphics.v" "rockmovemodule1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099810919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rockmover.v(46) " "Verilog HDL assignment warning at rockmover.v(46): truncated value with size 32 to match size of target (11)" {  } { { "rockmover.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockmover.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557099810920 "|XGA_Graphics|rockmover:rockmovemodule1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rockpixel rockpixel:rockdrawmodule1 " "Elaborating entity \"rockpixel\" for hierarchy \"rockpixel:rockdrawmodule1\"" {  } { { "xga_graphics.v" "rockdrawmodule1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099810952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rockpixel.v(20) " "Verilog HDL assignment warning at rockpixel.v(20): truncated value with size 32 to match size of target (5)" {  } { { "rockpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557099810954 "|XGA_Graphics|rockpixel:rockdrawmodule1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rockpixel.v(21) " "Verilog HDL assignment warning at rockpixel.v(21): truncated value with size 32 to match size of target (5)" {  } { { "rockpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557099810954 "|XGA_Graphics|rockpixel:rockdrawmodule1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watermover watermover:watermovemodule1 " "Elaborating entity \"watermover\" for hierarchy \"watermover:watermovemodule1\"" {  } { { "xga_graphics.v" "watermovemodule1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099810964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waterpixel waterpixel:waterdrawmodule1 " "Elaborating entity \"waterpixel\" for hierarchy \"waterpixel:waterdrawmodule1\"" {  } { { "xga_graphics.v" "waterdrawmodule1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099810970 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 waterpixel.v(20) " "Verilog HDL assignment warning at waterpixel.v(20): truncated value with size 32 to match size of target (7)" {  } { { "waterpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557099810975 "|XGA_Graphics|waterpixel:waterdrawmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 waterpixel.v(21) " "Verilog HDL assignment warning at waterpixel.v(21): truncated value with size 32 to match size of target (7)" {  } { { "waterpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557099810975 "|XGA_Graphics|waterpixel:waterdrawmodule"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "30 " "Found 30 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule20\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule20\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule19\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule19\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule18\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule18\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule17\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule17\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule16\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule16\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule15\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule15\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule14\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule14\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule13\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule13\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule12\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule12\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule11\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule11\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule10\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule10\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule9\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule9\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule8\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule8\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule7\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule7\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule6\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule6\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule5\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule5\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule4\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule4\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule3\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule3\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule2\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule1\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rockpixel:rockdrawmodule3\|Ram0 " "RAM logic \"rockpixel:rockdrawmodule3\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rockpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rockpixel:rockdrawmodule3\|Ram1 " "RAM logic \"rockpixel:rockdrawmodule3\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "rockpixel.v" "Ram1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 68 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rockpixel:rockdrawmodule2\|Ram0 " "RAM logic \"rockpixel:rockdrawmodule2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rockpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rockpixel:rockdrawmodule2\|Ram1 " "RAM logic \"rockpixel:rockdrawmodule2\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "rockpixel.v" "Ram1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 68 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rockpixel:rockdrawmodule1\|Ram0 " "RAM logic \"rockpixel:rockdrawmodule1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rockpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rockpixel:rockdrawmodule1\|Ram1 " "RAM logic \"rockpixel:rockdrawmodule1\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "rockpixel.v" "Ram1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 68 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "planepixel:planedrawmodule\|Ram0 " "RAM logic \"planepixel:planedrawmodule\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "planepixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/planepixel.v" 34 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "planepixel:planedrawmodule\|Ram1 " "RAM logic \"planepixel:planedrawmodule\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "planepixel.v" "Ram1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/planepixel.v" 70 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "planepixel:planedrawmodule\|Ram2 " "RAM logic \"planepixel:planedrawmodule\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "planepixel.v" "Ram2" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/planepixel.v" 106 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "planepixel:planedrawmodule\|Ram3 " "RAM logic \"planepixel:planedrawmodule\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "planepixel.v" "Ram3" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/planepixel.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557099811910 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1557099811910 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "24 " "24 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1557099815087 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557099818747 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557099826095 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557099826505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099826505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2067 " "Implemented 2067 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557099826798 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557099826798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2032 " "Implemented 2032 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557099826798 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1557099826798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557099826798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557099826860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 19:43:46 2019 " "Processing ended: Sun May 05 19:43:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557099826860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557099826860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557099826860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099826860 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557099828746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557099828753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 19:43:47 2019 " "Processing started: Sun May 05 19:43:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557099828753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557099828753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off XGA_Graphics -c XGA_Graphics " "Command: quartus_fit --read_settings_files=off --write_settings_files=off XGA_Graphics -c XGA_Graphics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557099828753 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557099829026 ""}
{ "Info" "0" "" "Project  = XGA_Graphics" {  } {  } 0 0 "Project  = XGA_Graphics" 0 0 "Fitter" 0 0 1557099829027 ""}
{ "Info" "0" "" "Revision = XGA_Graphics" {  } {  } 0 0 "Revision = XGA_Graphics" 0 0 "Fitter" 0 0 1557099829027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1557099829335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557099829336 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "XGA_Graphics 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"XGA_Graphics\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557099829378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557099829472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557099829472 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK clockgen:my_clockgen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"clockgen:my_clockgen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1557099829668 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557099830258 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557099830304 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557099830902 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1557099847542 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clockgen:my_clockgen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 185 global CLKCTRL_G6 " "clockgen:my_clockgen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 185 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557099847697 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1557099847697 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557099847697 ""}
{ "Info" "ISTA_SDC_FOUND" "XGA_Graphics.SDC " "Reading SDC File: 'XGA_Graphics.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1557099848828 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 9 CLOCK2_50 port " "Ignored filter at XGA_Graphics.SDC(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557099848833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock XGA_Graphics.SDC 9 Argument <targets> is an empty collection " "Ignored create_clock at XGA_Graphics.SDC(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099848835 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557099848835 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 10 CLOCK3_50 port " "Ignored filter at XGA_Graphics.SDC(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557099848835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock XGA_Graphics.SDC 10 Argument <targets> is an empty collection " "Ignored create_clock at XGA_Graphics.SDC(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099848835 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557099848835 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 11 CLOCK4_50 port " "Ignored filter at XGA_Graphics.SDC(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557099848836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock XGA_Graphics.SDC 11 Argument <targets> is an empty collection " "Ignored create_clock at XGA_Graphics.SDC(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK4_50\] " "create_clock -period 20.000ns \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099848836 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557099848836 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 24 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at XGA_Graphics.SDC(24): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557099848837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock XGA_Graphics.SDC 24 Argument <targets> is not an object ID " "Ignored create_clock at XGA_Graphics.SDC(24): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099848837 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557099848837 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 25 altera_reserved_tdi port " "Ignored filter at XGA_Graphics.SDC(25): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557099848838 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 25 altera_reserved_tck clock " "Ignored filter at XGA_Graphics.SDC(25): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557099848838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay XGA_Graphics.SDC 25 Argument <targets> is an empty collection " "Ignored set_input_delay at XGA_Graphics.SDC(25): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099848839 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557099848839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay XGA_Graphics.SDC 25 Argument -clock is not an object ID " "Ignored set_input_delay at XGA_Graphics.SDC(25): Argument -clock is not an object ID" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557099848839 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 26 altera_reserved_tms port " "Ignored filter at XGA_Graphics.SDC(26): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557099848839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay XGA_Graphics.SDC 26 Argument <targets> is an empty collection " "Ignored set_input_delay at XGA_Graphics.SDC(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099848839 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557099848839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay XGA_Graphics.SDC 26 Argument -clock is not an object ID " "Ignored set_input_delay at XGA_Graphics.SDC(26): Argument -clock is not an object ID" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557099848840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 27 altera_reserved_tdo port " "Ignored filter at XGA_Graphics.SDC(27): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557099848840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay XGA_Graphics.SDC 27 Argument <targets> is an empty collection " "Ignored set_output_delay at XGA_Graphics.SDC(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099848840 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557099848840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay XGA_Graphics.SDC 27 Argument -clock is not an object ID " "Ignored set_output_delay at XGA_Graphics.SDC(27): Argument -clock is not an object ID" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557099848840 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557099848841 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557099848841 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1557099848841 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1557099848841 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 66 VGA_BLANK port " "Ignored filter at XGA_Graphics.SDC(66): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557099848842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay XGA_Graphics.SDC 66 Argument <targets> is an empty collection " "Ignored set_output_delay at XGA_Graphics.SDC(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099848843 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557099848843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay XGA_Graphics.SDC 67 Argument <targets> is an empty collection " "Ignored set_output_delay at XGA_Graphics.SDC(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099848843 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557099848843 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557099848851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557099848851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557099848851 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1557099848851 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1557099848861 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1557099848862 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557099848862 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557099848862 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557099848862 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557099848862 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557099848862 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.333 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  13.333 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557099848862 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1557099848862 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557099848922 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557099848924 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557099848926 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557099848928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557099848929 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557099848932 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557099849148 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1557099849150 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557099849150 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849284 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849284 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849284 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849284 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849284 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849284 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849284 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849284 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/hdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/hdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557099849285 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1557099849284 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557099849289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557099859360 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1557099859888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557099871327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557099881773 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557099887163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557099887163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557099889196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557099898844 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557099898844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557099919987 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557099919987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557099920002 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.20 " "Total time spent on timing analysis during the Fitter is 4.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557099927068 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557099927149 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557099929406 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557099929407 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557099931557 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557099940634 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1557099941194 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.fit.smsg " "Generated suppressed messages file C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557099941435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 86 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6700 " "Peak virtual memory: 6700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557099942802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 19:45:42 2019 " "Processing ended: Sun May 05 19:45:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557099942802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:55 " "Elapsed time: 00:01:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557099942802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:10 " "Total CPU time (on all processors): 00:04:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557099942802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557099942802 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557099944427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557099944436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 19:45:44 2019 " "Processing started: Sun May 05 19:45:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557099944436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557099944436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off XGA_Graphics -c XGA_Graphics " "Command: quartus_asm --read_settings_files=off --write_settings_files=off XGA_Graphics -c XGA_Graphics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557099944436 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1557099946194 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557099955170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557099955857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 19:45:55 2019 " "Processing ended: Sun May 05 19:45:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557099955857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557099955857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557099955857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557099955857 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557099956667 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557099957842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557099957850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 19:45:57 2019 " "Processing started: Sun May 05 19:45:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557099957850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1557099957850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta XGA_Graphics -c XGA_Graphics " "Command: quartus_sta XGA_Graphics -c XGA_Graphics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1557099957850 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1557099958134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1557099959723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1557099959723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557099959816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557099959816 ""}
{ "Info" "ISTA_SDC_FOUND" "XGA_Graphics.SDC " "Reading SDC File: 'XGA_Graphics.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1557099960872 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 9 CLOCK2_50 port " "Ignored filter at XGA_Graphics.SDC(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960882 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock XGA_Graphics.SDC 9 Argument <targets> is an empty collection " "Ignored create_clock at XGA_Graphics.SDC(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099960884 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960884 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 10 CLOCK3_50 port " "Ignored filter at XGA_Graphics.SDC(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock XGA_Graphics.SDC 10 Argument <targets> is an empty collection " "Ignored create_clock at XGA_Graphics.SDC(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099960885 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960885 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 11 CLOCK4_50 port " "Ignored filter at XGA_Graphics.SDC(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock XGA_Graphics.SDC 11 Argument <targets> is an empty collection " "Ignored create_clock at XGA_Graphics.SDC(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK4_50\] " "create_clock -period 20.000ns \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099960886 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960886 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 24 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at XGA_Graphics.SDC(24): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock XGA_Graphics.SDC 24 Argument <targets> is not an object ID " "Ignored create_clock at XGA_Graphics.SDC(24): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099960890 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960890 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 25 altera_reserved_tdi port " "Ignored filter at XGA_Graphics.SDC(25): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960891 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 25 altera_reserved_tck clock " "Ignored filter at XGA_Graphics.SDC(25): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay XGA_Graphics.SDC 25 Argument <targets> is an empty collection " "Ignored set_input_delay at XGA_Graphics.SDC(25): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099960893 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay XGA_Graphics.SDC 25 Argument -clock is not an object ID " "Ignored set_input_delay at XGA_Graphics.SDC(25): Argument -clock is not an object ID" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960893 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 26 altera_reserved_tms port " "Ignored filter at XGA_Graphics.SDC(26): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay XGA_Graphics.SDC 26 Argument <targets> is an empty collection " "Ignored set_input_delay at XGA_Graphics.SDC(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099960894 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay XGA_Graphics.SDC 26 Argument -clock is not an object ID " "Ignored set_input_delay at XGA_Graphics.SDC(26): Argument -clock is not an object ID" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 27 altera_reserved_tdo port " "Ignored filter at XGA_Graphics.SDC(27): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay XGA_Graphics.SDC 27 Argument <targets> is an empty collection " "Ignored set_output_delay at XGA_Graphics.SDC(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099960895 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay XGA_Graphics.SDC 27 Argument -clock is not an object ID " "Ignored set_output_delay at XGA_Graphics.SDC(27): Argument -clock is not an object ID" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960895 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557099960896 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557099960896 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557099960896 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1557099960897 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "XGA_Graphics.SDC 66 VGA_BLANK port " "Ignored filter at XGA_Graphics.SDC(66): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay XGA_Graphics.SDC 66 Argument <targets> is an empty collection " "Ignored set_output_delay at XGA_Graphics.SDC(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099960898 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay XGA_Graphics.SDC 67 Argument <targets> is an empty collection " "Ignored set_output_delay at XGA_Graphics.SDC(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557099960899 ""}  } { { "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/XGA_Graphics.SDC" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1557099960899 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557099960920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557099960920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557099960920 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1557099960920 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557099960927 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1557099960928 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1557099960948 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557099961032 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557099961032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.005 " "Worst-case setup slack is -22.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099961042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099961042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.005            -522.985 clk_vga  " "  -22.005            -522.985 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099961042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.963               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.963               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099961042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557099961042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.364 " "Worst-case hold slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099961064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099961064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.364               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099961064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.598               0.000 clk_vga  " "   10.598               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099961064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557099961064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557099961073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557099961089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099961102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099961102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099961102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.947               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.947               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099961102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099961102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557099961102 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557099961151 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557099961223 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557099964509 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557099964738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557099964738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557099964738 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1557099964738 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557099964738 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557099964766 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557099964766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.458 " "Worst-case setup slack is -21.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099964773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099964773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.458            -509.543 clk_vga  " "  -21.458            -509.543 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099964773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.055               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.055               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099964773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557099964773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099964789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099964789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.339               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099964789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.275               0.000 clk_vga  " "   10.275               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099964789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557099964789 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557099964796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557099964802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099964810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099964810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099964810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.898               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.898               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099964810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099964810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557099964810 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1557099964848 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557099965115 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557099968071 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557099968290 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557099968290 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557099968290 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1557099968290 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557099968290 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557099968302 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557099968302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.260 " "Worst-case setup slack is -13.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.260            -315.358 clk_vga  " "  -13.260            -315.358 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.591               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.591               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557099968311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.178               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.721               0.000 clk_vga  " "    5.721               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557099968329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557099968337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557099968345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.208               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.208               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557099968359 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557099968399 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557099968720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557099968720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557099968720 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1557099968720 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557099968720 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557099968733 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557099968733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.254 " "Worst-case setup slack is -12.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.254            -290.899 clk_vga  " "  -12.254            -290.899 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.187               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.187               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557099968739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.166               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.267               0.000 clk_vga  " "    5.267               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557099968758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557099968768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557099968776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.201               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.201               0.000 my_clockgen\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557099968783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557099968783 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557099971132 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557099971133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5201 " "Peak virtual memory: 5201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557099971273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 19:46:11 2019 " "Processing ended: Sun May 05 19:46:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557099971273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557099971273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557099971273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1557099971273 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 127 s " "Quartus Prime Full Compilation was successful. 0 errors, 127 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1557099972159 ""}
