# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_3_2.srcs/sources_1/new/Lab3_IC_Design.v" \
"../../../../../../lab3/lab3_given/lab3_1_2/decoder_74138_dataflow_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
