<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SystemeInfor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BancMem.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BancMem.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BancMem.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BancMemInstruc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BancMemInstruc.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BancMemInstruc.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BancMem_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BancReg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BancReg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BancReg.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBancInstruc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBancInstruc_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBancMemData_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBancMemData_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBancReg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBancReg_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestPipeline_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestPipeline_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestPipeline_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestPipeline_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestUAL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestUAL_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="pipeline.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="pipeline.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="pipeline.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="pipeline.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipeline.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="pipeline.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="pipeline.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="pipeline.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pipeline_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pipeline_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipeline_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pipeline_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="processeur.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="processeur.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="processeur.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="processeur.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="processeur.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="processeur.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processeur.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="processeur.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="processeur.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="processeur.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="processeur_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="processeur_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processeur_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="processeur_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processeur_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ual.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ual.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ual.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1587565609" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1587565609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590430855" xil_pn:in_ck="-613798953353748018" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1590430855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BancMemData.vhd"/>
      <outfile xil_pn:name="BancMemInstruc.vhd"/>
      <outfile xil_pn:name="BancReg.vhd"/>
      <outfile xil_pn:name="TestBancInstruc.vhd"/>
      <outfile xil_pn:name="TestBancMemData.vhd"/>
      <outfile xil_pn:name="TestBancReg.vhd"/>
      <outfile xil_pn:name="TestPipeline.vhd"/>
      <outfile xil_pn:name="TestUAL.vhd"/>
      <outfile xil_pn:name="pipeline.vhd"/>
      <outfile xil_pn:name="processeur.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1590050150" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4904869360054803754" xil_pn:start_ts="1590050150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590050150" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3029820854454848533" xil_pn:start_ts="1590050150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587717809" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7272916479295323668" xil_pn:start_ts="1587717809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590065974" xil_pn:in_ck="-613798953353748018" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1590065974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BancMemData.vhd"/>
      <outfile xil_pn:name="BancMemInstruc.vhd"/>
      <outfile xil_pn:name="BancReg.vhd"/>
      <outfile xil_pn:name="TestBancInstruc.vhd"/>
      <outfile xil_pn:name="TestBancMemData.vhd"/>
      <outfile xil_pn:name="TestBancReg.vhd"/>
      <outfile xil_pn:name="TestPipeline.vhd"/>
      <outfile xil_pn:name="TestUAL.vhd"/>
      <outfile xil_pn:name="pipeline.vhd"/>
      <outfile xil_pn:name="processeur.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1590065978" xil_pn:in_ck="-613798953353748018" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5177773470990410297" xil_pn:start_ts="1590065974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestPipeline_beh.prj"/>
      <outfile xil_pn:name="TestPipeline_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1590065978" xil_pn:in_ck="5414206051895223614" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-136480050062293750" xil_pn:start_ts="1590065978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestPipeline_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1588841148" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1588841148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588841148" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8879311902455939304" xil_pn:start_ts="1588841148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588841148" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6117004210569299152" xil_pn:start_ts="1588841148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588841148" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1588841148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588841148" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3837162206395420349" xil_pn:start_ts="1588841148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588841148" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4713781073406069779" xil_pn:start_ts="1588841148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588841148" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3832047664489876410" xil_pn:start_ts="1588841148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590430889" xil_pn:in_ck="-2773675766952620853" xil_pn:name="TRANEXT_xstsynthesize_spartan3adsp" xil_pn:prop_ck="-5088360632951710152" xil_pn:start_ts="1590430861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="pipeline.lso"/>
      <outfile xil_pn:name="pipeline.ngc"/>
      <outfile xil_pn:name="pipeline.ngr"/>
      <outfile xil_pn:name="pipeline.prj"/>
      <outfile xil_pn:name="pipeline.stx"/>
      <outfile xil_pn:name="pipeline.syr"/>
      <outfile xil_pn:name="pipeline.xst"/>
      <outfile xil_pn:name="pipeline_vhdl.prj"/>
      <outfile xil_pn:name="pipeline_xst.xrpt"/>
      <outfile xil_pn:name="processeur.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1588841151" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4974095619042881390" xil_pn:start_ts="1588841151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588841154" xil_pn:in_ck="-3700998983167034415" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="825053107061197514" xil_pn:start_ts="1588841151">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
