################################################ 
Verilog_Sample_Codes
################################################

Contains multiple design and testbench verilog codes for basic and intermediate digital circuits

#############################################


Each lab folder contains various designs
Each design contains the following
  1. rtl - contains the design in verilog
  2. sim - contains compiled library, you can remove all contents in this but make sure to make your work library here while compiling from ModelSim/QuestaSim
  3. tb - contains verilog testbench to simulate the design
  4. synthesis (optionally present ) - contains synthesized design of the circuit, use your own though, not very useful
  
  ########################################################################
  
