{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732995138371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732995138371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 16:32:18 2024 " "Processing started: Sat Nov 30 16:32:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732995138371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732995138371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC_tutorial -c ADC_tutorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_tutorial -c ADC_tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732995138371 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732995138750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_dir-BEHAVIOR " "Found design unit 1: comparador_dir-BEHAVIOR" {  } { { "comparador_dir.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_dir.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139276 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_dir " "Found entity 1: comparador_dir" {  } { { "comparador_dir.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_dir.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba_para_calibrar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prueba_para_calibrar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba_para_calibrar " "Found entity 1: prueba_para_calibrar" {  } { { "prueba_para_calibrar.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/prueba_para_calibrar.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cte1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cte1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte1-Behavioral " "Found design unit 1: cte1-Behavioral" {  } { { "cte1.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/cte1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139284 ""} { "Info" "ISGN_ENTITY_NAME" "1 cte1 " "Found entity 1: cte1" {  } { { "cte1.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/cte1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_prueba-BEHAVIOR " "Found design unit 1: control_prueba-BEHAVIOR" {  } { { "control_prueba.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/control_prueba.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139284 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_prueba " "Found entity 1: control_prueba" {  } { { "control_prueba.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/control_prueba.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "giro_nuevo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file giro_nuevo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 giro_nuevo-BEHAVIOR " "Found design unit 1: giro_nuevo-BEHAVIOR" {  } { { "giro_nuevo.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro_nuevo.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139284 ""} { "Info" "ISGN_ENTITY_NAME" "1 giro_nuevo " "Found entity 1: giro_nuevo" {  } { { "giro_nuevo.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro_nuevo.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floodfill_1celda_sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file floodfill_1celda_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 floodfill_1celda_sim " "Found entity 1: floodfill_1celda_sim" {  } { { "floodfill_1celda_sim.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_1celda_sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_4bits-Behavioral " "Found design unit 1: sumador_4bits-Behavioral" {  } { { "sumador_4bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139292 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_4bits " "Found entity 1: sumador_4bits" {  } { { "sumador_4bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_de_orientacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sistema_de_orientacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sistema_De_Orientacion-BEHAVIOR " "Found design unit 1: Sistema_De_Orientacion-BEHAVIOR" {  } { { "Sistema_De_Orientacion.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Orientacion.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139292 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sistema_De_Orientacion " "Found entity 1: Sistema_De_Orientacion" {  } { { "Sistema_De_Orientacion.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Orientacion.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/prueba_de_linea.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/prueba_de_linea.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Prueba_de_Linea " "Found entity 1: Prueba_de_Linea" {  } { { "Bloque_ADC_Controller/Prueba_de_Linea.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Prueba_de_Linea.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_cambio_casilla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detector_cambio_casilla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Detector_Cambio_Casilla-BEHAVIOR " "Found design unit 1: Detector_Cambio_Casilla-BEHAVIOR" {  } { { "Detector_Cambio_Casilla.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Detector_Cambio_Casilla.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139302 ""} { "Info" "ISGN_ENTITY_NAME" "1 Detector_Cambio_Casilla " "Found entity 1: Detector_Cambio_Casilla" {  } { { "Detector_Cambio_Casilla.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Detector_Cambio_Casilla.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_de_control_prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sistema_de_control_prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sistema_De_Control_Prueba-BEHAVIOR " "Found design unit 1: Sistema_De_Control_Prueba-BEHAVIOR" {  } { { "Sistema_De_Control_Prueba.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Control_Prueba.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139302 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sistema_De_Control_Prueba " "Found entity 1: Sistema_De_Control_Prueba" {  } { { "Sistema_De_Control_Prueba.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Control_Prueba.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "giro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file giro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 giro-BEHAVIOR " "Found design unit 1: giro-BEHAVIOR" {  } { { "giro.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139302 ""} { "Info" "ISGN_ENTITY_NAME" "1 giro " "Found entity 1: giro" {  } { { "giro.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/prueba_motores.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/prueba_motores.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba_motores " "Found entity 1: prueba_motores" {  } { { "Bloque_ADC_Controller/prueba_motores.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/prueba_motores.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/main_esquematico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/main_esquematico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Esquematico " "Found entity 1: Main_Esquematico" {  } { { "Bloque_ADC_Controller/Main_Esquematico.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subsistema_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subsistema_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subsistema_3-BEHAVIOR " "Found design unit 1: subsistema_3-BEHAVIOR" {  } { { "subsistema_3.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_3.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139309 ""} { "Info" "ISGN_ENTITY_NAME" "1 subsistema_3 " "Found entity 1: subsistema_3" {  } { { "subsistema_3.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_3.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subsistema_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subsistema_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subsistema_1-BEHAVIOR " "Found design unit 1: subsistema_1-BEHAVIOR" {  } { { "subsistema_1.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_1.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139317 ""} { "Info" "ISGN_ENTITY_NAME" "1 subsistema_1 " "Found entity 1: subsistema_1" {  } { { "subsistema_1.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-Behavioral " "Found design unit 1: comparador-Behavioral" {  } { { "Comparador.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139317 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "Comparador.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "Bloque_ADC_Controller/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/adc_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/adc_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_adc_mega_0 " "Found entity 1: adc_adc_mega_0" {  } { { "Bloque_ADC_Controller/adc_adc_mega_0.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloque_adc_controller/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-rtl " "Found design unit 1: adc-rtl" {  } { { "Bloque_ADC_Controller/adc.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139326 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "Bloque_ADC_Controller/adc.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139326 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Bloque_ADC_Controller/ADC_tutorial.bdf " "Can't analyze file -- file Bloque_ADC_Controller/ADC_tutorial.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1732995139326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/PLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139333 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_7-Behavioral " "Found design unit 1: contador_7-Behavioral" {  } { { "contador.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139333 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_7 " "Found entity 1: contador_7" {  } { { "contador.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllauto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pllauto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllauto-SYN " "Found design unit 1: pllauto-SYN" {  } { { "pllauto.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139333 ""} { "Info" "ISGN_ENTITY_NAME" "1 pllauto " "Found entity 1: pllauto" {  } { { "pllauto.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgeneral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockgeneral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockgeneral-SYN " "Found design unit 1: clockgeneral-SYN" {  } { { "clockgeneral.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/clockgeneral.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139342 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockgeneral " "Found entity 1: clockgeneral" {  } { { "clockgeneral.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/clockgeneral.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_7600.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_7600.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_7600-Behavioral " "Found design unit 1: contador_7600-Behavioral" {  } { { "contador_7600.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_7600.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139342 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_7600 " "Found entity 1: contador_7600" {  } { { "contador_7600.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_7600.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_5000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay_5000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_5000-Behavioral " "Found design unit 1: delay_5000-Behavioral" {  } { { "delay_5000.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/delay_5000.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139349 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_5000 " "Found entity 1: delay_5000" {  } { { "delay_5000.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/delay_5000.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_10-Behavioral " "Found design unit 1: contador_10-Behavioral" {  } { { "contador_10.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_10.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139352 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_10 " "Found entity 1: contador_10" {  } { { "contador_10.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_6bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_6bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_6bits-Behavioral " "Found design unit 1: contador_6bits-Behavioral" {  } { { "contador_6bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_6bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139352 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_6bits " "Found entity 1: contador_6bits" {  } { { "contador_6bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_6bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/contador_15200.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/contador_15200.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_15200-Behavioral " "Found design unit 1: contador_15200-Behavioral" {  } { { "output_files/contador_15200.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/contador_15200.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139358 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_15200 " "Found entity 1: contador_15200" {  } { { "output_files/contador_15200.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/contador_15200.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_paredes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_paredes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_paredes-Behavioral " "Found design unit 1: comparador_paredes-Behavioral" {  } { { "comparador_paredes.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_paredes.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139358 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_paredes " "Found entity 1: comparador_paredes" {  } { { "comparador_paredes.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_paredes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floodfill.bdf 1 1 " "Found 1 design units, including 1 entities, in source file floodfill.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 floodfill " "Found entity 1: floodfill" {  } { { "floodfill.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_4bit-Behavioral " "Found design unit 1: mux_2x1_4bit-Behavioral" {  } { { "mux_2x1_4bit.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/mux_2x1_4bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139365 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_4bit " "Found entity 1: mux_2x1_4bit" {  } { { "mux_2x1_4bit.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/mux_2x1_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_celda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_celda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador_Celda-Behavioral " "Found design unit 1: Comparador_Celda-Behavioral" {  } { { "Comparador_Celda.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador_Celda.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139365 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador_Celda " "Found entity 1: Comparador_Celda" {  } { { "Comparador_Celda.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador_Celda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_completo-Behavioral " "Found design unit 1: sumador_completo-Behavioral" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_completo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139374 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_completo " "Found entity 1: sumador_completo" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_completo.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floodfill_para_simular.bdf 1 1 " "Found 1 design units, including 1 entities, in source file floodfill_para_simular.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 floodfill_para_simular " "Found entity 1: floodfill_para_simular" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD_4bits-Behavioral " "Found design unit 1: FFD_4bits-Behavioral" {  } { { "FFD_4bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/FFD_4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139383 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD_4bits " "Found entity 1: FFD_4bits" {  } { { "FFD_4bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/FFD_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_prueba.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_prueba.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main_prueba " "Found entity 1: Main_prueba" {  } { { "Main_prueba.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Main_prueba.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pared.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pared.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pared-Behavioral " "Found design unit 1: pared-Behavioral" {  } { { "pared.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pared.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139383 ""} { "Info" "ISGN_ENTITY_NAME" "1 pared " "Found entity 1: pared" {  } { { "pared.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pared.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generate_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generate_constant-Behavioral " "Found design unit 1: generate_constant-Behavioral" {  } { { "generate_constant.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/generate_constant.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139391 ""} { "Info" "ISGN_ENTITY_NAME" "1 generate_constant " "Found entity 1: generate_constant" {  } { { "generate_constant.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/generate_constant.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cte_cero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cte_cero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_cero-Behavioral " "Found design unit 1: cte_cero-Behavioral" {  } { { "cte_cero.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/cte_cero.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139391 ""} { "Info" "ISGN_ENTITY_NAME" "1 cte_cero " "Found entity 1: cte_cero" {  } { { "cte_cero.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/cte_cero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paredes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file paredes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paredes-behavioral " "Found design unit 1: paredes-behavioral" {  } { { "paredes.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/paredes.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139391 ""} { "Info" "ISGN_ENTITY_NAME" "1 paredes " "Found entity 1: paredes" {  } { { "paredes.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/paredes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebaparedes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pruebaparedes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pruebaparedes " "Found entity 1: pruebaparedes" {  } { { "pruebaparedes.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pruebaparedes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16x1_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16x1_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16x1_2bit-Behavioral " "Found design unit 1: mux_16x1_2bit-Behavioral" {  } { { "mux_16x1_2bit.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/mux_16x1_2bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139399 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16x1_2bit " "Found entity 1: mux_16x1_2bit" {  } { { "mux_16x1_2bit.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/mux_16x1_2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba_posicionamiento.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prueba_posicionamiento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba_posicionamiento " "Found entity 1: prueba_posicionamiento" {  } { { "prueba_posicionamiento.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/prueba_posicionamiento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba_orientacion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prueba_orientacion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba_orientacion " "Found entity 1: prueba_orientacion" {  } { { "prueba_orientacion.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/prueba_orientacion.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prioridad_giro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prioridad_giro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prioridad_giro-Behavioral " "Found design unit 1: prioridad_giro-Behavioral" {  } { { "prioridad_giro.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/prioridad_giro.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139409 ""} { "Info" "ISGN_ENTITY_NAME" "1 prioridad_giro " "Found entity 1: prioridad_giro" {  } { { "prioridad_giro.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/prioridad_giro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block5 " "Found entity 1: Block5" {  } { { "Block5.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Block5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_control.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bloque_control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloque_control-BEHAVIOR " "Found design unit 1: bloque_control-BEHAVIOR" {  } { { "bloque_control.vhdl" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/bloque_control.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139409 ""} { "Info" "ISGN_ENTITY_NAME" "1 bloque_control " "Found entity 1: bloque_control" {  } { { "bloque_control.vhdl" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/bloque_control.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_2bits-Behavioral " "Found design unit 1: comparador_2bits-Behavioral" {  } { { "comparador_2bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_2bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139415 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_2bits " "Found entity 1: comparador_2bits" {  } { { "comparador_2bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba_giro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prueba_giro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba_giro " "Found entity 1: prueba_giro" {  } { { "prueba_giro.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/prueba_giro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba_floodfill.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prueba_floodfill.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba_floodfill " "Found entity 1: prueba_floodfill" {  } { { "prueba_floodfill.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/prueba_floodfill.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_general.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_general.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_general-rtl " "Found design unit 1: control_general-rtl" {  } { { "control_general.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/control_general.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139423 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_general " "Found entity 1: control_general" {  } { { "control_general.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/control_general.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732995139423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732995139423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_general " "Elaborating entity \"control_general\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732995141462 ""}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "control_general.vhd(36) " "VHDL Case Statement error at control_general.vhd(36): Case Statement choices must cover all possible values of expression" {  } { { "control_general.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/control_general.vhd" 36 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Quartus II" 0 -1 1732995141470 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1732995141470 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732995141668 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 30 16:32:21 2024 " "Processing ended: Sat Nov 30 16:32:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732995141668 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732995141668 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732995141668 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732995141668 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732995142280 ""}
