[
  {
    "author": [
      {
        "family": "GPUs—Iqbal",
        "given": "Accelerating High Performance Linpack With"
      },
      {
        "given": "Saeed"
      },
      {
        "family": "Gao",
        "given": "Shawn"
      }
    ],
    "container-title": [
      ".import.io/post/all-the-best-big-data-tools-and-how-to-use-them/ An Overview of Computational Science—Computational Science Education Project [Oak Ridge National Laboratory], http://www.phy.ornl.gov/csep​ /ov​/ov.html Archives: Mainframes: Basic Information Sources—[IBM Corporation], http://www​ .03.ibm.com/ibm/history/exhibits/mainframe/mainframe_basinfo.html Benchmark Programs and Reports—[Netlib.org], http://www.netlib.org/benchmark/ Big Data: What It Is and Why It Matters—[SAS Institute"
    ],
    "genre": [
      "[Dell Inc.],"
    ],
    "location": [
      "Cardiff"
    ],
    "note": [
      "/sk_sk/insights/big-data/what-is-big-data.html Classic Benchmarks—Longbottom, Roy [Roybot Ltd.], http://freespace.virgin​ .net/roy.longbottom/classic.htm Cleve’s Corner: The LINPACK Benchmark—Moler, Cleve [MathWorks], http:// blogs.mathworks.com/cleve/2013/06/24/the-linpack-benchmark/ Computer Systems Performance Analysis and Benchmarking—Kurmann, Christian [Computer Systems Institute, Switzerland],",
      "CPU Performance—Madison, David Ljung [DaveFAQ.com],"
    ],
    "publisher": [
      "University of Wales Institute"
    ],
    "title": [
      "A Brief History of Computing Technology, Part 1—Smith, Derek J",
      ".html A Brief History of the Abacus—Fernandes, Luis [Ryerson University",
      "/Accelerating-High-Performance-Linpack-_2800_HPL_2900_-with-GPUs.pdf Active TPC Benchmarks—[Transaction Processing Performance Council",
      "All the Best Big Data Tools and How to Use Them—[Import.io"
    ],
    "type": "chapter",
    "url": [
      "http://www.smithsrisca.co.uk/STMsubtypes-pt1",
      "http://",
      "http://en.community.dell.com/cfs-file/__key",
      "http://",
      "https://www",
      "http://www.sas.com",
      "http://www.cs.inf.ethz.ch/37",
      "http://davefaq.com"
    ]
  },
  {
    "author": [
      {
        "family": "Distributed-Memory Computers—Petitet",
        "given": "A.",
        "particle": "for"
      },
      {
        "family": "Whaley",
        "given": "R.C."
      },
      {
        "family": "Dongarra",
        "given": "J."
      },
      {
        "family": "Cleary",
        "given": "A."
      }
    ],
    "location": [
      "Knoxville"
    ],
    "publisher": [
      "University of Tennessee"
    ],
    "type": "book",
    "url": [
      "http://www.netlib.org"
    ]
  },
  {
    "container-title": [
      "son.edu/~mark/464/intro.html Introduction to Storage Area Networks—Tate"
    ],
    "editor": [
      {
        "family": "Jon",
        "given": "Beck"
      },
      {
        "family": "Pall",
        "given": "Ibarra"
      },
      {
        "family": "Hugo",
        "given": "Hector"
      },
      {
        "family": "Kumaravel",
        "given": "Shanmuganathan"
      },
      {
        "family": "Miklas",
        "given": "Libor"
      }
    ],
    "note": [
      "IBM Mainframes: 45+ Years of Evolution—Elliott, Jim [IBM Corporation],",
      "/releases/2010​/20100208comp.htm Introduction—Smotherman, Mark [Clemson University],",
      "John von Neumann—O’Connor, John J. and Robertson, Edmund F. [University of St. Andrews, Scotland], http://www.groups.dcs.st-and.ac.uk/~history​ /Biographies/Von_Neumann.html John von Neumann—[Wikipedia, the Free Encyclopedia],"
    ],
    "title": [
      "IBM PC DOS—[Wikipedia, the Free Encyclopedia",
      "/wiki/IBM_PC_DOS Information Technology Industry TimeLine—Bellec, Jean [Fédération des Equipes Bull], http://jeanbellec.pagesperso-orange.fr/information_technology_1.htm Intel Enters Billion-Transistor Processor Era—[CRN",
      "/channel-programs/172301096/intel-enters-billion-transistor-processor​ -era.htm Intel Itanium 9300 Processor Raises Bar for Scalable, Resilient Mission-Critical Computing—Intel Corporation"
    ],
    "type": "chapter",
    "url": [
      "http://",
      "https://en.wikipedia.org",
      "http://www.crn.com/news",
      "http://www.intel.com/pressroom/archive",
      "http://people",
      "https://",
      "http://en.wikipedia"
    ]
  },
  {
    "container-title": [
      ".com/articles/overclocking-for-beginners/1100-6421190/ Personal Computers: History and Development—Archee"
    ],
    "genre": [
      "[EnterpriseTech],"
    ],
    "location": [
      "Raymond [Western Sydney University, Australia"
    ],
    "note": [
      "Overclocking for Beginners—Walton, Mark [GameSpot],",
      "http://stc.uws.edu.au/ERM/hist_pc.htm Selected Historical Computer Designs—Smotherman, Mark [Clemson University],"
    ],
    "title": [
      "Oracle Cranks Up The Cores To 32 With Sparc M7 Chip—Morgan, Timothy P",
      "-cores-32-sparc-m7-chip/ ORNL Debuts Titan Supercomputer—[Oak Ridge National Laboratory"
    ],
    "type": "chapter",
    "url": [
      "http://www.enterprisetech.com/2014/08/13/oracle-cranks",
      "https://",
      "http://www.gamespot",
      "http://people.cs.clemson.edu/~mark/hist.html"
    ]
  },
  {
    "author": [
      {
        "family": "Future—Dongarra",
        "given": "Jack J."
      },
      {
        "family": "Luszczek",
        "given": "Piotr"
      },
      {
        "family": "Petitet",
        "given": "Antoine"
      }
    ],
    "container-title": [
      "The Supercomputer Arrives with the CDC 6600 in 1964—Howe, Tom [CEDMagic​ .com",
      "UNIVAC I—Thelen"
    ],
    "editor": [
      {
        "given": "Ed"
      }
    ],
    "note": [
      "Types of Computers—Gandon, Fabien [Carnegie Mellon University],",
      "-I.html What Cloud Computing Really Means—Knorr, Eric [InfoWorld],",
      "-really-means.html What Is a Storage Area Network—[Storage Networking Industry Association], http://www.snia.org/education/storage_networking_primer/san​/what_san What Is Cloud Computing?—[IBM Corporation],"
    ],
    "title": [
      "Smartphone Users Worldwide Will Total 1.75 Billion in 2014—[eMarketer",
      "-175-Billion​-2014/1010536 SPEC Benchmarks—[Standard Performance Evaluation Corporation",
      "The Analytical Engine Table of Contents—Walker, John [Fourmilab Switzerland], http://www.fourmilab.ch/babbage/contents.html The CDC 6600—Scientific Computing Division [National Center for Atmospheric Research], http://www.cisl.ucar.edu/computers/gallery/cdc/6600.jsp The Green500 List—[Green500.org], http://www.green500.org/ The LINPACK Benchmark: Past, Present",
      "The SPEC Organization—[Standard Performance Evaluation Corporation",
      "The Supercomputer Company—[Cray, Inc.], http://www.cray.com/ Titan Cray XK7—[Oak Ridge National Laboratory",
      "/computing-resources/titan-cray-xk7/ Top 500 Supercomputer Sites—[Top500.org"
    ],
    "type": "chapter",
    "url": [
      "http://",
      "https://",
      "http://",
      "http://",
      "http://www.cedmagic.com/history/cdc-6600.html",
      "https://www.olcf.ornl.gov",
      "http://www.top500.org/",
      "https://",
      "http://ed-thelen.org/comp-hist",
      "http://www",
      "http://www.ibm.com/cloud"
    ]
  },
  {
    "author": [
      {
        "family": "Memory—Anthes",
        "given": "Cache"
      },
      {
        "family": "H",
        "given": "Gary"
      },
      {
        "family": "Systems—Storr",
        "given": "Cache Memory"
      },
      {
        "given": "Phil"
      }
    ],
    "container-title": [
      "DRAM—[The PC Technology Guide"
    ],
    "date": [
      "2000-05-29"
    ],
    "note": [
      "-memory​/dram-dynamic-random-access-memory DVD Information—[CD-info.com], http://www.cd-info.com/dvd/ Hardware Components: Semiconductor Digital Memory Manufacturers—Davis, Leroy [InterfaceBus.com], http://www.interfacebus.com/memory.html Instant Access Memory—Voss, David [Wired Magazine Issue 8.04],",
      "Introduction: What is MRAM (Magnetic RAM)?—[MRAM-Info],",
      ".mram-info.com/introduction Memory—Sorin, Daniel J. [Duke University],"
    ],
    "title": [
      "ipstorr.id.au/pcbook/book2/cache.htm Caches: What Every OS Designer Must Know—Heiser, Gernot [University of New South Wales",
      "-cachex6​.pdf Concerning Caches—Dugan, Ben [University of Washington",
      ".washington.edu/courses/cse378/02sp/sections/section9-2.html Data Organization on Disks—Rafiei, Davood [University of Alberta",
      "Definition of SDRAM—[PC Magazine Encyclopedia",
      "/encyclopedia/term/50982/sdram Disk Array Performance—Burkhard, Walt [University of California, San Diego"
    ],
    "type": "chapter",
    "url": [
      "http://www",
      "http://phil",
      "http://www.cse.unsw.edu.au/~cs9242/08/lectures/04",
      "https://courses",
      "https://web",
      "http://www.pcmag.com",
      "http://cseweb.ucsd.edu/classes/wi01/cse102/sol2.pdf",
      "https://www.pctechguide.com/computer",
      "http://www",
      "http://www",
      "http://people.ee.duke.edu/~sorin"
    ]
  },
  {
    "author": [
      {
        "family": "SRAM",
        "given": "E.P.R.O.M."
      },
      {
        "family": "ICs—Griffin",
        "given": "Flash Memory"
      },
      {
        "family": "Jim",
        "given": "Matas"
      },
      {
        "family": "Brian"
      },
      {
        "family": "Suberbasaux",
        "particle": "de"
      },
      {
        "given": "Christian"
      },
      {
        "family": "Segmentation",
        "particle": "ers-overcome-show-stopping-problems-with-ferroelectric-ram"
      },
      {
        "family": "Paging—Pasquale",
        "given": "Joe"
      },
      {
        "given": "Segmentation"
      },
      {
        "family": "Paging—Yang",
        "given": "Junfeng"
      }
    ],
    "container-title": [
      ".hmc.edu/e85_old/lectures/memory/node2.html MRAM—[Webopedia.com], http://www.webopedia.com/TERM/M/MRAM.html MRAM Replaces FRAM (FeRAM)—[Everspin Technologies",
      "/cd/E18752_01/html/816-5138/toc.html Solid State Memory Development in IBM—Pugh"
    ],
    "date": [
      "1996"
    ],
    "editor": [
      {
        "family": "W",
        "given": "E."
      },
      {
        "family": "Critchlow",
        "given": "D.L."
      },
      {
        "family": "Henle",
        "given": "R.A."
      },
      {
        "family": "Russell",
        "given": "L.A."
      }
    ],
    "genre": [
      "[IBM Corporation],"
    ],
    "note": [
      "Memory Classification—Puchala, Dariusz [Instytut Informatyki, Poland],",
      "Memory Interleaving—Wang, Ruye [Harvey Mudd College],",
      "Joel [ExtremeTech],",
      "Static RAM (SRAM)—[The PC Guide], http://www.pcguide.com/ref/ram/typesS​ RAM​-c.html Systems and Components Reference Guide: Hard Disk Drives—Kozierok, Charles M. [The PC Guide],"
    ],
    "title": [
      "Complete Coverage of DRAM",
      "National Museum of American History: Chip Collection",
      "Memory Interleaving—Matloff, Norman [University of California at Davis",
      "spin.com/mram-replaces-fram-feram Researchers Overcome Show-Stopping Problems with Ferroelectric RAM—Hruska",
      "Solaris 64-bit Developer’s Guide—[Oracle Corporation"
    ],
    "type": "chapter",
    "url": [
      "http://",
      "http://",
      "http://",
      "http://fourier.eng",
      "https://www.ever",
      "http://www.extremetech.com/computing/158590-research",
      "http://cseweb.ucsd.edu/classes/fa03/cse120/Lec08.pdf",
      "http://www",
      "http://docs.oracle.com",
      "http://www.research.ibm.com",
      "http://www.pcguide.com/ref/hdd/"
    ]
  },
  {
    "container-title": [
      "Arithmetic Circuits & Multipliers—Hom, Gim [Massachusetts Institute of Technology",
      ".org/wiki/IEEE_754_revision IEEE 754: Standard for Binary Floating-Point Arithmetic—[Institute of Electrical and Electronics Engineers"
    ],
    "genre": [
      "[New Jersey Institute of Technology],"
    ],
    "note": [
      "Booth’s Algorithm for Binary Multiplication Example—Misurda, Jonathan [University of Pittsburgh],",
      "Carry Look Ahead Adder—Balsara, Poras T. [University of Texas at Dallas],",
      "kAheadAdder.htm Carry Save Arithmetic—Knagge, Geoff [GeoffKnagge.com], http://www​ .geoff​ knagge​.com/fyp/carrysave.shtml Division algorithm—[Wikipedia, the Free Encyclopedia], https://en.wikipedia​ .org/wiki/Division_algorithm#SRT_division Fast Addition: Carry Lookahead Adders—Lin, Charles [University of Maryland], https://www.cs.umd.edu/class/sum2003/cmsc311/Notes/Comb/looka​ head.html IEEE 754 Revision—[Wikipedia, the Free Encyclopedia],"
    ],
    "title": [
      "Taking Disk Drive Speeds for a Spin—Barrall, Geoff [Blue Arc Corporation",
      "searchstorage.techtarget.com/tip/Taking-disk-drive-speeds-for-a-spin Types of Cache Misses: The Three C’s—Shaaban, Muhammad [Rochester Institute of Technology",
      "pdf What Is the Difference Between SDRAM, DDR1, DDR2, DDR3 and DDR4?—[Transcend Information, Inc",
      "/FAQ-296 Chapter 3: Basics of the central processing unit A Brief History of Microprogramming—Smotherman, Mark [Clemson University], http://people.cs.clemson.edu/~mark/uprog.html A Generalized Carry-Save Adder Array for Digital Signal Processing—Karlsson, Magnus [OKG AB, Sweden",
      "Applets: The Wallace Tree Simulator—Carpinelli, John D"
    ],
    "type": "chapter",
    "url": [
      "http://",
      "http://meseec.ce.rit.edu/eecc551-winter2001/551-1-30-2002.",
      "http://www.transcend-info.com/Support",
      "http://citeseerx.ist.psu.edu/viewdoc",
      "https://web.njit.edu/~carpinel/Applets.html",
      "http://web.mit.edu/6.111/www/f2012/handouts/L08.pdf",
      "https://people.cs.pitt.edu/~jmisurda/teaching",
      "http://",
      "https://en.wikipedia",
      "http://grouper.ieee.org/groups/754/"
    ]
  },
  {
    "author": [
      {
        "family": "Machines—Bjork",
        "given": "Address"
      },
      {
        "family": "C",
        "given": "Russell"
      },
      {
        "family": "RISC Maker—Perry",
        "particle": "architectures.html"
      }
    ],
    "container-title": [
      "Other CPU Architectures",
      ".nmsu.edu/~pfeiffer/classes/473/notes/mips.html The Pentium SRT Flaw—Edelman, Alan [Massachusetts Institute of Technology], http://www-math.mit.edu/~edelman/homepage/talks/pentium.ppt Chapter 4: Enhancing CPU performance A Study of Hyper-Threading in High-Performance Computing Clusters—Leng"
    ],
    "editor": [
      {
        "family": "Multiplication",
        "particle": "ac.nz/notes/59304/l5.html"
      },
      {
        "family": "Division—Wiseman",
        "given": "Yair"
      },
      {
        "family": "Lohev",
        "given": "Rafi"
      }
    ],
    "genre": [
      "[University of Rochester],",
      "[IEEE Spectrum],"
    ],
    "note": [
      "Instruction Set Architecture (ISA)—Citron, Daniel [Jerusalem College of Technology], https://homedir.jct.ac.il/~citron/ca/isa.html Instruction Set Design—Weems, Charles [University of Massachusetts],",
      "Mark [Clemson University], http://people.cs.clemson.edu/~mark/464/fp.html Integer Division—Kaplan, Ian [Bearcave.com],",
      "/wiki/Maurice_Wilkes Multiplication—Johnson, Martin [Massey University],",
      "/profiles/risc-maker Sequential Multiplication and Division—Koren, Israel [University of Massachusetts], http://www.ecs.umass.edu/ece/koren/arith/slides/Part3-seq​.ppt The MIPS Processor—Pfieffer, Joe [New Mexico State University],",
      "Tau; Ali, Rizwan; Hsieh, Jenwei; and Stanton, Christopher [Dell PowerSolutions, November 2002],",
      "Access Ordering Hazards—Glew, Andy [Paul A. Clayton Place], https:// sites.google.com/site/paulclaytonplace/andy-glew-s-comparch-wiki​ /access-ordering-hazards Alpha 21064—[Wikipedia, the Free Encyclopedia],"
    ],
    "title": [
      "IEEE Standard for Floating-Point Arithmetic—[IEEE Computer Society",
      "ple.cs.umass.edu/~weems/homepage/CmpSci535_635_files​/Instruction%20 Set%20Design.pdf Integer and Floating Point Arithmetic—Smotherman",
      "ware/divide.htm Lecture Notes for CSC 252—Scott, Michael L",
      "Maurice Wilkes—[Wikipedia, the Free Encyclopedia",
      "Multiplication in Binary—[Xilinx, Inc",
      "Tekla S"
    ],
    "type": "chapter",
    "url": [
      "http://",
      "https://peo",
      "http://www.bearcave.com/soft",
      "http://",
      "https://en.wikipedia.org",
      "http://cs-alb-pc3.massey",
      "http://u.cs.biu.ac.il/~wiseman/co/co9.pdf",
      "http://www.xilinx.com/univ/teaching",
      "http://www.math-cs.gordon.edu/courses/cs222/lectures/other",
      "http://spectrum.ieee.org/geek-life",
      "http://www",
      "http://ftp.dell.com/app/4q02-Len.pdf",
      "https://en.wikipedia.org"
    ],
    "volume": [
      "0, 1, 2 and 3"
    ]
  },
  {
    "author": [
      {
        "family": "Exploiting Multiple Arithmetic Units—Tomasulo",
        "given": "R.",
        "particle": "An Efficient Algorithm for"
      },
      {
        "family": "Kemal",
        "given": "Fritts"
      },
      {
        "family": "Jason",
        "given": "Kosonocky"
      },
      {
        "family": "Stephen",
        "given": "Gschwind"
      },
      {
        "family": "Michael",
        "given": "Altman"
      },
      {
        "family": "Erik",
        "given": "Kailas"
      },
      {
        "family": "Krishnan"
      },
      {
        "family": "Bright",
        "given": "Terry"
      }
    ],
    "container-title": [
      "Architectural and Organizational Tradeoffs in the Design of the MultiTitan CPU—Jouppi, Norman P. [Digital Equipment Corporation",
      "IBM Journal",
      "F. and Smith, Alan J. [IEEE Computer"
    ],
    "date": [
      "1967-01",
      "1984-01"
    ],
    "genre": [
      "WRL Research Report 89/9],"
    ],
    "title": [
      "M",
      "-Arithmetic-Units.pdf An Eight-Issue Tree-VLIW Processor for Dynamic Binary Translation—Ebcioglu",
      "Branch Prediction Strategies and Branch Target Buffer Design—Lee, Johnny K"
    ],
    "type": "article-journal",
    "url": [
      "http://courses.cs.washington.edu/courses",
      "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=727094",
      "http://www.hpl.hp.com/techreports/Compaq-DEC/WRL-89-9.pdf",
      "http://web.ece.ucda"
    ]
  },
  {
    "author": [
      {
        "literal": "Execution—Kelly, Paul H. J. [Imperial College of Science, Technology and Medicine], http://www​.doc​ .ic ​ ."
      }
    ],
    "container-title": [
      "DEC Alpha—[Wikipedia, the Free Encyclopedia",
      "J. E. [Control Data Corporation",
      "Technology Journal"
    ],
    "date": [
      "ac.uk/~phjk/AdvancedCompArchitecture/2003-04/Lectures/Ch04"
    ],
    "genre": [
      "CDC 6600—Pfieffer,",
      "[Iowa State University],",
      "[IBM Research Report RC 20538],"
    ],
    "issue": [
      "ue 1]"
    ],
    "note": [
      "Cache Missing for Fun and Profit—Percival, Colin [Proceedings of BSDCan 2005],",
      "Joe [New Mexico State University],",
      "Johan [AnandTech],",
      "IA-32 Execution Layer: A Two-Phase Dynamic Translator Designed to Support IA-32 Applications on Itanium-Based Systems—Baraz, Leonid; Devor, Tevi; Etzion, Orna; Goldenberg, Shalom; Skaletsky, Alex; Wang, Yun; and Zemach, Yigal [Proceedings of the 36th Annual Symposium on Microarchitecture, 2003],"
    ],
    "publisher": [
      "Mark [Clemson University], http://people.cs.clemson.edu/~mark/epic.html Hyper-Threading Technology—[Intel"
    ],
    "title": [
      ".edu/~pfeiffer/classes/473/notes/cdc.html Chapter 1: Introduction: CISC, RISC, VLIW, and EPIC Architectures—[Intel Press], http://www.csit-sun.pub.ro/~cpop/Documentatie_SMP/Intel_Micro ​pro​ cessor_Systems/IA64%20Intel%20Itanium%20Processor/instruction-level​ -parallelism-and-the-itaniumr-architecture.pdf Chapter 4–Instruction Level Parallelism and Dynamic",
      "/ACA-Ch04-CurrentVersion_files/v3_document.htm Computer Architecture Tutorial: Forwarding—Prabhu, Gurpur M",
      ".html DAISY: Dynamic Compilation for 100% Architectural Compatibility—Ebcioglu, Kemal and Altman, Erik R",
      "=pdf DAISY: Dynamically Architected Instruction Set from Yorktown—[IBM Corporation",
      "?id=2909 Data Hazard Classification—Prabhu, Gurput [Iowa State University",
      "/DEC_Alpha Decoding Instructions: Intel Core versus AMD’s K8 architecture—De Gelas",
      "Design of a Computer: The Control Data 6600—Thornton",
      "OfAComputer​_CDC6600.pdf Earth Simulator—SX-9/E/1280M160—[top500.org",
      "tem​/176210 Floating Point Adder Unit—Joseph, Vincy, http://www.vincyjoseph.files.word​ press.com/2013/03/lecture25a.ppt Historical Background for EPIC—Smotherman"
    ],
    "type": "article-journal",
    "url": [
      "http://www.daemonology.net/papers/cachemissing.pdf",
      "http://www.cs.nmsu",
      "http://web.cs.iastate.edu/~prabhu/Tutorial/PIPELINE/forward",
      "http://cite",
      "http://researcher.watson.ibm.com/researcher/view_group.php",
      "http://",
      "https://en.wikipedia.org/wiki",
      "http://www.anandtech.com/show/1998/3",
      "http://www.cs.nmsu.edu/~pfeiffer/classes/473/notes/Design",
      "http://www.top500.org/sys",
      "http://",
      "http://www.microarch.org/micro36/html/pdf/goldenberg-IA32Execu"
    ],
    "volume": [
      "6"
    ]
  },
  {
    "genre": [
      "[Clemson University],"
    ],
    "location": [
      "Madhavaram, Ramu"
    ],
    "note": [
      "and Yang, An-Yi [Informatica 29],"
    ],
    "publisher": [
      "Wei-Ming"
    ],
    "title": [
      "Improving Branch Prediction Performance with a Generalized Design for Dynamic Branch Predictors—Lin"
    ],
    "type": null,
    "url": [
      "http://people.cs.clemson.edu/~mark/stretch.html",
      "http://www.informatica.si/index.php/informatica"
    ]
  },
  {
    "container-title": [
      "/Itanium Itanium Architecture Software Developer’s Manual—[Intel Corporation",
      "/wiki/Microprocessor_Design/Hazards Oracle’s SPARC T4-1, SPARC T4-2, SPARC T4-4, and SPARC T4-1B Server Architecture—[Oracle Corporation"
    ],
    "genre": [
      "[Ohio State University],"
    ],
    "location": [
      "India"
    ],
    "note": [
      "-hyper-threading-technology-your-questions-answered Introduction to Multithreading, Superthreading and Hyperthreading—Stokes, Jon [ArsTechnica.com],",
      "Lecture 3: Pipelining Basics—Balasubramonian, Rajeev [University of Utah],",
      "Microprocessor Design/Hazards—[Wikibooks.org],",
      "Organization of Computer Systems: Pipelining—Schmalz, M. S. [University of Florida], https://www.cise.ufl.edu/~mssz/CompOrg/CDA-pipe.html Out-of-Order Architectures: Understanding the Cell Microprocessor—Shimpi,"
    ],
    "publisher": [
      "Information System Hardware—[Indira Gandhi National Open University"
    ],
    "title": [
      "/block1/unit4/cst101-bl1-u4-08.htm Inside the IBM PowerPC 970—Part I: Design Philosophy and Front End—Stokes, Jon [Ars Technica",
      "Instruction-Level Parallelism and Its Exploitation—Panda, Dhabaleswar K",
      "_6.pdf Intel Hyper-Threading Technology: Your Questions Answered—Cepeda, Shannon [Intel Communities: The Data Stack",
      "threading/ Itanium—[Wikipedia, the Free Encyclopedia"
    ],
    "type": "chapter",
    "url": [
      "https://webservices.ignou.ac.in/virtualcampus/adit/course/cst101",
      "http://arstechnica.com/features/2002/10/ppc970/",
      "http://web.cse.ohio-state.edu/~panda/775/slides/Ch2",
      "https://communities",
      "http://arstechnica.com/features/2002/10/hyper",
      "https://en.wikipedia.org/wiki",
      "http://",
      "http://www.cs.utah.edu/~rajeev/cs6810/pres/07-6810-03.pdf",
      "https://en.wikibooks.org",
      "http://www.oracle.com/technetwork"
    ]
  },
  {
    "author": [
      {
        "family": "Lal",
        "given": "Anand"
      }
    ],
    "type": null,
    "url": [
      "http://www.anandtech.com/show/1647/7"
    ]
  },
  {
    "author": [
      {
        "family": "Pipeline Architecture—Ramamoorthy",
        "given": "C.V."
      },
      {
        "family": "Li",
        "given": "H."
      }
    ],
    "container-title": [
      "Proceedings of the Spring Joint Computer Conference",
      "Computing Surveys"
    ],
    "date": [
      "1964"
    ],
    "issue": [
      "1]"
    ],
    "note": [
      "Pipeline Hazards—Pfieffer, Joe [New Mexico State University], http://www​.cs​ .nmsu.edu/~pfeiffer/classes/473/notes/hazards.html Pipelining: Basic Concepts—Wilsey, Philip A. [University of Cincinnati],",
      "POWER7 Performance Guide—[EECatalog, Extension Media],"
    ],
    "title": [
      "Parallel Operation in the Control Data 6600—Thornton, James E",
      "F"
    ],
    "type": "article-journal",
    "url": [
      "http://dl.acm.org/citation",
      "http://web.ece.ucdavis.edu/~vojin/CLASSES/EEC272/S2005",
      "http://",
      "http://eecatalog"
    ],
    "volume": [
      "9"
    ]
  },
  {
    "container-title": [
      "Register Renaming—[Wikipedia, the Free Encyclopedia], https://en.wikipedia​ .org/wiki/Register_renaming RISC I: A Reduced Instruction Set VLSI Computer—Patterson, David A. and Sequin, Carlo H. [Proceedings of the 8th Annual Symposium on Computer Architecture"
    ],
    "date": [
      "1988-07"
    ],
    "note": [
      "Reduced Instruction Set Computers (RISC): Academic/Industrial Interplay Drives Computer Performance Forward—Joy, William N. [Sun Microsystems, Inc.],"
    ],
    "publisher": [
      "IEEE Computer"
    ],
    "title": [
      "Reduced Instruction Set Computing—[Wikipedia, the Free Encyclopedia",
      "en.wikipedia.org/wiki/Reduced_instruction_set_computing Reducing the Branch Penalty in Pipelined Processors—Lilja, David J"
    ],
    "type": "paper-conference",
    "url": [
      "http://homes.cs.washington.edu/~lazowska/cra/risc.html",
      "https://",
      "https://courses.cs.washington.edu/courses/csep548/00sp/hand",
      "http://web.cecs.pdx.edu/~alaa/courses/ece587/spring2011/papers/pat"
    ]
  },
  {
    "author": [
      {
        "literal": "Eggers, Emer, Levy, Lo, Stamm, and Tullsen [University of Washington], http://www.cs.washington.edu/research/smt/papers/ieee_micro.pdf The Design of the Microarchitecture of UltraSPARC-I—Tremblay, Marc; Greenley, Dale; and Normoyle, Kevin [Proceedings of the IEEE"
      }
    ],
    "container-title": [
      "The IBM RT Information Page—Brashear, Derrick [Carnegie Mellon University], http://www.contrib.andrew.cmu.edu/~shadow/ibmrt.html The Microarchitecture of Intel, AMD and VIA CPUs—Fog",
      "The MIPS R10000 Superscalar Microprocessor—Yeager, Kenneth C"
    ],
    "date": [
      "1996-04"
    ],
    "issue": [
      "12]"
    ],
    "note": [
      "Agner [Technical University of Denmark],",
      "The MIPS R4000 Processor—Mirapuri, Sunil; Woodacre, Michael; and Vasseghi,"
    ],
    "publisher": [
      "IEEE Micro"
    ],
    "type": "article-journal",
    "url": [
      "http://",
      "http://www.agner.org/optimize/microarchitec",
      "http://people.cs.pitt.edu/~cho/cs2410/papers/yeager-micro"
    ],
    "volume": [
      "83"
    ]
  },
  {
    "author": [
      {
        "given": "Nader"
      }
    ],
    "date": [
      "1992-04"
    ],
    "genre": [
      "Jon [Ars Technica],"
    ],
    "title": [
      "/FilePDF​/ARC-MULTIMEDIA/mipsr4000_00127580.pdf The Pentium: An Architectural History of the World’s Most Famous Desktop Processor (Part I)—Stokes"
    ],
    "type": null,
    "url": [
      "http://home.deib.polimi.it/silvano",
      "http://arstechnica.com"
    ]
  },
  {
    "author": [
      {
        "family": "Concept",
        "given": "The R.I.S.C."
      },
      {
        "family": "Implementations—Esponda",
        "given": "A.Survey",
        "particle": "of"
      },
      {
        "family": "Margarita"
      },
      {
        "family": "Rojas",
        "given": "Raul"
      }
    ],
    "container-title": [
      "ple/loechner/public_html/enseignement/SPARC/sparcstack.html VLIW Processors—[University of Washington",
      "and Young [IEEE Solid-State Circuits Magazine"
    ],
    "date": [
      "2009"
    ],
    "editor": [
      {
        "family": "L.",
        "given": "David"
      },
      {
        "family": "Germond",
        "given": "Tom"
      }
    ],
    "genre": [
      "Mark [Clemson University],",
      "[University of Utah],"
    ],
    "publisher": [
      "IEEE Solid"
    ],
    "title": [
      "/RA/RISC-9.html The SPARC Architecture Manual, Version 9—Weaver",
      "TMS320C67x/C67x+ DSP CPU and Instruction Set Reference Guide—[Texas Instruments",
      "Understanding EPIC Architectures and Implementations—Smotherman",
      "_epic.pdf Understanding Stacks and Registers in the Sparc Architecture(s)—Magnusson, Peter [Swedish Institute of Computer Science",
      "VLIW Processors and Trace Scheduling—Mathew, Binu K",
      "_vliw/ VLIW Processors: From Blue Sky to Best Buy—Fisher, Faraboschi",
      "/stamp/stamp.jsp?arnumber=5116831 VLIW: The Unlikeliest Computer Architecture—Colwell, Robert P"
    ],
    "type": "article-journal",
    "url": [
      "http://www.inf.fu-berlin.de/lehre/WS94",
      "http://pages.cs.wisc.edu/~fischer/cs701.f08/sparc",
      "http://www.ti.com/lit/ug/spru733a/spru733a.pdf",
      "http://people.cs.clemson.edu/~mark/464/acmse",
      "http://icps.u-strasbg.fr/peo",
      "http://courses.cs.washington",
      "http://www.siliconintelligence.com/people/binu/coursework/686",
      "http://ieeexplore.ieee.org"
    ]
  },
  {
    "container-title": [
      "State Circuits Magazine"
    ],
    "date": [
      "2009"
    ],
    "type": "article-journal",
    "url": [
      "http://ieeexplore.ieee.org/stamp/stamp"
    ]
  },
  {
    "author": [
      {
        "family": "Pipelining?—Definition—Rouse",
        "given": "What Is"
      },
      {
        "given": "Margaret"
      }
    ],
    "note": [
      ".techtarget.com/definition/pipelining Which Machines Do Computer Architects Admire?—Smotherman, Mark [Clemson University],"
    ],
    "type": null,
    "url": [
      "http://whatis",
      "http://people.cs.clemson.edu/~mark/admired_designs.html"
    ]
  },
  {
    "author": [
      {
        "family": "Marc"
      },
      {
        "family": "Lastra",
        "given": "Anselmo"
      }
    ],
    "container-title": [
      "Anoop [Proceedings of the IEEE"
    ],
    "editor": [
      {
        "family": "M.",
        "given": "David"
      },
      {
        "family": "Lee",
        "given": "David S."
      },
      {
        "family": "John",
        "given": "Heinrich"
      },
      {
        "family": "Mark"
      },
      {
        "given": "Gupta"
      }
    ],
    "genre": [
      "[Sandia National Laboratories],"
    ],
    "issue": [
      "3]"
    ],
    "note": [
      "Cache Coherence in Shared—Memory Architectures—Watson, Ian [University of Manchester],",
      "/stamp.jsp?arnumber=747863 Cache Only Memory Architecture (COMA)—Pimentel, Andy [University of Amsterdam, Netherlands],",
      ".html Cache-Only Memory Architecture (COMA)—Torrellas, Josep [Encyclopedia of Parallel Computing], http://link.springer.com/referenceworkentry/10.100 7%2F978-0-387-09766-4_166 Classification of Parallel Computers—Vainikko, Eero [University of Tartu, Estonia],",
      "Clear Speed Revises Graphics Engine to Process Packets—Edwards, Chris [EE Times/CommsDesign.com],"
    ],
    "title": [
      "A Hybrid Interconnection Network for Integrated Communication Services—Chen, Yi-long and Lyu, Jyh-Charn [Northern Telecom, Inc./Texas A&M University",
      "ca14a57f5b41250.pdf A Shading Language on Graphics Hardware: The PixelFlow Shading System—Olano",
      "A Survey of Routing Techniques in Store-and-Forward and Wormhole Interconnects—​Holman",
      "/mesi.pdf Cache-Coherent Distributed Shared Memory: Perspectives on its Development and Future Challenges—Hennessy"
    ],
    "type": "article-journal",
    "url": [
      "https://pdfs.semanticscholar.org/13fc/7e0c6fb91977bfc8c7a92",
      "http://",
      "http://prod.sandia.gov/techlib/access-control.cgi/2008/",
      "https://www.cs.utexas.edu/~pingali/CS378/2015sp/lectures",
      "http://ieeexplore.ieee.org/stamp",
      "https://staff.fnwi.uva.nl/a.d.pimentel/apr",
      "http://kodu.ut.ee/~eero/PC/Lecture4.pdf",
      "http://www.eetimes.com/document.asp?doc"
    ],
    "volume": [
      "87"
    ]
  },
  {
    "author": [
      {
        "family": "Threading—Glew",
        "given": "Coherent"
      },
      {
        "given": "Andy"
      }
    ],
    "container-title": [
      ".ac.uk/Research/DDM/index.html Deadlock-Free Message Routing in Multiprocessor Interconnection Networks—Dally",
      "DSP & SIMD—[ARM Ltd",
      "/paps11-fietkau-gpgpu_and_stream_computing-presentation.pdf GPU Computing—Owens",
      "Md Firoj [International Journal of Computer Applications"
    ],
    "editor": [
      {
        "family": "J.",
        "given": "William"
      },
      {
        "family": "Seitz",
        "given": "Charles L."
      }
    ],
    "issue": [
      "2]",
      "5]"
    ],
    "location": [
      "Berkeley",
      "John D.; Houston, Mike; Luebke, David; Green, Simon; Stone, John"
    ],
    "note": [
      "Comp.compilers: History of Supercomputing—Wilson, Greg [Australian National University], http://compilers.iecc.com/comparch/article/93-08-095 Computer Architecture: SIMD/Vector/GPU—Mutlu, Onur [Carnegie Mellon University],",
      "Cray Gemini Interconnect—Sobchyshak, Denys [Technical University of Munich],",
      "nologies/dsp-simd.php GPGPU and Stream Computing—Fietkau, Julian [University of Hamburg],",
      "E.; and Phillips, James C. [Proceedings of the IEEE,",
      "Hardware: G4 Executive Summary: What Is AltiVec?—[Apple Computer, Inc.], http://mirror.informatimago.com/next/developer.apple.com/hardware​ /ve/summary.html History of GPU Computing—Zahran, Mohamed [New York University],"
    ],
    "publisher": [
      "University of California",
      "California Institute of Technology"
    ],
    "title": [
      "CUDA C Programming Guide—[NVIDIA Developer Zone",
      ".com/cuda/cuda-c-programming-guide/#axzz40eIoAeb0 Current Trends in Parallel Computing—Khan, Rafiqul Zaman and Ali",
      "Data Diffusion Machine Home Page—[University of Bristol"
    ],
    "type": "article-journal",
    "url": [
      "http://par",
      "https://www.ece.cmu.edu/~ece740/f13/lib/exe/fetch.php?media",
      "http://richardcaseyhpc.com/wp-content/uploads/2015/04/denyssob",
      "http://docs.nvidia",
      "http://research",
      "http://www.cs.bris",
      "http://authors.library.caltech.edu/26930/1/5231-TR-86.pdf",
      "https://www.arm.com/products/processors/tech",
      "https://",
      "http://cs.utsa.edu/~qitian/seminar/Spring11/03_04_11",
      "http://"
    ],
    "volume": [
      "59",
      "96"
    ]
  },
  {
    "author": [
      {
        "literal": "Is the AMD vs."
      },
      {
        "family": "Maspar Machines—Whaley",
        "particle": "highlights/"
      },
      {
        "given": "Tom"
      },
      {
        "given": "Multiprocessors"
      },
      {
        "family": "Multithreading—Lebeck",
        "given": "Alvin R."
      },
      {
        "family": "Katmai—Karbo",
        "given": "Michael B."
      },
      {
        "given": "S.M.P."
      },
      {
        "family": "Systems—Hwang",
        "given": "N.U.M.A.Multiprocessor"
      },
      {
        "given": "Kai"
      }
    ],
    "container-title": [
      "-www.bu.edu/faculty/best/crs/cs551/lectures/lecture-15.html MMX Technology: SSE And 3DNow!—Bestofmedia Team [Tom’s Hardware",
      "STiNG Revisited: Performance of Commercial Database Benchmarks on a CC-NUMA Computer System—Clapp",
      "The History of the Development of Parallel Computing—Wilson"
    ],
    "genre": [
      "Matt [Digital Trends],",
      "[Duke University],",
      "[Duke University],"
    ],
    "issue": [
      "w!"
    ],
    "location": [
      "Berkeley",
      "Russell M"
    ],
    "note": [
      "-coming-to-an​-end/ Lecture 19: Multiprocessors—Balasubramonian, Rajeev [University of Utah],",
      "Lists: November 2015: Highlights—[top500.org],",
      "John [Dell, Inc.],",
      "Parallel Architectures—Senning, Jonathan [Gordon College],",
      "HyperTransport—Lloyd, Chris [TechRadar],",
      "IBM Corporation],",
      "Supercomputers: The Amazing Race—Bell, Gordon [Microsoft Corporation],",
      "The Cray XT4 and Seastar 3-D Torus Interconnect—Abts, Dennis [Google, Inc.],",
      "John R. [MasPar Computer Corporation],",
      "The Effect of NUMA Tunings on CPU Performance—Hollowell, Christopher [Brookhaven National Laboratory],",
      "The Gemini Network—[Cray, Inc.],",
      "Gregory [University of Toronto], http://parallel.ru/history/wilson_history.html The Performance and Scalability of Distributed Shared Memory Cache Coherence Protocols—Heinrich, Mark [Stanford University],",
      "The Pixel-Planes Family of Graphics Architectures—Cohen, Jonathan [Johns Hopkins University], http://www.cs.jhu.edu/~cohen/VW2000/Lectures​ /Pixel-Planes.color.pdf Understanding the CUDA Data Parallel Threading Model—Wolfe, Michael [The Portland Group], https://www.pgroup.com/lit/articles/insider/v2n1a5​ .htm Vector and SIMD Processors—Welch, Eric and Evans, James [Rochester Institute of Technology],",
      "Vector Processor—[Wikipedia, the Free Encyclopedia], http://en.wikipedia.org​ /wiki/Vector_processor Virtual-Channel Flow Control—Dally, William J. [Massachusetts Institute of Technology],"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Nvidia conflict coming to an end?—Smith",
      "Lecture 30: Multiprocessors-Flynn Categories, Large vs. Small Scale, Cache Coherency—Katz, Randy H",
      ".wlu.edu/~whaleyt/classes/parallel/topics/maspar/maspar.html Memory Part 4: NUMA Support—Drepper, Ulrich [LWN.net",
      "/Articles/254445/ Message Passing Architectures—Bestavros, Azer [Boston University",
      "-upgrade,3569-3.html More Than 100 Accelerated Systems Now on TOP500 List—[NVIDIA Corporation",
      "-now-on-top500​-list/ Multi-Processor Architectures—Narahari, Bhagirath [George Washington University",
      "Multiprocessors and Multiprocessing—Thornley, John [California Institute of Technology",
      "Networks and Topologies—Pfieffer, Joe [New Mexico State University",
      "Next Generation Supercomputers: Cluster of Multi-processor Systems Project Launched—Kahn, Jeffery [Lawrence Berkeley National Laboratory",
      "Notes on Concurrency—Chase, Jeffrey S",
      ".edu/~chase/systems/concurrency.html NUMA for Dell PowerEdge 12G Servers—Beckett",
      "-attachments/13-4491-00-00-20-26-69-46/NUMA-for-Dell-PowerEdge-12G​ -Servers.pdf NUMA Frequently Asked Questions—[SourceForge.net",
      ".net/numa/faq/ Numascale, Supermicro, and AMD Announce the World’s Largest Shared Memory System to Date—Carlsen, Espen [Numascale AS",
      "QuickPath Interconnect vs",
      "path-interconnect-vs-hypertransport-909072 SIMD Processing (Vector and Array Processors)—Mutlu, Onur [Carnegie Mellon University",
      "The Design of the MasPar MP-1: A Cost Effective Massively Parallel Computer—Nickolls",
      "/handouts/papers/dally-virtual.pdf Visual Instruction Set—[Wikipedia, the Free Encyclopedia"
    ],
    "type": "article-journal",
    "url": [
      "http://www.digitaltrends.com/computing/is-the-eternal-pc-graphics-war",
      "http://www.cs.utah.edu/classes/cs6810/pres/6810-19.pdf",
      "http://",
      "http://www.top500.org/lists",
      "http://home",
      "https://lwn.net",
      "http://cs",
      "http://www.tomshardware.com/reviews/processors-cpu-apu-features",
      "https://news.developer.nvidia.com/more-than-100-accelerated-systems",
      "http://www.seas.gwu.edu/%7Enarahari/cs211/materials/lectures/multi",
      "http://users.cms.caltech.edu/~cs284/lectures/7oct97.ppt",
      "http://",
      "http://",
      "http://",
      "https://users.cs.duke",
      "http://",
      "http://lse.sourceforge",
      "http://www.numascale",
      "http://",
      "http://www.math",
      "http://www.techradar.com/us/news/computing-components/quick",
      "http://www.ece.cmu.edu/~ece447/s14/lib/exe/fetch",
      "http://gridsec.usc.edu/files/EE657/Hwang-EE657-Lectture5",
      "http://iacoma",
      "http://research.microsoft.com/en-us/um/people/gbell/MSR-TR-2015-2",
      "http://static.googleusercontent.com/media/research.google.com/en",
      "https://courses.engr.illi",
      "https://indico.cern.ch/event/304944",
      "https://wiki.alcf.anl.gov/parts/images/2/2c",
      "http://csl.cs.ucf.edu",
      "http://meseec.ce.rit.edu/756-projects/spring2013/2-2.pdf",
      "http://www.eecs.berkeley.edu/~kubitron/courses/cs258-S08",
      "http://en.wikipedia"
    ],
    "volume": []
  },
  {
    "director": [
      {
        "family": "Schindler",
        "given": "Barreiro"
      },
      {
        "family": "Chwalla",
        "given": "Nigg"
      },
      {
        "family": "Coish",
        "given": "Harlander"
      },
      {
        "family": "Hansel",
        "given": "Hennrich"
      }
    ],
    "genre": [
      "and Blatt [Physical Review],"
    ],
    "note": [
      "/www/us/en/silicon-innovations/moores-law-technology.html A Practical Architecture for Reliable Quantum Computers—Oskin, Mark; Chong,"
    ],
    "title": [
      "Chapter 7: Special-purpose and future architectures 12-Qubits Reached in Quantum Information Quest—[ScienceDaily",
      "14-Qubit Entanglement: Creation and Coherence—Monz",
      "3DANN-R Vector Image Processing System—[Irvine Sensors Corporation",
      "50 Years of Moore’s Law—[Intel Corporation"
    ],
    "type": null,
    "url": [
      "https://",
      "http://journals.aps.org/prl/abstract/10.1103/PhysRevLett.106.130506",
      "http://",
      "http://www.intel.com/content"
    ]
  },
  {
    "author": [
      {
        "family": "T.",
        "given": "Frederic"
      },
      {
        "family": "Chuang",
        "given": "Isaac L."
      }
    ],
    "date": [
      "2002-01"
    ],
    "genre": [
      "Steve [IBM THINK],"
    ],
    "publisher": [
      "IEEE Computer"
    ],
    "title": [
      "-Reliable-Quantum-Computers.pdf A Turning Point for Quantum Computing—Hamm"
    ],
    "type": null,
    "url": [
      "http://",
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "Dataflow Computing",
        "given": "Advanced Topics",
        "particle": "in"
      },
      {
        "family": "Multithreading—Gao",
        "given": "Guang R."
      },
      {
        "family": "Bic",
        "given": "Lubomir"
      },
      {
        "family": "Gaudiot",
        "given": "Jean-Luc"
      }
    ],
    "container-title": [
      "_09_16.htm Artificial Neural Network—[Wikipedia, the Free Encyclopedia], https:// en.wikipedia.org/wiki/Artificial_neural_network Axeon and Infineon Unveil Embedded Machine Learning System—[Design & Reuse S.A"
    ],
    "genre": [
      "[University of Surrey],"
    ],
    "note": [
      "-unveil-embedded-machine-learning-system.html Biological Computing Fundamentals and Futures—Akula, Balaji and Cusick, James [Wolters Kluwer Corporate Legal Services],",
      "Biological Transistor Enables Computing Within Living Cells, Study Says—Myers, Andrew [Stanford Medicine],"
    ],
    "title": [
      "miniSiteCd-IEEE_CS2.html AI–CS364 Fuzzy Logic Fuzzy Logic 3—Vrusias, Bogdan L",
      "-2006-dr-bogdan-l​-vrusias An Idiot’s Guide to Neural Networks—Bowles, Richard, http://bowles.byethost3​ .com/neural/neural.htm An Introduction to Neural Networks—Smith, Leslie [University of Stirling], http://www.cs.stir.ac.uk/~lss/NNIntro/InvSlides.html An Introduction to Quantum Computing—West, Jacob [California Institute of Technology"
    ],
    "type": "chapter",
    "url": [
      "http://www.wiley.com/WileyCDA/WileyTitle/pro",
      "http://www.docfoc.com/ai-cs364-fuzzy-logic-fuzzy-logic-3-03-rd-october",
      "http://www.cs.rice.edu/~taha/teaching/05F/210/news/2005",
      "http://www.design-reuse.com/news/10024/axeon-infineon",
      "http://arxiv.org/ftp",
      "https://med.stanford.edu/news"
    ]
  },
  {
    "citation-number": [
      "/all-news/2013/03/biological-transistor-enables-computing-within-living​"
    ],
    "editor": [
      {
        "family": "Mihai",
        "given": "Artigas"
      },
      {
        "family": "V.",
        "given": "Pedro"
      },
      {
        "family": "Goldstein",
        "given": "Seth Copen"
      }
    ],
    "note": [
      "Dataflow Architectures—Silc, Jurij [Jozef Stefan Institute],"
    ],
    "title": [
      "-cells-study-says.html Dataflow: A Complement to Superscalar—Budiu"
    ],
    "type": null,
    "url": [
      "http://www.cs.cmu.edu/~mihaib/research/ispass05.pdf",
      "http://csd.ijs.si"
    ]
  },
  {
    "author": [
      {
        "family": "Computers",
        "given": "Dataflow"
      },
      {
        "family": "History",
        "given": "Their"
      },
      {
        "family": "Future—Hurson",
        "given": "Ali R."
      },
      {
        "family": "Kavi",
        "given": "Krishna M."
      },
      {
        "family": "Architecture—Veen",
        "given": "Dataflow Machine"
      },
      {
        "family": "H",
        "given": "Arthur"
      },
      {
        "family": "Philip",
        "given": "Sibigtroth"
      },
      {
        "family": "Jim",
        "given": "von Altrock"
      },
      {
        "family": "Constantin"
      },
      {
        "family": "Konigbauer",
        "given": "Ralph"
      },
      {
        "family": "Logic",
        "given": "Fuzzy"
      },
      {
        "family": "Systems—Kantrowitz",
        "given": "Fuzzy Expert"
      },
      {
        "family": "Mark",
        "given": "Horstkotte"
      },
      {
        "family": "Erik"
      },
      {
        "family": "Joslyn",
        "given": "Cliff"
      }
    ],
    "container-title": [
      ".html Fuzzy Logic and Neural Nets: Still Viable After All These Years?—Prophet",
      "J. C. [IEEE Transactions on Fuzzy Systems",
      "IEEE Transactions on Computers",
      "May"
    ],
    "issue": [
      "4]",
      "1]",
      "3]"
    ],
    "location": [
      "Malaysia"
    ],
    "note": [
      "Graham [EDN.com],",
      "-logic-and​-neural-nets-still-viable-after-all-these-years-Fuzzy Logic Design: Methodology, Standards, and Tools—von Altrock, Constantin [EE Times], http://www.fuzzytech.com/e/e_a_eet.html Fuzzy Logic for “Just Plain Folks”—Sowell, Thomas,",
      "trule.com/pages/fuzzy.htm Fuzzy Logic Microcontroller Implementation for DC Motor Speed Control—Tipsuwan, Yodyium and Chow, Mo-Yuen [North Carolina State University],",
      "Fuzzy Logic Resources—[Byte Craft Limited], http://www.bytecraft.com​ /Fuzzy_Logic_Resources Fuzzy Logic Toolbox: Dinner for Two, Reprise—[The MathWorks, Inc.],",
      "Gordon Moore Predicts 10 More Years for Moore’s Law—Poeter, Damon [PC Magazine], http://www.pcmag.com/article2/0,2817,2484098,00.asp Home—David Deutsch [University of Oxford],"
    ],
    "publisher": [
      "University of Technology"
    ],
    "title": [
      "Wiley Encyclopedia of Computer Science and Engineering",
      "Center for Mathematics and Computer Science—ACM Surveys",
      "Demonstration Model of fuzzyTECH Implementation on Motorola 68HC12 MCU—Drake",
      "Inc./Inform Software Corporation",
      "/e/e_a_mot.html Editorial: Fuzzy Models-What Are They, and Why?—Bezdek",
      "/publication/224259085_Fuzzy_models-What_are_they_and_why_Editorial Executing a Program on the MIT Tagged-Token Dataflow Architecture—Arvind and Nikhil, Rishiyur S",
      "/faqs​/fuzzy-logic/part1/ Fuzzy Estimation Tutorial—[Electronics Now",
      ".com/fuzzyestimationtutorial.htm Fuzzy Expert System for Navigation Control—Hoe, Koay Kah",
      "Fuzzy Logic in Knowledge Builder—[XpertRule Software Ltd"
    ],
    "type": "article-journal",
    "url": [
      "http://csrl",
      "http://web.cecs.pdx.edu",
      "http://www.fuzzytech",
      "https://www.researchgate.net",
      "http://pages.cs.wisc.edu/~isca2005/ttda.pdf",
      "http://www.faqs.org",
      "http://www.fuzzysys",
      "http://www.geocities.ws/kh_koay/khkoay_project",
      "http://www.edn.com/design/systems-design/4331487/Fuzzy",
      "https://web.fe.up",
      "http://www.xper",
      "http://www4.ncsu.edu/~chow/Publication_folder/Conference_paper",
      "http://",
      "http://www.daviddeutsch.org.uk/"
    ],
    "volume": [
      "18",
      "1",
      "39",
      "1996"
    ]
  },
  {
    "author": [
      {
        "family": "Work—Bonsor",
        "given": "How Quantum Computers"
      },
      {
        "given": "Kevin"
      },
      {
        "family": "Strickland",
        "given": "Jonathan"
      }
    ],
    "container-title": [
      "If the End of Moore’s Law Is Near, What’s Next?—Wladawsky-Berger, Irving [The CIO Report–Wall Street Journal",
      "Neural Network Chip: Patented Parallel Architecture—[General Vision Inc"
    ],
    "note": [
      "Michael [Intersect360 Research/top500.org],",
      "/pressroom/kits/events/moores_law_40th/ Moore’s Law Is 40—Oates, John [The Register], http://www.theregister.co.uk​ /2005/04/13/moores​_law_forty/ Moore’s Law Keeps Going, Defying Expectations—Sneed, Annie [Scientific American], http://www.scientificamerican.com/article/moore-s-law-keeps​ -going​-defying-expectations/ Moore’s Law Really Is Dead This Time—Bright, Peter [Ars Technica],",
      "-dead-this​-time/ Moore’s Law: The Rule That Really Matters in Tech—Shankland, Stephen [CNET],",
      "Neural Networks in Hardware: A Survey—Liao, Yihua [University of California, Davis],",
      "Neuron Basics—AnimatLab [NeuroRobotic Technologies LLC],",
      "-Simulation-Plug-ins/Firing-Rate-Neural-Plug-in/Neuron-Basics NNW in HEP: Hardware—Lindsey, Clark S.; Denby, Bruce; and Lindblad, Thomas [Royal Institute of Technology, Sweden], http://neuralnets.web.cern.ch​ /NeuralNets/nnwInHepHard.html Oxford Quantum [Oxford University],"
    ],
    "title": [
      "puter.htm IBM Unveils a ‘Brain-Like’ Chip With 4,000 Processor Cores—[WIRED Magazine",
      "-4000-processor​-cores/ IBM’s Test-Tube Quantum Computer Makes History—[IBM Corporation",
      "/if-the-end-of-moores-law-is-near-whats-next/ Intel Fuzzy Logic Tool Simplifies ABS Design—[Intel Corporation",
      "Introducing Qualcomm Zeroth Processors: Brain-Inspired Computing—[Qualcomm Technologies Inc",
      "/introducing-qualcomm-zeroth-processors-brain-inspired-computing Introduction to Artificial Neural Networks, Part 1—Jacobson, Lee [The Project Spot",
      "cial-neural-networks-part​-1/7 Life Beyond Moore’s Law—Feldman",
      "Light-speed Computing Now Only Months Away—[Optalysys",
      ".com/light-speed-computing-now-only-months-away/ Model Extremely Complex Functions, Neural Networks—[Dell Software",
      "Moore’s Law 40th Anniversary—[Intel Corporation"
    ],
    "type": "article-journal",
    "url": [
      "http://computer.howstuffworks.com/quantum-com",
      "http://www.wired.com/2014/08/ibm-unveils-a-brain-like-chip-with",
      "https://",
      "http://blogs.wsj.com/cio/2015/08/07",
      "http://notes",
      "https://www.qualcomm.com/news/onq/2013/10/10",
      "http://www.theprojectspot.com/tutorial-post/introduction-to-artifi",
      "http://www.top500.org/blog/life-beyond-moores-law/",
      "http://optalysys",
      "http://",
      "http://www.intel.com",
      "http://",
      "http://www.cnet.com/news/moores-law-the-rule-that-really-matters-in",
      "http://general-vision.com/cm1k/",
      "http://apt.cs.manchester.ac.uk/intranet/csonly/nn/NNHSurvey",
      "http://ani",
      "http://oxfordquantum.org/"
    ]
  },
  {
    "author": [
      {
        "family": "Architectures—Manzke",
        "given": "Parallel Processing"
      },
      {
        "given": "Michael"
      },
      {
        "family": "Multi-ring Dataflow Machine—Barahona",
        "given": "Processor Allocation",
        "particle": "in a"
      },
      {
        "given": "Pedro"
      },
      {
        "family": "Gurd",
        "given": "John R."
      }
    ],
    "container-title": [
      ". economist.com/blogs/economist-explains/2015/04/economist​ -explains-17 The End of Moore’s Law—BottleRocket [Kuro5hin.org",
      ".technologyreview.com/featuredstory/400710/the-end-of-moores-law/ The FIRE Neural Network Project—Furber, Steve [University of Manchester], http://apt.cs.manchester.ac.uk/projects/fire/ The Future of CPUs in Brief—Essex",
      "The Bridge"
    ],
    "genre": [
      "Eric [Princeton University],",
      "[MIT Technology Review],"
    ],
    "issue": [
      "4]",
      "1]"
    ],
    "note": [
      "David [TechnologyReview.com], http://www​ .technologyreview.com/news/401342/the-future-of-cpus-in-brief/?p=0 The Manchester Prototype Dataflow Computer—Gurd, J. R.; Kirkham, C. C.; and Watson, I. [Communications of the ACM,"
    ],
    "title": [
      "/science/article/pii/0743731586900183 Programmable Cells: Engineer Turns Bacteria Into Living Computers—Quinones",
      "_releases/2005-04/pu​-pce042505.php Quantum Computing—[Wikipedia, the Free Encyclopedia",
      ".org/wiki/Quantum_computing Quantum Leap: IBM Scientists Lay the Foundations for a Practical, Scalable Quantum Computer–Borghino, Dario [gizmag.com",
      ".com/quantum-computer-error-correction/37249/ RSA Encryption: Keeping the Internet Secure—Blanda, Stephanie [AMS Graduate Student Blog",
      ".eq9kK4i0.dpbs Scalable Quantum Computing Using Solid-State Devices—Kane, Bruce [National Academy of Engineering",
      "/Publications/Bridge/ExpandingFrontiersofEngineering7308/ScalableQua ntumComputingUsingSolid-StateDevices.aspx Scheduling Dynamic Dataflow Graphs With Bounded Memory Using The Token Flow Model—Buck, Joseph Tobin [University of California at Berkeley",
      "/thesis.pdf STMicroelectronics Introduces a New Family of Microcontrollers—[Anglia Components Ltd",
      "Synapse—Jones, Paul [Multiple Sclerosis Information Trust",
      "-sclerosis.org/synapse.html The D-Wave 2X System—[D-Wave Systems",
      "-wave​-two​-system The Economist Explains: The End of Moore’s Law—[The Economist",
      ".org/story/2005/4/19/202244/053 The End of Moore’s Law?—Mann, Charles C",
      "The WaveScalar Instruction Set—[University of Washington",
      ".cs​.washington.edu/wavescalar.shtml Thinking Like a Human: Computer Technology—[National Aeronautics and Space Administration"
    ],
    "type": "article-journal",
    "url": [
      "https://www.cs.tcd.ie/Michael.Manzke/3ba5/3BA5_third_lecture.pdf",
      "http://www.sciencedirect.com",
      "http://www.eurekalert.org/pub",
      "https://en.wikipedia",
      "http://www.gizmag",
      "http://blogs.ams.org/mathgradblog/2014/03/30/rsa/#sthash",
      "http://www.nae.edu",
      "http://ptolemy.eecs.berkeley.edu/publications/papers/93/jbuckThesis",
      "http://www.anglia.com/newsarchive/pdfs/434.pdf",
      "http://www.mult",
      "http://www.dwavesys.com/d",
      "http://",
      "http://www.kuro5hin",
      "http://www",
      "https://courses",
      "http://wavescalar",
      "https://spinoff.nasa.gov/spinoff1999/ct1.htm"
    ],
    "volume": [
      "32",
      "28"
    ]
  },
  {
    "container-title": [
      ".watson.ibm.com/researcher/view_group.php?id=138 Lecture Notes: Computer System Architecture—Arvind and Emer [MIT Open​ CourseWare], http://ocw.mit.edu/courses/electrical-engineering-and-com​ puter​-science/6-823-computer-system-architecture-fall-2005/lecture-notes/ WWW Computer Architecture Page—Hower"
    ],
    "director": [
      {
        "family": "Derek",
        "given": "Yen"
      },
      {
        "family": "Luke",
        "given": "Xu"
      },
      {
        "family": "Min",
        "given": "Martin"
      },
      {
        "family": "Milo",
        "given": "Burger"
      },
      {
        "given": "Doug"
      }
    ],
    "genre": [
      "[Prentice Hall],"
    ],
    "note": [
      "/html​/ca_preface.html Course: CS301: Computer Architecture—[Saylor Academy],",
      "John [The CPU Shack], http://www.cpushack.com/CPU/cpu.html IBM Research: Computer Architecture—[IBM Corporation],"
    ],
    "publisher": [
      "and Hill, Mark [University of Wisconsin-Madison​ /University of Pennsylvania/University of Texas at Austin"
    ],
    "title": [
      "Computer Architecture—[Wikipedia, the Free Encyclopedia",
      ".org/wiki/Computer_architecture Computer Architecture and Organization Notes—Kumar, Vasantha",
      "-and-answers-1/85478771-coa-141403-and-cs2253-questions-and-answers​ .pdf Computer Architecture Educational Tools—Koren, Israel [University of Massachusetts, Amherst], http://www.ecs.umass.edu/ece/koren/architecture/ Computer Architecture: Single and Parallel Systems—Zargham, Mehdi R",
      "Computer Architecture: The Anatomy of Modern Processors—Morris, John [Uni­ versity of Western Australia",
      ".org/course/cs301 Great Microprocessors of the Past and Present—Bayko",
      ".cs.wisc.edu/~arch/www/ Index Page numbers followed by f and t indicate figures and tables, respectively"
    ],
    "type": "chapter",
    "url": [
      "https://en.wikipedia",
      "http://www",
      "http://prenhall.com/books/esm_0130106615.html",
      "https://www.cs.auckland.ac.nz/~jmor159/363",
      "https://learn.saylor",
      "http://researcher",
      "http://www"
    ]
  },
  {
    "author": [
      {
        "family": "Air",
        "given": "MacBook"
      }
    ],
    "container-title": [
      "register sets and"
    ],
    "date": [
      "26 overview, 111, 112f Macintosh"
    ],
    "pages": [
      "33–34",
      "130"
    ],
    "type": "article-journal",
    "volume": [
      "11",
      "129"
    ]
  },
  {
    "note": [
      "159f, 160f office applications software, floating-point numbers, use, 151–152 development of, 11 floating-point representation, 152–158, quantum computers, 382–386 154f, 157f, 157t"
    ],
    "pages": [
      "310 158–160,"
    ],
    "title": [
      "Applicability, of computer systems, 26–27 third generation computer system, 8 Application programming interfaces von Neumann machine, 21–22, 22f (APIs), graphics, 289 Arithmetic pipelines, 189–192, 190f, 191f Applications Arithmetic with real numbers, 151–160 fuzzy logic architectures, 378–379 floating-point arithmetic hardware, multicomputer systems"
    ],
    "type": null
  },
  {
    "container-title": [
      "functional unit status"
    ],
    "note": [
      "instruction status table, 211–212, 214t Cooperative processing, defined, 279"
    ],
    "pages": [
      "210–217 173–174,",
      "213 168"
    ],
    "title": [
      "Control hazards, defined, 196 μPC, 170–171 Controlling, instruction unit pipelines, two-level (nanoprogramming",
      "174f CDB, 215–217, 216f vertical, 172–173, 173f data forwarding overview, 111, 160–161 defined, 210 simple example machine, 161–166, 161f, mechanism, 217 162f, 163f, 164f destination register status, 211, 212, 214t Conventional control unit, 166–168, 167f"
    ],
    "type": "article-journal",
    "volume": [
      "211"
    ]
  },
  {
    "author": [
      {
        "literal": "real-world I/O example, USB"
      }
    ],
    "note": [
      "194t RS-232 serial ports and parallel branch prediction, 198–203, 201f, 203f printer ports, 267 dynamic, 199–200 tiered star topology, 268–269, 268f multiple prefetch approach, 203 token, data, and handshake packets, nonbranching instructions, 200"
    ],
    "title": [
      "267–274 machine language instructions, 112–114, bulk data transfers, 271 113f, 114f connectors, classes of, 269, 269f memory-register vs. load-store data signaling rates, 270–271, 271t architectures, 123–126 data transmission, 269–270, 270f number of operands per instruction, detached condition, 270 121–123 enumeration, process of, 271–272 overview, 111, 112 interrupt data transfers, 271 Instruction status table, 211–212, 214t introduction of USB, 267 Instruction unit pipelines, 189, 192–217 isochronous data transfers, 271 basics, 193–195, 194f"
    ],
    "type": null
  },
  {
    "note": [
      "312 Multiprocessor systems node connection degree, 318, 318f overview, 280–281, 282f static and dynamic networks, 315–316 SIMD machines, 280–281, 283, 284,"
    ],
    "title": [
      "Operation, of interconnection networks, overview, 340 312–322 recirculating networks, 344–345, 345f centralized control vs. distributed Flynn’s classifications, computer control, 316 systems, 280–311 circuit switching vs. packet switching, GPU computing, 288–292, 290f 312–315, 313f, 314f MIMD machines, 281, 292–293, 293f, communication distance and diameter, 308, 308f 318–319, 319f MISD machines, 281 cost, performance, expandability, and multicomputer systems, 308–311, 308f fault tolerance, 319–322 multiprocessor systems, see master and slave nodes"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "defined"
      }
    ],
    "pages": [
      "100 325–340"
    ],
    "title": [
      "94 static interconnection networks, starting address"
    ],
    "type": null
  },
  {
    "note": [
      "star networks, 326–327, 326f crossbar switch, 340–344, 341f, 342f, torus and illiac networks, 329–332, 343f, 344f 330f, 331f, 332f multistage networks, 346–351; see tree and fat tree networks, 327–328, also Multistage networks 327f, 328f 432 Index"
    ],
    "pages": [
      "339 340–351"
    ],
    "title": [
      "Paging, segmentation with, 100–101, 101f hypercube networks, 332–334, 333f, Papert, Seymour, 367 334f Paragon, 309 linear and ring topologies, 325–326, Parallel and high-performance systems, 325f 279–352 nearest-neighbor mesh, 328–329, 329f defined, 279 overview, 325 dynamic interconnection networks, routing"
    ],
    "type": null,
    "volume": [
      "334–340, 336f, 337f, 338f"
    ]
  }
]
