#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d26a00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d26b90 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1d192d0 .functor NOT 1, L_0x1d75530, C4<0>, C4<0>, C4<0>;
L_0x1d75310 .functor XOR 2, L_0x1d751b0, L_0x1d75270, C4<00>, C4<00>;
L_0x1d75420 .functor XOR 2, L_0x1d75310, L_0x1d75380, C4<00>, C4<00>;
v0x1d70b80_0 .net *"_ivl_10", 1 0, L_0x1d75380;  1 drivers
v0x1d70c80_0 .net *"_ivl_12", 1 0, L_0x1d75420;  1 drivers
v0x1d70d60_0 .net *"_ivl_2", 1 0, L_0x1d73f40;  1 drivers
v0x1d70e20_0 .net *"_ivl_4", 1 0, L_0x1d751b0;  1 drivers
v0x1d70f00_0 .net *"_ivl_6", 1 0, L_0x1d75270;  1 drivers
v0x1d71030_0 .net *"_ivl_8", 1 0, L_0x1d75310;  1 drivers
v0x1d71110_0 .net "a", 0 0, v0x1d6daf0_0;  1 drivers
v0x1d711b0_0 .net "b", 0 0, v0x1d6db90_0;  1 drivers
v0x1d71250_0 .net "c", 0 0, v0x1d6dc30_0;  1 drivers
v0x1d712f0_0 .var "clk", 0 0;
v0x1d71390_0 .net "d", 0 0, v0x1d6dd70_0;  1 drivers
v0x1d71430_0 .net "out_pos_dut", 0 0, L_0x1d75030;  1 drivers
v0x1d714d0_0 .net "out_pos_ref", 0 0, L_0x1d72a00;  1 drivers
v0x1d71570_0 .net "out_sop_dut", 0 0, L_0x1d73960;  1 drivers
v0x1d71610_0 .net "out_sop_ref", 0 0, L_0x1d482a0;  1 drivers
v0x1d716b0_0 .var/2u "stats1", 223 0;
v0x1d71750_0 .var/2u "strobe", 0 0;
v0x1d717f0_0 .net "tb_match", 0 0, L_0x1d75530;  1 drivers
v0x1d718c0_0 .net "tb_mismatch", 0 0, L_0x1d192d0;  1 drivers
v0x1d71960_0 .net "wavedrom_enable", 0 0, v0x1d6e040_0;  1 drivers
v0x1d71a30_0 .net "wavedrom_title", 511 0, v0x1d6e0e0_0;  1 drivers
L_0x1d73f40 .concat [ 1 1 0 0], L_0x1d72a00, L_0x1d482a0;
L_0x1d751b0 .concat [ 1 1 0 0], L_0x1d72a00, L_0x1d482a0;
L_0x1d75270 .concat [ 1 1 0 0], L_0x1d75030, L_0x1d73960;
L_0x1d75380 .concat [ 1 1 0 0], L_0x1d72a00, L_0x1d482a0;
L_0x1d75530 .cmp/eeq 2, L_0x1d73f40, L_0x1d75420;
S_0x1d26d20 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1d26b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d196b0 .functor AND 1, v0x1d6dc30_0, v0x1d6dd70_0, C4<1>, C4<1>;
L_0x1d19a90 .functor NOT 1, v0x1d6daf0_0, C4<0>, C4<0>, C4<0>;
L_0x1d19e70 .functor NOT 1, v0x1d6db90_0, C4<0>, C4<0>, C4<0>;
L_0x1d1a0f0 .functor AND 1, L_0x1d19a90, L_0x1d19e70, C4<1>, C4<1>;
L_0x1d316a0 .functor AND 1, L_0x1d1a0f0, v0x1d6dc30_0, C4<1>, C4<1>;
L_0x1d482a0 .functor OR 1, L_0x1d196b0, L_0x1d316a0, C4<0>, C4<0>;
L_0x1d71e80 .functor NOT 1, v0x1d6db90_0, C4<0>, C4<0>, C4<0>;
L_0x1d71ef0 .functor OR 1, L_0x1d71e80, v0x1d6dd70_0, C4<0>, C4<0>;
L_0x1d72000 .functor AND 1, v0x1d6dc30_0, L_0x1d71ef0, C4<1>, C4<1>;
L_0x1d720c0 .functor NOT 1, v0x1d6daf0_0, C4<0>, C4<0>, C4<0>;
L_0x1d72190 .functor OR 1, L_0x1d720c0, v0x1d6db90_0, C4<0>, C4<0>;
L_0x1d72200 .functor AND 1, L_0x1d72000, L_0x1d72190, C4<1>, C4<1>;
L_0x1d72380 .functor NOT 1, v0x1d6db90_0, C4<0>, C4<0>, C4<0>;
L_0x1d723f0 .functor OR 1, L_0x1d72380, v0x1d6dd70_0, C4<0>, C4<0>;
L_0x1d72310 .functor AND 1, v0x1d6dc30_0, L_0x1d723f0, C4<1>, C4<1>;
L_0x1d72580 .functor NOT 1, v0x1d6daf0_0, C4<0>, C4<0>, C4<0>;
L_0x1d72680 .functor OR 1, L_0x1d72580, v0x1d6dd70_0, C4<0>, C4<0>;
L_0x1d72740 .functor AND 1, L_0x1d72310, L_0x1d72680, C4<1>, C4<1>;
L_0x1d728f0 .functor XNOR 1, L_0x1d72200, L_0x1d72740, C4<0>, C4<0>;
v0x1d18c00_0 .net *"_ivl_0", 0 0, L_0x1d196b0;  1 drivers
v0x1d19000_0 .net *"_ivl_12", 0 0, L_0x1d71e80;  1 drivers
v0x1d193e0_0 .net *"_ivl_14", 0 0, L_0x1d71ef0;  1 drivers
v0x1d197c0_0 .net *"_ivl_16", 0 0, L_0x1d72000;  1 drivers
v0x1d19ba0_0 .net *"_ivl_18", 0 0, L_0x1d720c0;  1 drivers
v0x1d19f80_0 .net *"_ivl_2", 0 0, L_0x1d19a90;  1 drivers
v0x1d1a200_0 .net *"_ivl_20", 0 0, L_0x1d72190;  1 drivers
v0x1d6c060_0 .net *"_ivl_24", 0 0, L_0x1d72380;  1 drivers
v0x1d6c140_0 .net *"_ivl_26", 0 0, L_0x1d723f0;  1 drivers
v0x1d6c220_0 .net *"_ivl_28", 0 0, L_0x1d72310;  1 drivers
v0x1d6c300_0 .net *"_ivl_30", 0 0, L_0x1d72580;  1 drivers
v0x1d6c3e0_0 .net *"_ivl_32", 0 0, L_0x1d72680;  1 drivers
v0x1d6c4c0_0 .net *"_ivl_36", 0 0, L_0x1d728f0;  1 drivers
L_0x7f2fab33c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d6c580_0 .net *"_ivl_38", 0 0, L_0x7f2fab33c018;  1 drivers
v0x1d6c660_0 .net *"_ivl_4", 0 0, L_0x1d19e70;  1 drivers
v0x1d6c740_0 .net *"_ivl_6", 0 0, L_0x1d1a0f0;  1 drivers
v0x1d6c820_0 .net *"_ivl_8", 0 0, L_0x1d316a0;  1 drivers
v0x1d6c900_0 .net "a", 0 0, v0x1d6daf0_0;  alias, 1 drivers
v0x1d6c9c0_0 .net "b", 0 0, v0x1d6db90_0;  alias, 1 drivers
v0x1d6ca80_0 .net "c", 0 0, v0x1d6dc30_0;  alias, 1 drivers
v0x1d6cb40_0 .net "d", 0 0, v0x1d6dd70_0;  alias, 1 drivers
v0x1d6cc00_0 .net "out_pos", 0 0, L_0x1d72a00;  alias, 1 drivers
v0x1d6ccc0_0 .net "out_sop", 0 0, L_0x1d482a0;  alias, 1 drivers
v0x1d6cd80_0 .net "pos0", 0 0, L_0x1d72200;  1 drivers
v0x1d6ce40_0 .net "pos1", 0 0, L_0x1d72740;  1 drivers
L_0x1d72a00 .functor MUXZ 1, L_0x7f2fab33c018, L_0x1d72200, L_0x1d728f0, C4<>;
S_0x1d6cfc0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1d26b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1d6daf0_0 .var "a", 0 0;
v0x1d6db90_0 .var "b", 0 0;
v0x1d6dc30_0 .var "c", 0 0;
v0x1d6dcd0_0 .net "clk", 0 0, v0x1d712f0_0;  1 drivers
v0x1d6dd70_0 .var "d", 0 0;
v0x1d6de60_0 .var/2u "fail", 0 0;
v0x1d6df00_0 .var/2u "fail1", 0 0;
v0x1d6dfa0_0 .net "tb_match", 0 0, L_0x1d75530;  alias, 1 drivers
v0x1d6e040_0 .var "wavedrom_enable", 0 0;
v0x1d6e0e0_0 .var "wavedrom_title", 511 0;
E_0x1d25370/0 .event negedge, v0x1d6dcd0_0;
E_0x1d25370/1 .event posedge, v0x1d6dcd0_0;
E_0x1d25370 .event/or E_0x1d25370/0, E_0x1d25370/1;
S_0x1d6d2f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1d6cfc0;
 .timescale -12 -12;
v0x1d6d530_0 .var/2s "i", 31 0;
E_0x1d25210 .event posedge, v0x1d6dcd0_0;
S_0x1d6d630 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1d6cfc0;
 .timescale -12 -12;
v0x1d6d830_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d6d910 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1d6cfc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d6e2c0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1d26b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d72bb0 .functor NOT 1, v0x1d6daf0_0, C4<0>, C4<0>, C4<0>;
L_0x1d72c40 .functor NOT 1, v0x1d6db90_0, C4<0>, C4<0>, C4<0>;
L_0x1d72de0 .functor AND 1, L_0x1d72bb0, L_0x1d72c40, C4<1>, C4<1>;
L_0x1d72ef0 .functor AND 1, L_0x1d72de0, v0x1d6dc30_0, C4<1>, C4<1>;
L_0x1d730f0 .functor NOT 1, v0x1d6dd70_0, C4<0>, C4<0>, C4<0>;
L_0x1d73270 .functor AND 1, L_0x1d72ef0, L_0x1d730f0, C4<1>, C4<1>;
L_0x1d733c0 .functor NOT 1, v0x1d6daf0_0, C4<0>, C4<0>, C4<0>;
L_0x1d73540 .functor AND 1, L_0x1d733c0, v0x1d6db90_0, C4<1>, C4<1>;
L_0x1d73650 .functor AND 1, L_0x1d73540, v0x1d6dc30_0, C4<1>, C4<1>;
L_0x1d73710 .functor AND 1, L_0x1d73650, v0x1d6dd70_0, C4<1>, C4<1>;
L_0x1d73830 .functor OR 1, L_0x1d73270, L_0x1d73710, C4<0>, C4<0>;
L_0x1d738f0 .functor AND 1, v0x1d6daf0_0, v0x1d6db90_0, C4<1>, C4<1>;
L_0x1d739d0 .functor AND 1, L_0x1d738f0, v0x1d6dc30_0, C4<1>, C4<1>;
L_0x1d73a90 .functor AND 1, L_0x1d739d0, v0x1d6dd70_0, C4<1>, C4<1>;
L_0x1d73960 .functor OR 1, L_0x1d73830, L_0x1d73a90, C4<0>, C4<0>;
L_0x1d73cc0 .functor OR 1, v0x1d6daf0_0, v0x1d6db90_0, C4<0>, C4<0>;
L_0x1d73dc0 .functor OR 1, L_0x1d73cc0, v0x1d6dc30_0, C4<0>, C4<0>;
L_0x1d73e80 .functor OR 1, L_0x1d73dc0, v0x1d6dd70_0, C4<0>, C4<0>;
L_0x1d73fe0 .functor OR 1, v0x1d6daf0_0, v0x1d6db90_0, C4<0>, C4<0>;
L_0x1d74050 .functor NOT 1, v0x1d6dc30_0, C4<0>, C4<0>, C4<0>;
L_0x1d74170 .functor OR 1, L_0x1d73fe0, L_0x1d74050, C4<0>, C4<0>;
L_0x1d74280 .functor NOT 1, v0x1d6dd70_0, C4<0>, C4<0>, C4<0>;
L_0x1d743b0 .functor OR 1, L_0x1d74170, L_0x1d74280, C4<0>, C4<0>;
L_0x1d744c0 .functor AND 1, L_0x1d73e80, L_0x1d743b0, C4<1>, C4<1>;
L_0x1d746a0 .functor NOT 1, v0x1d6db90_0, C4<0>, C4<0>, C4<0>;
L_0x1d74710 .functor OR 1, v0x1d6daf0_0, L_0x1d746a0, C4<0>, C4<0>;
L_0x1d748b0 .functor OR 1, L_0x1d74710, v0x1d6dc30_0, C4<0>, C4<0>;
L_0x1d74970 .functor OR 1, L_0x1d748b0, v0x1d6dd70_0, C4<0>, C4<0>;
L_0x1d74b20 .functor AND 1, L_0x1d744c0, L_0x1d74970, C4<1>, C4<1>;
L_0x1d74c30 .functor AND 1, v0x1d6daf0_0, v0x1d6db90_0, C4<1>, C4<1>;
L_0x1d74da0 .functor AND 1, L_0x1d74c30, v0x1d6dc30_0, C4<1>, C4<1>;
L_0x1d74e60 .functor AND 1, L_0x1d74da0, v0x1d6dd70_0, C4<1>, C4<1>;
L_0x1d75030 .functor OR 1, L_0x1d74b20, L_0x1d74e60, C4<0>, C4<0>;
v0x1d6e480_0 .net *"_ivl_0", 0 0, L_0x1d72bb0;  1 drivers
v0x1d6e560_0 .net *"_ivl_10", 0 0, L_0x1d73270;  1 drivers
v0x1d6e640_0 .net *"_ivl_12", 0 0, L_0x1d733c0;  1 drivers
v0x1d6e730_0 .net *"_ivl_14", 0 0, L_0x1d73540;  1 drivers
v0x1d6e810_0 .net *"_ivl_16", 0 0, L_0x1d73650;  1 drivers
v0x1d6e940_0 .net *"_ivl_18", 0 0, L_0x1d73710;  1 drivers
v0x1d6ea20_0 .net *"_ivl_2", 0 0, L_0x1d72c40;  1 drivers
v0x1d6eb00_0 .net *"_ivl_20", 0 0, L_0x1d73830;  1 drivers
v0x1d6ebe0_0 .net *"_ivl_22", 0 0, L_0x1d738f0;  1 drivers
v0x1d6ed50_0 .net *"_ivl_24", 0 0, L_0x1d739d0;  1 drivers
v0x1d6ee30_0 .net *"_ivl_26", 0 0, L_0x1d73a90;  1 drivers
v0x1d6ef10_0 .net *"_ivl_30", 0 0, L_0x1d73cc0;  1 drivers
v0x1d6eff0_0 .net *"_ivl_32", 0 0, L_0x1d73dc0;  1 drivers
v0x1d6f0d0_0 .net *"_ivl_34", 0 0, L_0x1d73e80;  1 drivers
v0x1d6f1b0_0 .net *"_ivl_36", 0 0, L_0x1d73fe0;  1 drivers
v0x1d6f290_0 .net *"_ivl_38", 0 0, L_0x1d74050;  1 drivers
v0x1d6f370_0 .net *"_ivl_4", 0 0, L_0x1d72de0;  1 drivers
v0x1d6f560_0 .net *"_ivl_40", 0 0, L_0x1d74170;  1 drivers
v0x1d6f640_0 .net *"_ivl_42", 0 0, L_0x1d74280;  1 drivers
v0x1d6f720_0 .net *"_ivl_44", 0 0, L_0x1d743b0;  1 drivers
v0x1d6f800_0 .net *"_ivl_46", 0 0, L_0x1d744c0;  1 drivers
v0x1d6f8e0_0 .net *"_ivl_48", 0 0, L_0x1d746a0;  1 drivers
v0x1d6f9c0_0 .net *"_ivl_50", 0 0, L_0x1d74710;  1 drivers
v0x1d6faa0_0 .net *"_ivl_52", 0 0, L_0x1d748b0;  1 drivers
v0x1d6fb80_0 .net *"_ivl_54", 0 0, L_0x1d74970;  1 drivers
v0x1d6fc60_0 .net *"_ivl_56", 0 0, L_0x1d74b20;  1 drivers
v0x1d6fd40_0 .net *"_ivl_58", 0 0, L_0x1d74c30;  1 drivers
v0x1d6fe20_0 .net *"_ivl_6", 0 0, L_0x1d72ef0;  1 drivers
v0x1d6ff00_0 .net *"_ivl_60", 0 0, L_0x1d74da0;  1 drivers
v0x1d6ffe0_0 .net *"_ivl_62", 0 0, L_0x1d74e60;  1 drivers
v0x1d700c0_0 .net *"_ivl_8", 0 0, L_0x1d730f0;  1 drivers
v0x1d701a0_0 .net "a", 0 0, v0x1d6daf0_0;  alias, 1 drivers
v0x1d70240_0 .net "b", 0 0, v0x1d6db90_0;  alias, 1 drivers
v0x1d70540_0 .net "c", 0 0, v0x1d6dc30_0;  alias, 1 drivers
v0x1d70630_0 .net "d", 0 0, v0x1d6dd70_0;  alias, 1 drivers
v0x1d70720_0 .net "out_pos", 0 0, L_0x1d75030;  alias, 1 drivers
v0x1d707e0_0 .net "out_sop", 0 0, L_0x1d73960;  alias, 1 drivers
S_0x1d70960 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1d26b90;
 .timescale -12 -12;
E_0x1d0e9f0 .event anyedge, v0x1d71750_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d71750_0;
    %nor/r;
    %assign/vec4 v0x1d71750_0, 0;
    %wait E_0x1d0e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d6cfc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d6de60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d6df00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d6cfc0;
T_4 ;
    %wait E_0x1d25370;
    %load/vec4 v0x1d6dfa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d6de60_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d6cfc0;
T_5 ;
    %wait E_0x1d25210;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d6dd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6dc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6db90_0, 0;
    %assign/vec4 v0x1d6daf0_0, 0;
    %wait E_0x1d25210;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d6dd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6dc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6db90_0, 0;
    %assign/vec4 v0x1d6daf0_0, 0;
    %wait E_0x1d25210;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d6dd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6dc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6db90_0, 0;
    %assign/vec4 v0x1d6daf0_0, 0;
    %wait E_0x1d25210;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d6dd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6dc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6db90_0, 0;
    %assign/vec4 v0x1d6daf0_0, 0;
    %wait E_0x1d25210;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d6dd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6dc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6db90_0, 0;
    %assign/vec4 v0x1d6daf0_0, 0;
    %wait E_0x1d25210;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d6dd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6dc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6db90_0, 0;
    %assign/vec4 v0x1d6daf0_0, 0;
    %wait E_0x1d25210;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d6dd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6dc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6db90_0, 0;
    %assign/vec4 v0x1d6daf0_0, 0;
    %wait E_0x1d25210;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d6dd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6dc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6db90_0, 0;
    %assign/vec4 v0x1d6daf0_0, 0;
    %wait E_0x1d25210;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d6dd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6dc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6db90_0, 0;
    %assign/vec4 v0x1d6daf0_0, 0;
    %wait E_0x1d25210;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d6dd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6dc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6db90_0, 0;
    %assign/vec4 v0x1d6daf0_0, 0;
    %wait E_0x1d25210;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d6dd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6dc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6db90_0, 0;
    %assign/vec4 v0x1d6daf0_0, 0;
    %wait E_0x1d25210;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d6dd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6dc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6db90_0, 0;
    %assign/vec4 v0x1d6daf0_0, 0;
    %wait E_0x1d25210;
    %load/vec4 v0x1d6de60_0;
    %store/vec4 v0x1d6df00_0, 0, 1;
    %fork t_1, S_0x1d6d2f0;
    %jmp t_0;
    .scope S_0x1d6d2f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d6d530_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1d6d530_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1d25210;
    %load/vec4 v0x1d6d530_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d6dd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6dc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6db90_0, 0;
    %assign/vec4 v0x1d6daf0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d6d530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d6d530_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1d6cfc0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d25370;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d6dd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6dc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6db90_0, 0;
    %assign/vec4 v0x1d6daf0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1d6de60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1d6df00_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1d26b90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d712f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d71750_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1d26b90;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d712f0_0;
    %inv;
    %store/vec4 v0x1d712f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1d26b90;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d6dcd0_0, v0x1d718c0_0, v0x1d71110_0, v0x1d711b0_0, v0x1d71250_0, v0x1d71390_0, v0x1d71610_0, v0x1d71570_0, v0x1d714d0_0, v0x1d71430_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1d26b90;
T_9 ;
    %load/vec4 v0x1d716b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1d716b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d716b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1d716b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1d716b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d716b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1d716b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d716b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d716b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d716b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1d26b90;
T_10 ;
    %wait E_0x1d25370;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d716b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d716b0_0, 4, 32;
    %load/vec4 v0x1d717f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1d716b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d716b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d716b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d716b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1d71610_0;
    %load/vec4 v0x1d71610_0;
    %load/vec4 v0x1d71570_0;
    %xor;
    %load/vec4 v0x1d71610_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1d716b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d716b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1d716b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d716b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1d714d0_0;
    %load/vec4 v0x1d714d0_0;
    %load/vec4 v0x1d71430_0;
    %xor;
    %load/vec4 v0x1d714d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1d716b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d716b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1d716b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d716b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter4/response1/top_module.sv";
