// Seed: 3052452270
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3[1&&1] = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input wire id_2,
    input tri1 id_3,
    input wire id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri id_7,
    output uwire id_8,
    input wor id_9,
    input tri0 id_10
);
  wire id_12;
  module_0(
      id_12, id_12
  );
endmodule
module module_2 (
    input tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wor id_6,
    input tri0 id_7,
    input uwire id_8,
    input tri1 id_9,
    output logic id_10,
    input tri0 id_11,
    output wire id_12,
    input wire id_13,
    output wand id_14,
    input logic id_15
);
  assign id_14 = |1;
  assign id_10 = id_15;
  tri0 id_17;
  module_0(
      id_17, id_17
  );
  always begin
    id_10 = #1 1'b0;
    assert (1 ? id_7 : 1);
    if (id_17) $display(id_7, 1);
  end
endmodule
