Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Program_Files/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto db395eb7732d49259dc65e1e20d34ea0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L dsp_macro_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CFNN_top_tb2_behav xil_defaultlib.CFNN_top_tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'p' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/bn_processing_element.v:26]
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'p' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fc_processing_element.v:18]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addra' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top2.v:429]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addra' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top2.v:430]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addra' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top2.v:431]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addra' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top2.v:432]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addra' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top2.v:433]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addra' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top2.v:434]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addra' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top2.v:435]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addra' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top2.v:436]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addra' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top2.v:437]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addra' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top2.v:438]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'input_pixel_addr' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fully_connected_top.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'input_pixel_addr' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/defuzzy_top.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package dsp_macro_v1_0_2.dsp_macro_v1_0_2_viv_comp
Compiling package dsp_macro_v1_0_2.dsp_macro_v1_0_2_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_signal
Compiling module xil_defaultlib.conv_input_buffer
Compiling module xil_defaultlib.conv_weights_memory
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=16...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=48...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_2.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_2.dsp_macro_v1_0_2_viv [\dsp_macro_v1_0_2_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_2.dsp_macro_v1_0_2 [\dsp_macro_v1_0_2(c_xdevicefamil...]
Compiling architecture conv_mult_arch of entity xil_defaultlib.conv_mult [conv_mult_default]
Compiling module xil_defaultlib.conv_processing_element
Compiling module xil_defaultlib.convolutional_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.conv_feature_map_buffer
Compiling module xil_defaultlib.mp_input_buffer
Compiling module xil_defaultlib.mp_max
Compiling module xil_defaultlib.max_pooling_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.mp_feature_map_buffer
Compiling module xil_defaultlib.bn_weights_memory
Compiling module xil_defaultlib.bn_input_buffer
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=32...]
Compiling architecture synth of entity dsp_macro_v1_0_2.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_2.dsp_macro_v1_0_2_viv [\dsp_macro_v1_0_2_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_2.dsp_macro_v1_0_2 [\dsp_macro_v1_0_2(c_xdevicefamil...]
Compiling architecture bn_mult_arch of entity xil_defaultlib.bn_mult [bn_mult_default]
Compiling module xil_defaultlib.bn_processing_element
Compiling module xil_defaultlib.batch_normalization_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bn_feature_map_buffer
Compiling module xil_defaultlib.fc_weights_memory
Compiling module xil_defaultlib.fc_input_buffer
Compiling architecture fc_mult_arch of entity xil_defaultlib.fc_mult [fc_mult_default]
Compiling module xil_defaultlib.fc_processing_element
Compiling module xil_defaultlib.fully_connected_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.fc_feature_map_buffer
Compiling module xil_defaultlib.fr_weights_memory
Compiling module xil_defaultlib.fr_input_buffer
Compiling module xil_defaultlib.fr_exp_lut
Compiling module xil_defaultlib.fr_processing_element
Compiling module xil_defaultlib.fuzzy_rule_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.fr_feature_map_buffer
Compiling module xil_defaultlib.df_weights_memory
Compiling module xil_defaultlib.df_input_buffer
Compiling architecture df_mult_arch of entity xil_defaultlib.df_mult [df_mult_default]
Compiling module xil_defaultlib.df_processing_element
Compiling module xil_defaultlib.defuzzy_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.df_output_buffer
Compiling module xil_defaultlib.CFNN_top2
Compiling module xil_defaultlib.CFNN_top_tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot CFNN_top_tb2_behav
