INFO: [VRFC 10-2263] Analyzing Verilog file "E:/3310Labs/Lab2A_342/Lab2A_342.sim/sim_1/synth/func/xsim/xor_array_tb_342_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_array_342
INFO: [VRFC 10-311] analyzing module glbl
