/* verilator lint_off DECLFILENAME */
/* verilator lint_off UNUSEDSIGNAL */
/* verilator lint_off UNDRIVEN */
/* verilator lint_off UNOPTFLAT */
/* verilator lint_off WIDTHEXPAND */
/* verilator lint_off PINCONNECTEMPTY */
// Generated by CIRCT firtool-1.52.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module IDU(	// <stdin>:3:3
  input         from_IFU_valid,	// src/main/scala/rv32e/IDU.scala:14:23
  input  [31:0] from_IFU_bits_inst,	// src/main/scala/rv32e/IDU.scala:14:23
                from_IFU_bits_pc,	// src/main/scala/rv32e/IDU.scala:14:23
  input         to_ISU_ready,	// src/main/scala/rv32e/IDU.scala:15:23
  output        from_IFU_ready,	// src/main/scala/rv32e/IDU.scala:14:23
                to_ISU_valid,	// src/main/scala/rv32e/IDU.scala:15:23
  output [31:0] to_ISU_bits_imm,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_pc,	// src/main/scala/rv32e/IDU.scala:15:23
  output [4:0]  to_ISU_bits_rs1,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_rs2,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_rd,	// src/main/scala/rv32e/IDU.scala:15:23
  output        to_ISU_bits_ctrl_sig_reg_wen,	// src/main/scala/rv32e/IDU.scala:15:23
  output [2:0]  to_ISU_bits_ctrl_sig_fu_op,	// src/main/scala/rv32e/IDU.scala:15:23
  output        to_ISU_bits_ctrl_sig_mem_wen,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_ctrl_sig_is_ebreak,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_ctrl_sig_not_impl,	// src/main/scala/rv32e/IDU.scala:15:23
  output [1:0]  to_ISU_bits_ctrl_sig_src1_op,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_ctrl_sig_src2_op,	// src/main/scala/rv32e/IDU.scala:15:23
  output [3:0]  to_ISU_bits_ctrl_sig_alu_op,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_ctrl_sig_lsu_op,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_ctrl_sig_bru_op,	// src/main/scala/rv32e/IDU.scala:15:23
  output [2:0]  to_ISU_bits_ctrl_sig_csr_op,	// src/main/scala/rv32e/IDU.scala:15:23
  output [3:0]  to_ISU_bits_ctrl_sig_mdu_op	// src/main/scala/rv32e/IDU.scala:15:23
);

  wire [29:0]      decode_info_invInputs = ~(from_IFU_bits_inst[31:2]);	// src/main/scala/chisel3/util/pla.scala:78:21, src/main/scala/rv32e/IDU.scala:14:23
  wire [7:0]       _decode_info_T =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     decode_info_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0]       _decode_info_T_2 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     decode_info_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _decode_info_T_6 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     decode_info_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0]       _decode_info_T_8 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     decode_info_invInputs[10]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _decode_info_T_10 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     decode_info_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _decode_info_T_12 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     decode_info_invInputs[11],
     decode_info_invInputs[12],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0]      _decode_info_T_14 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _decode_info_T_16 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     decode_info_invInputs[11],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [5:0]       _decode_info_T_18 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     from_IFU_bits_inst[2],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0]       _decode_info_T_22 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     decode_info_invInputs[11],
     decode_info_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _decode_info_T_24 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     decode_info_invInputs[4],
     decode_info_invInputs[11],
     decode_info_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _decode_info_T_28 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     decode_info_invInputs[10],
     decode_info_invInputs[11],
     decode_info_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _decode_info_T_30 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     from_IFU_bits_inst[2],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     decode_info_invInputs[10],
     decode_info_invInputs[11],
     decode_info_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [6:0]       _decode_info_T_32 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     from_IFU_bits_inst[2],
     from_IFU_bits_inst[3],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [30:0]      _decode_info_T_34 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     decode_info_invInputs[5],
     decode_info_invInputs[6],
     decode_info_invInputs[7],
     decode_info_invInputs[8],
     decode_info_invInputs[9],
     decode_info_invInputs[11],
     decode_info_invInputs[12],
     decode_info_invInputs[13],
     decode_info_invInputs[14],
     decode_info_invInputs[15],
     decode_info_invInputs[16],
     decode_info_invInputs[17],
     decode_info_invInputs[18],
     decode_info_invInputs[19],
     decode_info_invInputs[20],
     decode_info_invInputs[21],
     decode_info_invInputs[22],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _decode_info_T_36 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11],
     decode_info_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _decode_info_T_38 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _decode_info_T_40 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _decode_info_T_44 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _decode_info_T_46 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11],
     decode_info_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0]       _decode_info_T_50 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     from_IFU_bits_inst[13]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _decode_info_T_52 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     from_IFU_bits_inst[13],
     decode_info_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _decode_info_T_54 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     from_IFU_bits_inst[13],
     decode_info_invInputs[12],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _decode_info_T_56 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     from_IFU_bits_inst[13],
     decode_info_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _decode_info_T_58 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     decode_info_invInputs[10],
     from_IFU_bits_inst[13],
     decode_info_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _decode_info_T_60 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _decode_info_T_62 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _decode_info_T_64 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     decode_info_invInputs[11],
     from_IFU_bits_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _decode_info_T_66 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     from_IFU_bits_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [12:0]      _decode_info_T_68 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     from_IFU_bits_inst[14],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _decode_info_T_72 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     from_IFU_bits_inst[14],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0]       _decode_info_T_74 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     from_IFU_bits_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _decode_info_T_76 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     decode_info_invInputs[10],
     from_IFU_bits_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _decode_info_T_80 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11],
     from_IFU_bits_inst[14],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _decode_info_T_88 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13],
     from_IFU_bits_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [31:0]      _decode_info_T_90 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     decode_info_invInputs[5],
     decode_info_invInputs[6],
     decode_info_invInputs[7],
     decode_info_invInputs[8],
     decode_info_invInputs[9],
     decode_info_invInputs[10],
     decode_info_invInputs[11],
     decode_info_invInputs[12],
     decode_info_invInputs[13],
     decode_info_invInputs[14],
     decode_info_invInputs[15],
     decode_info_invInputs[16],
     decode_info_invInputs[17],
     from_IFU_bits_inst[20],
     decode_info_invInputs[19],
     decode_info_invInputs[20],
     decode_info_invInputs[21],
     decode_info_invInputs[22],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _decode_info_T_92 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     from_IFU_bits_inst[25],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [15:0]      _decode_info_T_94 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11],
     from_IFU_bits_inst[25],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [16:0]      _decode_info_T_98 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13],
     decode_info_invInputs[12],
     from_IFU_bits_inst[25],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [16:0]      _decode_info_T_104 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13],
     from_IFU_bits_inst[14],
     from_IFU_bits_inst[25],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [30:0]      _decode_info_T_106 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     decode_info_invInputs[5],
     decode_info_invInputs[6],
     decode_info_invInputs[7],
     decode_info_invInputs[8],
     decode_info_invInputs[9],
     decode_info_invInputs[10],
     decode_info_invInputs[12],
     decode_info_invInputs[13],
     decode_info_invInputs[14],
     decode_info_invInputs[15],
     decode_info_invInputs[16],
     decode_info_invInputs[17],
     decode_info_invInputs[18],
     from_IFU_bits_inst[21],
     decode_info_invInputs[20],
     decode_info_invInputs[21],
     decode_info_invInputs[22],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     from_IFU_bits_inst[28],
     from_IFU_bits_inst[29],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [30:0]      _decode_info_T_108 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     decode_info_invInputs[5],
     decode_info_invInputs[6],
     decode_info_invInputs[7],
     decode_info_invInputs[8],
     decode_info_invInputs[9],
     decode_info_invInputs[11],
     decode_info_invInputs[12],
     decode_info_invInputs[13],
     decode_info_invInputs[14],
     decode_info_invInputs[15],
     decode_info_invInputs[16],
     decode_info_invInputs[17],
     decode_info_invInputs[18],
     from_IFU_bits_inst[21],
     decode_info_invInputs[20],
     decode_info_invInputs[21],
     decode_info_invInputs[22],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     from_IFU_bits_inst[28],
     from_IFU_bits_inst[29],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [16:0]      _decode_info_T_110 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     decode_info_invInputs[11],
     decode_info_invInputs[12],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     from_IFU_bits_inst[30],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [15:0]      _decode_info_T_112 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11],
     from_IFU_bits_inst[14],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     from_IFU_bits_inst[30],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [15:0]      _decode_info_T_114 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11],
     from_IFU_bits_inst[14],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     from_IFU_bits_inst[30],
     decode_info_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0][31:0] _GEN =
    {{32'h0},
     {32'h0},
     {{{12{from_IFU_bits_inst[31]}},
       from_IFU_bits_inst[19:12],
       from_IFU_bits_inst[20],
       from_IFU_bits_inst[30:21],
       1'h0}},
     {{from_IFU_bits_inst[31:12], 12'h0}},
     {{{20{from_IFU_bits_inst[31]}},
       from_IFU_bits_inst[7],
       from_IFU_bits_inst[30:25],
       from_IFU_bits_inst[11:8],
       1'h0}},
     {{{20{from_IFU_bits_inst[31]}},
       from_IFU_bits_inst[31:25],
       from_IFU_bits_inst[11:7]}},
     {{{20{from_IFU_bits_inst[31]}}, from_IFU_bits_inst[31:20]}},
     {32'h0}};	// src/main/scala/rv32e/IDU.scala:17:{24,29,52,77}, :18:{24,29,77,105}, :19:{24,29,77,100,128}, :20:{24,43,57}, :21:{24,101,129,153}, :99:49
  assign from_IFU_ready = to_ISU_ready;	// <stdin>:3:3
  assign to_ISU_valid = from_IFU_valid;	// <stdin>:3:3
  assign to_ISU_bits_imm =
    _GEN[{{&_decode_info_T,
           &_decode_info_T_2,
           &_decode_info_T_8,
           &_decode_info_T_12,
           &_decode_info_T_14,
           &_decode_info_T_22,
           &_decode_info_T_30,
           &_decode_info_T_46,
           &_decode_info_T_50,
           &_decode_info_T_58,
           &_decode_info_T_68,
           &_decode_info_T_74,
           &_decode_info_T_80,
           &_decode_info_T_106} == 14'h0,
          {&_decode_info_T,
           &{from_IFU_bits_inst[0],
             from_IFU_bits_inst[1],
             decode_info_invInputs[0],
             decode_info_invInputs[1],
             decode_info_invInputs[3],
             decode_info_invInputs[4],
             decode_info_invInputs[10],
             decode_info_invInputs[12]},
           &_decode_info_T_8,
           &_decode_info_T_12,
           &_decode_info_T_14,
           &_decode_info_T_18,
           &_decode_info_T_30,
           &_decode_info_T_32,
           &_decode_info_T_46,
           &_decode_info_T_50,
           &_decode_info_T_58,
           &_decode_info_T_68,
           &_decode_info_T_80,
           &_decode_info_T_106} == 14'h0,
          |{&_decode_info_T_6,
            &_decode_info_T_10,
            &_decode_info_T_28,
            &_decode_info_T_30,
            &_decode_info_T_32,
            &_decode_info_T_36,
            &_decode_info_T_38,
            &_decode_info_T_44,
            &_decode_info_T_46,
            &_decode_info_T_52,
            &_decode_info_T_58,
            &_decode_info_T_60,
            &_decode_info_T_64,
            &_decode_info_T_66,
            &_decode_info_T_76,
            &_decode_info_T_88,
            &_decode_info_T_108,
            &_decode_info_T_112}}];	// <stdin>:3:3, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:98:36, :99:49
  assign to_ISU_bits_pc = from_IFU_bits_pc;	// <stdin>:3:3
  assign to_ISU_bits_rs1 = from_IFU_bits_inst[19:15];	// <stdin>:3:3, src/main/scala/rv32e/IDU.scala:112:42
  assign to_ISU_bits_rs2 = from_IFU_bits_inst[24:20];	// <stdin>:3:3, src/main/scala/rv32e/IDU.scala:113:42
  assign to_ISU_bits_rd = from_IFU_bits_inst[11:7];	// <stdin>:3:3, src/main/scala/rv32e/IDU.scala:18:105
  assign to_ISU_bits_ctrl_sig_reg_wen =
    |{&_decode_info_T_6,
      &_decode_info_T_10,
      &_decode_info_T_16,
      &_decode_info_T_18,
      &_decode_info_T_30,
      &_decode_info_T_32,
      &_decode_info_T_36,
      &_decode_info_T_38,
      &_decode_info_T_40,
      &_decode_info_T_46,
      &_decode_info_T_52,
      &_decode_info_T_54,
      &_decode_info_T_58,
      &_decode_info_T_60,
      &_decode_info_T_62,
      &_decode_info_T_64,
      &_decode_info_T_66,
      &_decode_info_T_72,
      &_decode_info_T_92,
      &_decode_info_T_94,
      &_decode_info_T_98,
      &_decode_info_T_104,
      &_decode_info_T_110,
      &_decode_info_T_112,
      &_decode_info_T_114};	// <stdin>:3:3, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}
  assign to_ISU_bits_ctrl_sig_fu_op =
    {|{&_decode_info_T_6,
       &_decode_info_T_24,
       &_decode_info_T_34,
       &_decode_info_T_36,
       &_decode_info_T_46,
       &_decode_info_T_56,
       &_decode_info_T_58,
       &_decode_info_T_64,
       &_decode_info_T_90,
       &_decode_info_T_108},
     |{&_decode_info_T_28,
       &_decode_info_T_30,
       &_decode_info_T_32,
       &_decode_info_T_44,
       &_decode_info_T_76,
       &_decode_info_T_88,
       &_decode_info_T_92,
       &_decode_info_T_94,
       &_decode_info_T_98,
       &_decode_info_T_104},
     |{&_decode_info_T_10,
       &_decode_info_T_16,
       &_decode_info_T_18,
       &_decode_info_T_28,
       &_decode_info_T_30,
       &_decode_info_T_32,
       &_decode_info_T_34,
       &_decode_info_T_38,
       &_decode_info_T_40,
       &_decode_info_T_44,
       &_decode_info_T_46,
       &_decode_info_T_52,
       &_decode_info_T_54,
       &_decode_info_T_58,
       &_decode_info_T_60,
       &_decode_info_T_62,
       &_decode_info_T_66,
       &_decode_info_T_72,
       &_decode_info_T_76,
       &_decode_info_T_88,
       &_decode_info_T_90,
       &_decode_info_T_108,
       &_decode_info_T_110,
       &_decode_info_T_112,
       &_decode_info_T_114}};	// <stdin>:3:3, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:127:50
  assign to_ISU_bits_ctrl_sig_mem_wen = |{&_decode_info_T_24, &_decode_info_T_56};	// <stdin>:3:3, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}
  assign to_ISU_bits_ctrl_sig_is_ebreak = &_decode_info_T_90;	// <stdin>:3:3, src/main/scala/chisel3/util/pla.scala:98:{53,70}
  assign to_ISU_bits_ctrl_sig_not_impl =
    {&_decode_info_T,
     &_decode_info_T_2,
     &_decode_info_T_8,
     &_decode_info_T_12,
     &_decode_info_T_14,
     &_decode_info_T_18,
     &_decode_info_T_22,
     &{from_IFU_bits_inst[0],
       from_IFU_bits_inst[1],
       decode_info_invInputs[0],
       decode_info_invInputs[1],
       from_IFU_bits_inst[5],
       decode_info_invInputs[5],
       decode_info_invInputs[6],
       decode_info_invInputs[7],
       decode_info_invInputs[8],
       decode_info_invInputs[9],
       decode_info_invInputs[11],
       decode_info_invInputs[12],
       decode_info_invInputs[13],
       decode_info_invInputs[14],
       decode_info_invInputs[15],
       decode_info_invInputs[16],
       decode_info_invInputs[17],
       decode_info_invInputs[19],
       decode_info_invInputs[20],
       decode_info_invInputs[21],
       decode_info_invInputs[22],
       decode_info_invInputs[23],
       decode_info_invInputs[24],
       decode_info_invInputs[25],
       decode_info_invInputs[26],
       decode_info_invInputs[27],
       decode_info_invInputs[28],
       decode_info_invInputs[29]},
     &_decode_info_T_30,
     &_decode_info_T_32,
     &_decode_info_T_46,
     &_decode_info_T_50,
     &_decode_info_T_58,
     &_decode_info_T_68,
     &_decode_info_T_74,
     &_decode_info_T_80,
     &_decode_info_T_106} == 17'h0;	// <stdin>:3:3, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}
  assign to_ISU_bits_ctrl_sig_src1_op =
    {|{&_decode_info_T_6,
       &_decode_info_T_10,
       &_decode_info_T_16,
       &_decode_info_T_24,
       &_decode_info_T_30,
       &_decode_info_T_36,
       &_decode_info_T_38,
       &_decode_info_T_40,
       &_decode_info_T_52,
       &_decode_info_T_54,
       &_decode_info_T_56,
       &_decode_info_T_60,
       &_decode_info_T_62,
       &_decode_info_T_64,
       &_decode_info_T_66,
       &_decode_info_T_72,
       &_decode_info_T_92,
       &_decode_info_T_94,
       &_decode_info_T_98,
       &_decode_info_T_104,
       &_decode_info_T_110,
       &_decode_info_T_112,
       &_decode_info_T_114},
     |{&{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         from_IFU_bits_inst[2],
         decode_info_invInputs[1],
         from_IFU_bits_inst[4],
         decode_info_invInputs[3],
         decode_info_invInputs[4]},
       &_decode_info_T_28,
       &_decode_info_T_32,
       &_decode_info_T_44,
       &_decode_info_T_76,
       &_decode_info_T_88}};	// <stdin>:3:3, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:123:50
  assign to_ISU_bits_ctrl_sig_src2_op =
    {|{&_decode_info_T_6,
       &_decode_info_T_10,
       &_decode_info_T_16,
       &_decode_info_T_18,
       &_decode_info_T_24,
       &_decode_info_T_28,
       &_decode_info_T_30,
       &_decode_info_T_32,
       &_decode_info_T_36,
       &_decode_info_T_38,
       &_decode_info_T_40,
       &_decode_info_T_44,
       &_decode_info_T_52,
       &_decode_info_T_54,
       &_decode_info_T_56,
       &_decode_info_T_60,
       &_decode_info_T_62,
       &_decode_info_T_64,
       &_decode_info_T_66,
       &_decode_info_T_72,
       &_decode_info_T_76,
       &_decode_info_T_88,
       &_decode_info_T_92,
       &_decode_info_T_94,
       &_decode_info_T_98,
       &_decode_info_T_104,
       &_decode_info_T_110,
       &_decode_info_T_112,
       &_decode_info_T_114},
     |{&_decode_info_T_6,
       &_decode_info_T_10,
       &_decode_info_T_18,
       &_decode_info_T_24,
       &_decode_info_T_28,
       &_decode_info_T_30,
       &_decode_info_T_32,
       &_decode_info_T_36,
       &_decode_info_T_38,
       &_decode_info_T_44,
       &_decode_info_T_52,
       &_decode_info_T_56,
       &_decode_info_T_60,
       &_decode_info_T_64,
       &_decode_info_T_66,
       &_decode_info_T_76,
       &_decode_info_T_88,
       &_decode_info_T_112}};	// <stdin>:3:3, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:122:50
  assign to_ISU_bits_ctrl_sig_alu_op =
    {|{&_decode_info_T_38, &_decode_info_T_40, &_decode_info_T_112, &_decode_info_T_114},
     |{&_decode_info_T_52, &_decode_info_T_54, &_decode_info_T_66, &_decode_info_T_72},
     |{&_decode_info_T_52,
       &_decode_info_T_54,
       &_decode_info_T_60,
       &_decode_info_T_62,
       &_decode_info_T_110,
       &_decode_info_T_112,
       &_decode_info_T_114},
     |{&_decode_info_T_6,
       &_decode_info_T_10,
       &_decode_info_T_16,
       &_decode_info_T_18,
       &_decode_info_T_24,
       &_decode_info_T_28,
       &_decode_info_T_30,
       &_decode_info_T_32,
       &_decode_info_T_36,
       &_decode_info_T_44,
       &_decode_info_T_56,
       &_decode_info_T_60,
       &_decode_info_T_62,
       &_decode_info_T_64,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[1],
         from_IFU_bits_inst[4],
         decode_info_invInputs[3],
         decode_info_invInputs[4],
         decode_info_invInputs[11],
         from_IFU_bits_inst[14],
         decode_info_invInputs[24],
         decode_info_invInputs[25],
         decode_info_invInputs[26],
         decode_info_invInputs[27],
         decode_info_invInputs[28],
         decode_info_invInputs[29]},
       &_decode_info_T_76,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[1],
         from_IFU_bits_inst[4],
         decode_info_invInputs[4],
         from_IFU_bits_inst[12],
         from_IFU_bits_inst[14],
         decode_info_invInputs[23],
         decode_info_invInputs[24],
         decode_info_invInputs[25],
         decode_info_invInputs[26],
         decode_info_invInputs[27],
         decode_info_invInputs[28],
         decode_info_invInputs[29]},
       &_decode_info_T_88}};	// <stdin>:3:3, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:124:50
  assign to_ISU_bits_ctrl_sig_lsu_op =
    {&_decode_info_T_56,
     |{&_decode_info_T_24, &_decode_info_T_64},
     |{&_decode_info_T_24,
       &_decode_info_T_36,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[0],
         decode_info_invInputs[1],
         decode_info_invInputs[2],
         decode_info_invInputs[3],
         decode_info_invInputs[4],
         decode_info_invInputs[10],
         from_IFU_bits_inst[13],
         decode_info_invInputs[12]}},
     |{&_decode_info_T_6,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[0],
         decode_info_invInputs[1],
         decode_info_invInputs[2],
         from_IFU_bits_inst[5],
         decode_info_invInputs[4],
         from_IFU_bits_inst[12],
         decode_info_invInputs[11],
         decode_info_invInputs[12]},
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[0],
         decode_info_invInputs[1],
         decode_info_invInputs[2],
         decode_info_invInputs[3],
         decode_info_invInputs[4],
         from_IFU_bits_inst[12],
         decode_info_invInputs[11],
         from_IFU_bits_inst[14]}}};	// <stdin>:3:3, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:126:50
  assign to_ISU_bits_ctrl_sig_bru_op =
    {&_decode_info_T_88,
     |{&_decode_info_T_44, &_decode_info_T_76},
     |{&_decode_info_T_28,
       &_decode_info_T_30,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[0],
         decode_info_invInputs[1],
         decode_info_invInputs[2],
         from_IFU_bits_inst[5],
         from_IFU_bits_inst[6],
         from_IFU_bits_inst[12],
         decode_info_invInputs[11],
         from_IFU_bits_inst[14]},
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[0],
         decode_info_invInputs[1],
         decode_info_invInputs[2],
         from_IFU_bits_inst[5],
         from_IFU_bits_inst[6],
         decode_info_invInputs[10],
         from_IFU_bits_inst[13],
         from_IFU_bits_inst[14]}},
     |{&_decode_info_T_28, &_decode_info_T_32, &_decode_info_T_76}};	// <stdin>:3:3, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:125:50
  assign to_ISU_bits_ctrl_sig_csr_op =
    {&_decode_info_T_58,
     |{&_decode_info_T_46, &_decode_info_T_108},
     |{&_decode_info_T_34, &_decode_info_T_46}};	// <stdin>:3:3, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:117:50
  assign to_ISU_bits_ctrl_sig_mdu_op =
    {&_decode_info_T_104,
     |{&_decode_info_T_98,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[0],
         decode_info_invInputs[1],
         from_IFU_bits_inst[4],
         from_IFU_bits_inst[5],
         decode_info_invInputs[4],
         decode_info_invInputs[10],
         from_IFU_bits_inst[14],
         from_IFU_bits_inst[25],
         decode_info_invInputs[24],
         decode_info_invInputs[25],
         decode_info_invInputs[26],
         decode_info_invInputs[27],
         decode_info_invInputs[28],
         decode_info_invInputs[29]},
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[0],
         decode_info_invInputs[1],
         from_IFU_bits_inst[4],
         from_IFU_bits_inst[5],
         decode_info_invInputs[4],
         decode_info_invInputs[11],
         from_IFU_bits_inst[14],
         from_IFU_bits_inst[25],
         decode_info_invInputs[24],
         decode_info_invInputs[25],
         decode_info_invInputs[26],
         decode_info_invInputs[27],
         decode_info_invInputs[28],
         decode_info_invInputs[29]}},
     |{&_decode_info_T_94,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[0],
         decode_info_invInputs[1],
         from_IFU_bits_inst[4],
         from_IFU_bits_inst[5],
         decode_info_invInputs[4],
         decode_info_invInputs[10],
         from_IFU_bits_inst[13],
         from_IFU_bits_inst[25],
         decode_info_invInputs[24],
         decode_info_invInputs[25],
         decode_info_invInputs[26],
         decode_info_invInputs[27],
         decode_info_invInputs[28],
         decode_info_invInputs[29]}},
     &_decode_info_T_92};	// <stdin>:3:3, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:116:50
endmodule

// external module RegisterFileBB

module RegFile(	// <stdin>:2015:3
  input         clock,	// <stdin>:2016:11
                reset,	// <stdin>:2017:11
  input  [4:0]  io_in_rs1,	// src/main/scala/rv32e/utils/regfile.scala:43:16
                io_in_rs2,	// src/main/scala/rv32e/utils/regfile.scala:43:16
                io_in_rd,	// src/main/scala/rv32e/utils/regfile.scala:43:16
  input  [31:0] io_in_wdata,	// src/main/scala/rv32e/utils/regfile.scala:43:16
  input         io_in_reg_wen,	// src/main/scala/rv32e/utils/regfile.scala:43:16
  output [31:0] io_out_rdata1,	// src/main/scala/rv32e/utils/regfile.scala:43:16
                io_out_rdata2	// src/main/scala/rv32e/utils/regfile.scala:43:16
);

  RegisterFileBB regfile (	// src/main/scala/rv32e/utils/regfile.scala:48:25
    .clock   (clock),
    .reset   (reset),
    .rs1     (io_in_rs1),
    .rs2     (io_in_rs2),
    .rd      (io_in_rd),
    .wdata   (io_in_wdata),
    .reg_wen (io_in_reg_wen),
    .rdata1  (io_out_rdata1),
    .rdata2  (io_out_rdata2)
  );
endmodule

module ISU(	// <stdin>:2031:3
  input         clock,	// <stdin>:2032:11
                reset,	// <stdin>:2033:11
                from_IDU_valid,	// src/main/scala/rv32e/ISU.scala:12:22
  input  [31:0] from_IDU_bits_imm,	// src/main/scala/rv32e/ISU.scala:12:22
                from_IDU_bits_pc,	// src/main/scala/rv32e/ISU.scala:12:22
  input  [4:0]  from_IDU_bits_rs1,	// src/main/scala/rv32e/ISU.scala:12:22
                from_IDU_bits_rs2,	// src/main/scala/rv32e/ISU.scala:12:22
                from_IDU_bits_rd,	// src/main/scala/rv32e/ISU.scala:12:22
  input         from_IDU_bits_ctrl_sig_reg_wen,	// src/main/scala/rv32e/ISU.scala:12:22
  input  [2:0]  from_IDU_bits_ctrl_sig_fu_op,	// src/main/scala/rv32e/ISU.scala:12:22
  input         from_IDU_bits_ctrl_sig_mem_wen,	// src/main/scala/rv32e/ISU.scala:12:22
                from_IDU_bits_ctrl_sig_is_ebreak,	// src/main/scala/rv32e/ISU.scala:12:22
                from_IDU_bits_ctrl_sig_not_impl,	// src/main/scala/rv32e/ISU.scala:12:22
  input  [1:0]  from_IDU_bits_ctrl_sig_src1_op,	// src/main/scala/rv32e/ISU.scala:12:22
                from_IDU_bits_ctrl_sig_src2_op,	// src/main/scala/rv32e/ISU.scala:12:22
  input  [3:0]  from_IDU_bits_ctrl_sig_alu_op,	// src/main/scala/rv32e/ISU.scala:12:22
                from_IDU_bits_ctrl_sig_lsu_op,	// src/main/scala/rv32e/ISU.scala:12:22
                from_IDU_bits_ctrl_sig_bru_op,	// src/main/scala/rv32e/ISU.scala:12:22
  input  [2:0]  from_IDU_bits_ctrl_sig_csr_op,	// src/main/scala/rv32e/ISU.scala:12:22
  input  [3:0]  from_IDU_bits_ctrl_sig_mdu_op,	// src/main/scala/rv32e/ISU.scala:12:22
  input         from_WBU_bits_reg_wen,	// src/main/scala/rv32e/ISU.scala:13:22
  input  [31:0] from_WBU_bits_wdata,	// src/main/scala/rv32e/ISU.scala:13:22
  input  [4:0]  from_WBU_bits_rd,	// src/main/scala/rv32e/ISU.scala:13:22
  input         to_EXU_ready,	// src/main/scala/rv32e/ISU.scala:14:22
  output        from_IDU_ready,	// src/main/scala/rv32e/ISU.scala:12:22
                to_EXU_valid,	// src/main/scala/rv32e/ISU.scala:14:22
  output [31:0] to_EXU_bits_imm,	// src/main/scala/rv32e/ISU.scala:14:22
                to_EXU_bits_pc,	// src/main/scala/rv32e/ISU.scala:14:22
                to_EXU_bits_rdata1,	// src/main/scala/rv32e/ISU.scala:14:22
                to_EXU_bits_rdata2,	// src/main/scala/rv32e/ISU.scala:14:22
  output [4:0]  to_EXU_bits_rd,	// src/main/scala/rv32e/ISU.scala:14:22
  output        to_EXU_bits_ctrl_sig_reg_wen,	// src/main/scala/rv32e/ISU.scala:14:22
  output [2:0]  to_EXU_bits_ctrl_sig_fu_op,	// src/main/scala/rv32e/ISU.scala:14:22
  output        to_EXU_bits_ctrl_sig_mem_wen,	// src/main/scala/rv32e/ISU.scala:14:22
                to_EXU_bits_ctrl_sig_is_ebreak,	// src/main/scala/rv32e/ISU.scala:14:22
                to_EXU_bits_ctrl_sig_not_impl,	// src/main/scala/rv32e/ISU.scala:14:22
  output [1:0]  to_EXU_bits_ctrl_sig_src1_op,	// src/main/scala/rv32e/ISU.scala:14:22
                to_EXU_bits_ctrl_sig_src2_op,	// src/main/scala/rv32e/ISU.scala:14:22
  output [3:0]  to_EXU_bits_ctrl_sig_alu_op,	// src/main/scala/rv32e/ISU.scala:14:22
                to_EXU_bits_ctrl_sig_lsu_op,	// src/main/scala/rv32e/ISU.scala:14:22
                to_EXU_bits_ctrl_sig_bru_op,	// src/main/scala/rv32e/ISU.scala:14:22
  output [2:0]  to_EXU_bits_ctrl_sig_csr_op,	// src/main/scala/rv32e/ISU.scala:14:22
  output [3:0]  to_EXU_bits_ctrl_sig_mdu_op	// src/main/scala/rv32e/ISU.scala:14:22
);

  RegFile RegFile_i (	// src/main/scala/rv32e/ISU.scala:16:37
    .clock         (clock),
    .reset         (reset),
    .io_in_rs1     (from_IDU_bits_rs1),
    .io_in_rs2     (from_IDU_bits_rs2),
    .io_in_rd      (from_WBU_bits_rd),
    .io_in_wdata   (from_WBU_bits_wdata),
    .io_in_reg_wen (from_WBU_bits_reg_wen),
    .io_out_rdata1 (to_EXU_bits_rdata1),
    .io_out_rdata2 (to_EXU_bits_rdata2)
  );
  assign from_IDU_ready = to_EXU_ready;	// <stdin>:2031:3
  assign to_EXU_valid = from_IDU_valid;	// <stdin>:2031:3
  assign to_EXU_bits_imm = from_IDU_bits_imm;	// <stdin>:2031:3
  assign to_EXU_bits_pc = from_IDU_bits_pc;	// <stdin>:2031:3
  assign to_EXU_bits_rd = from_IDU_bits_rd;	// <stdin>:2031:3
  assign to_EXU_bits_ctrl_sig_reg_wen = from_IDU_bits_ctrl_sig_reg_wen;	// <stdin>:2031:3
  assign to_EXU_bits_ctrl_sig_fu_op = from_IDU_bits_ctrl_sig_fu_op;	// <stdin>:2031:3
  assign to_EXU_bits_ctrl_sig_mem_wen = from_IDU_bits_ctrl_sig_mem_wen;	// <stdin>:2031:3
  assign to_EXU_bits_ctrl_sig_is_ebreak = from_IDU_bits_ctrl_sig_is_ebreak;	// <stdin>:2031:3
  assign to_EXU_bits_ctrl_sig_not_impl = from_IDU_bits_ctrl_sig_not_impl;	// <stdin>:2031:3
  assign to_EXU_bits_ctrl_sig_src1_op = from_IDU_bits_ctrl_sig_src1_op;	// <stdin>:2031:3
  assign to_EXU_bits_ctrl_sig_src2_op = from_IDU_bits_ctrl_sig_src2_op;	// <stdin>:2031:3
  assign to_EXU_bits_ctrl_sig_alu_op = from_IDU_bits_ctrl_sig_alu_op;	// <stdin>:2031:3
  assign to_EXU_bits_ctrl_sig_lsu_op = from_IDU_bits_ctrl_sig_lsu_op;	// <stdin>:2031:3
  assign to_EXU_bits_ctrl_sig_bru_op = from_IDU_bits_ctrl_sig_bru_op;	// <stdin>:2031:3
  assign to_EXU_bits_ctrl_sig_csr_op = from_IDU_bits_ctrl_sig_csr_op;	// <stdin>:2031:3
  assign to_EXU_bits_ctrl_sig_mdu_op = from_IDU_bits_ctrl_sig_mdu_op;	// <stdin>:2031:3
endmodule

module Alu(	// <stdin>:2056:3
  input  [31:0] io_in_src1,	// src/main/scala/rv32e/fu/alu.scala:22:16
                io_in_src2,	// src/main/scala/rv32e/fu/alu.scala:22:16
  input  [3:0]  io_in_op,	// src/main/scala/rv32e/fu/alu.scala:22:16
  output [31:0] io_out_result	// src/main/scala/rv32e/fu/alu.scala:22:16
);

  wire [62:0]       _io_out_result_T_11 = {31'h0, io_in_src1} << io_in_src2[4:0];	// src/main/scala/rv32e/fu/alu.scala:31:25, :43:42
  wire [31:0]       _GEN = {27'h0, io_in_src2[4:0]};	// src/main/scala/rv32e/fu/alu.scala:31:25, :44:42
  wire [15:0][31:0] _GEN_0 =
    {{32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {$signed($signed(io_in_src1) >>> _GEN)},
     {io_in_src1 >> _GEN},
     {_io_out_result_T_11[31:0]},
     {{31'h0, io_in_src1 < io_in_src2}},
     {{31'h0, $signed(io_in_src1) < $signed(io_in_src2)}},
     {io_in_src1 ^ io_in_src2},
     {io_in_src1 | io_in_src2},
     {io_in_src1 & io_in_src2},
     {io_in_src1 - io_in_src2},
     {io_in_src1 + io_in_src2},
     {32'h0}};	// src/main/scala/rv32e/fu/alu.scala:34:27, :36:42, :37:42, :38:42, :39:42, :40:42, :41:49, :42:42, :43:42, :44:42, :45:49
  assign io_out_result = _GEN_0[io_in_op];	// <stdin>:2056:3, src/main/scala/rv32e/fu/alu.scala:34:27
endmodule

module Mdu(	// <stdin>:2102:3
  input  [31:0] io_in_src1,	// src/main/scala/rv32e/fu/mdu.scala:22:16
                io_in_src2,	// src/main/scala/rv32e/fu/mdu.scala:22:16
  input  [3:0]  io_in_op,	// src/main/scala/rv32e/fu/mdu.scala:22:16
  output [31:0] io_out_result	// src/main/scala/rv32e/fu/mdu.scala:22:16
);

  wire [63:0] _GEN = {32'h0, io_in_src2};	// src/main/scala/rv32e/fu/mdu.scala:36:44
  wire [63:0] _io_out_result_T_13 = {32'h0, io_in_src1} * _GEN;	// src/main/scala/rv32e/fu/mdu.scala:36:44
  wire [63:0] _GEN_0 = {{32{io_in_src1[31]}}, io_in_src1};	// src/main/scala/rv32e/fu/mdu.scala:37:52
  wire [63:0] _io_out_result_T_3 = _GEN_0 * {{32{io_in_src2[31]}}, io_in_src2};	// src/main/scala/rv32e/fu/mdu.scala:37:52
  wire [63:0] _io_out_result_T_8 = _GEN_0 * _GEN;	// src/main/scala/rv32e/fu/mdu.scala:36:44, :37:52, :38:52
  wire [32:0] _io_out_result_T_17 =
    $signed({io_in_src1[31], io_in_src1}) / $signed({io_in_src2[31], io_in_src2});	// src/main/scala/rv32e/fu/mdu.scala:37:52, :40:51
  assign io_out_result =
    io_in_op == 4'h8
      ? io_in_src1 % io_in_src2
      : io_in_op == 4'h7
          ? $signed(io_in_src1) % $signed(io_in_src2)
          : io_in_op == 4'h6
              ? io_in_src1 / io_in_src2
              : io_in_op == 4'h5
                  ? _io_out_result_T_17[31:0]
                  : io_in_op == 4'h4
                      ? _io_out_result_T_13[63:32]
                      : io_in_op == 4'h3
                          ? _io_out_result_T_8[63:32]
                          : io_in_op == 4'h2
                              ? _io_out_result_T_3[63:32]
                              : io_in_op == 4'h1 ? _io_out_result_T_13[31:0] : 32'h0;	// <stdin>:2102:3, src/main/scala/rv32e/fu/mdu.scala:34:27, :36:44, :37:{52,71}, :38:{52,64}, :39:57, :40:51, :41:44, :42:51, :43:44
endmodule

module Bru(	// <stdin>:2153:3
  input  [31:0] io_in_src1,	// src/main/scala/rv32e/fu/bru.scala:23:16
                io_in_src2,	// src/main/scala/rv32e/fu/bru.scala:23:16
  input  [3:0]  io_in_op,	// src/main/scala/rv32e/fu/bru.scala:23:16
  output        io_out_ctrl_br	// src/main/scala/rv32e/fu/bru.scala:23:16
);

  assign io_out_ctrl_br =
    io_in_op == 4'h8
      ? io_in_src1 >= io_in_src2
      : io_in_op == 4'h7
          ? io_in_src1 < io_in_src2
          : io_in_op == 4'h6
              ? $signed(io_in_src1) >= $signed(io_in_src2)
              : io_in_op == 4'h5
                  ? $signed(io_in_src1) < $signed(io_in_src2)
                  : io_in_op == 4'h4
                      ? io_in_src1 != io_in_src2
                      : io_in_op == 4'h3
                          ? io_in_src1 == io_in_src2
                          : io_in_op == 4'h2 | io_in_op == 4'h1;	// <stdin>:2153:3, src/main/scala/rv32e/fu/bru.scala:32:44, :35:44, :36:44, :37:51, :38:51, :39:51, :40:51
endmodule

module Lsu_simpleBus(	// <stdin>:2186:3
  input         clock,	// <stdin>:2187:11
                reset,	// <stdin>:2188:11
                io_in_valid,	// src/main/scala/rv32e/fu/lsu.scala:429:16
                io_in_mem_wen,	// src/main/scala/rv32e/fu/lsu.scala:429:16
  input  [31:0] io_in_addr,	// src/main/scala/rv32e/fu/lsu.scala:429:16
                io_in_wdata,	// src/main/scala/rv32e/fu/lsu.scala:429:16
  input  [3:0]  io_in_op,	// src/main/scala/rv32e/fu/lsu.scala:429:16
  input         to_mem_req_ready,	// src/main/scala/rv32e/fu/lsu.scala:433:24
                to_mem_resp_valid,	// src/main/scala/rv32e/fu/lsu.scala:433:24
  input  [31:0] to_mem_resp_bits_rdata,	// src/main/scala/rv32e/fu/lsu.scala:433:24
  input         to_mem_resp_bits_wresp,	// src/main/scala/rv32e/fu/lsu.scala:433:24
  output [31:0] io_out_rdata,	// src/main/scala/rv32e/fu/lsu.scala:429:16
  output        io_out_end,	// src/main/scala/rv32e/fu/lsu.scala:429:16
                to_mem_req_valid,	// src/main/scala/rv32e/fu/lsu.scala:433:24
  output [31:0] to_mem_req_bits_addr,	// src/main/scala/rv32e/fu/lsu.scala:433:24
                to_mem_req_bits_wdata,	// src/main/scala/rv32e/fu/lsu.scala:433:24
  output [3:0]  to_mem_req_bits_cmd,	// src/main/scala/rv32e/fu/lsu.scala:433:24
  output [31:0] to_mem_req_bits_wmask,	// src/main/scala/rv32e/fu/lsu.scala:433:24
  output        to_mem_resp_ready	// src/main/scala/rv32e/fu/lsu.scala:433:24
);

  reg  [2:0]       state_lsu;	// src/main/scala/rv32e/fu/lsu.scala:437:28
  wire             _sh_wmask_T_2 = io_in_addr[1:0] == 2'h2;	// src/main/scala/rv32e/fu/lsu.scala:472:31, :485:43
  wire [3:0][31:0] _GEN =
    {{{{24{to_mem_resp_bits_rdata[31]}}, to_mem_resp_bits_rdata[31:24]}},
     {{{24{to_mem_resp_bits_rdata[23]}}, to_mem_resp_bits_rdata[23:16]}},
     {{{24{to_mem_resp_bits_rdata[15]}}, to_mem_resp_bits_rdata[15:8]}},
     {{{24{to_mem_resp_bits_rdata[7]}}, to_mem_resp_bits_rdata[7:0]}}};	// src/main/scala/rv32e/fu/lsu.scala:485:43, :486:{19,24,42,62}, :487:{19,24,42,62}, :488:{19,24,42,62}, :489:{19,24,42,62}
  wire [3:0][7:0]  _GEN_0 =
    {{to_mem_resp_bits_rdata[31:24]},
     {to_mem_resp_bits_rdata[23:16]},
     {to_mem_resp_bits_rdata[15:8]},
     {to_mem_resp_bits_rdata[7:0]}};	// src/main/scala/rv32e/fu/lsu.scala:485:43, :486:62, :487:62, :488:62, :489:62, :492:44, :493:19, :494:19, :495:19, :496:19
  wire             _sh_wmask_T = io_in_addr[1:0] == 2'h0;	// src/main/scala/rv32e/fu/lsu.scala:472:31, :499:43
  wire             _to_mem_req_bits_cmd_T_6 = state_lsu == 3'h4;	// src/main/scala/rv32e/fu/lsu.scala:437:28, :459:29, :547:61
  wire             _to_mem_resp_ready_output =
    _to_mem_req_bits_cmd_T_6 | state_lsu == 3'h2;	// src/main/scala/rv32e/fu/lsu.scala:437:28, :451:29, :547:61
  wire             _to_mem_req_bits_cmd_T_5 = state_lsu == 3'h3;	// src/main/scala/rv32e/fu/lsu.scala:437:28, :442:31, :550:62
  wire             _to_mem_req_valid_output =
    _to_mem_req_bits_cmd_T_5 | state_lsu == 3'h1;	// src/main/scala/rv32e/fu/lsu.scala:437:28, :444:31, :550:62
  always @(posedge clock) begin	// <stdin>:2187:11
    if (reset)	// <stdin>:2187:11
      state_lsu <= 3'h0;	// src/main/scala/rv32e/fu/lsu.scala:437:28
    else begin	// <stdin>:2187:11
      automatic logic [7:0][2:0] _GEN_1;	// src/main/scala/rv32e/fu/lsu.scala:437:28, :438:24, :440:32, :451:23, :454:23, :459:23, :462:23, :465:23
      _GEN_1 =
        {{state_lsu},
         {state_lsu},
         {3'h0},
         {{2'h2, _to_mem_resp_ready_output & to_mem_resp_valid & to_mem_resp_bits_wresp}},
         {to_mem_req_ready & _to_mem_req_valid_output ? 3'h4 : 3'h3},
         {_to_mem_resp_ready_output & to_mem_resp_valid ? 3'h5 : 3'h2},
         {to_mem_req_ready & _to_mem_req_valid_output ? 3'h2 : 3'h1},
         {io_in_valid ? {1'h0, io_in_mem_wen, 1'h1} : 3'h0}};	// <stdin>:2186:3, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/fu/lsu.scala:437:28, :438:24, :440:32, :441:38, :442:31, :444:31, :447:27, :451:{23,29}, :454:{23,29}, :459:{23,29}, :462:{23,29,47}, :465:23, :485:43, :547:61, :550:62
      state_lsu <= _GEN_1[state_lsu];	// src/main/scala/rv32e/fu/lsu.scala:437:28, :438:24, :440:32, :451:23, :454:23, :459:23, :462:23, :465:23
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:2186:3
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:2186:3
      `FIRRTL_BEFORE_INITIAL	// <stdin>:2186:3
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:2186:3
      automatic logic [31:0] _RANDOM[0:0];	// <stdin>:2186:3
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:2186:3
        `INIT_RANDOM_PROLOG_	// <stdin>:2186:3
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:2186:3
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// <stdin>:2186:3
        state_lsu = _RANDOM[/*Zero width*/ 1'b0][2:0];	// <stdin>:2186:3, src/main/scala/rv32e/fu/lsu.scala:437:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:2186:3
      `FIRRTL_AFTER_INITIAL	// <stdin>:2186:3
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_rdata =
    io_in_op == 4'h3
      ? to_mem_resp_bits_rdata
      : io_in_op == 4'h5
          ? (_sh_wmask_T_2
               ? {16'h0, to_mem_resp_bits_rdata[31:16]}
               : _sh_wmask_T ? {16'h0, to_mem_resp_bits_rdata[15:0]} : 32'h0)
          : io_in_op == 4'h2
              ? (_sh_wmask_T_2
                   ? {{16{to_mem_resp_bits_rdata[31]}}, to_mem_resp_bits_rdata[31:16]}
                   : _sh_wmask_T
                       ? {{16{to_mem_resp_bits_rdata[15]}}, to_mem_resp_bits_rdata[15:0]}
                       : 32'h0)
              : io_in_op == 4'h4
                  ? {24'h0, _GEN_0[io_in_addr[1:0]]}
                  : io_in_op == 4'h1 ? _GEN[io_in_addr[1:0]] : 32'h0;	// <stdin>:2186:3, src/main/scala/rv32e/fu/lsu.scala:472:31, :485:43, :486:24, :487:42, :489:42, :492:44, :493:19, :494:19, :495:19, :496:19, :499:43, :500:{19,24,62}, :501:{19,24,62}, :504:44, :505:19, :506:19, :538:47
  assign io_out_end = state_lsu == 3'h5;	// <stdin>:2186:3, src/main/scala/rv32e/fu/lsu.scala:437:28, :454:29, :537:50
  assign to_mem_req_valid = _to_mem_req_valid_output;	// <stdin>:2186:3, src/main/scala/rv32e/fu/lsu.scala:550:62
  assign to_mem_req_bits_addr = io_in_addr;	// <stdin>:2186:3
  assign to_mem_req_bits_wdata = io_in_wdata;	// <stdin>:2186:3
  assign to_mem_req_bits_cmd =
    {3'h0, _to_mem_req_bits_cmd_T_6 | _to_mem_req_bits_cmd_T_5};	// <stdin>:2186:3, src/main/scala/rv32e/fu/lsu.scala:437:28, :547:61, :550:62, :554:{30,58}
  assign to_mem_req_bits_wmask =
    io_in_op == 4'h8
      ? 32'hFFFFFFFF
      : io_in_op == 4'h7
          ? (_sh_wmask_T_2 ? 32'hFFFF0000 : {16'h0, {16{_sh_wmask_T}}})
          : io_in_op == 4'h6
              ? ((&(io_in_addr[1:0]))
                   ? 32'hFF000000
                   : {8'h0,
                      _sh_wmask_T_2
                        ? 24'hFF0000
                        : {8'h0, io_in_addr[1:0] == 2'h1 ? 16'hFF00 : 16'hFF}})
              : 32'h0;	// <stdin>:2186:3, src/main/scala/rv32e/fu/lsu.scala:472:31, :485:43, :499:43, :500:24, :516:47, :523:47, :528:17, :530:42
  assign to_mem_resp_ready = _to_mem_resp_ready_output;	// <stdin>:2186:3, src/main/scala/rv32e/fu/lsu.scala:547:61
endmodule

module Csr(	// <stdin>:2377:3
  input         clock,	// <stdin>:2378:11
                reset,	// <stdin>:2379:11
  input  [2:0]  io_in_op,	// src/main/scala/rv32e/fu/csr.scala:27:14
  input  [31:0] io_in_cur_pc,	// src/main/scala/rv32e/fu/csr.scala:27:14
                io_in_csr_id,	// src/main/scala/rv32e/fu/csr.scala:27:14
                io_in_wdata,	// src/main/scala/rv32e/fu/csr.scala:27:14
  output        io_out_csr_br,	// src/main/scala/rv32e/fu/csr.scala:27:14
  output [31:0] io_out_csr_addr,	// src/main/scala/rv32e/fu/csr.scala:27:14
                io_out_r_csr,	// src/main/scala/rv32e/fu/csr.scala:27:14
                io_out_difftest_mcause,	// src/main/scala/rv32e/fu/csr.scala:27:14
                io_out_difftest_mepc,	// src/main/scala/rv32e/fu/csr.scala:27:14
                io_out_difftest_mstatus,	// src/main/scala/rv32e/fu/csr.scala:27:14
                io_out_difftest_mtvec	// src/main/scala/rv32e/fu/csr.scala:27:14
);

  reg  [31:0] reg_mepc;	// src/main/scala/rv32e/fu/csr.scala:32:28
  reg  [31:0] reg_mcause;	// src/main/scala/rv32e/fu/csr.scala:33:28
  reg  [31:0] reg_mstatus;	// src/main/scala/rv32e/fu/csr.scala:34:28
  reg  [31:0] reg_mtvec;	// src/main/scala/rv32e/fu/csr.scala:35:28
  wire        _io_out_r_csr_T_4 = io_in_csr_id == 32'h342;	// src/main/scala/rv32e/fu/csr.scala:47:58
  wire        _io_out_csr_addr_T = io_in_op == 3'h1;	// <stdin>:2377:3, src/main/scala/rv32e/fu/csr.scala:53:48
  wire        _io_out_r_csr_T_2 = io_in_csr_id == 32'h341;	// src/main/scala/rv32e/fu/csr.scala:59:54
  wire        _io_out_r_csr_T_6 = io_in_csr_id == 32'h300;	// src/main/scala/rv32e/fu/csr.scala:71:60
  wire        _io_out_csr_addr_T_2 = io_in_op == 3'h2;	// src/main/scala/rv32e/fu/csr.scala:77:50
  wire        _io_out_r_csr_T = io_in_csr_id == 32'h305;	// src/main/scala/rv32e/fu/csr.scala:96:56
  always @(posedge clock) begin	// <stdin>:2378:11
    if (reset) begin	// <stdin>:2378:11
      reg_mepc <= 32'h0;	// src/main/scala/rv32e/fu/csr.scala:32:28
      reg_mcause <= 32'h0;	// src/main/scala/rv32e/fu/csr.scala:32:28, :33:28
      reg_mstatus <= 32'h0;	// src/main/scala/rv32e/fu/csr.scala:32:28, :34:28
      reg_mtvec <= 32'h0;	// src/main/scala/rv32e/fu/csr.scala:32:28, :35:28
    end
    else if (io_in_op == 3'h4) begin	// <stdin>:2377:3, src/main/scala/rv32e/fu/csr.scala:53:48
      reg_mepc <= {32{_io_out_r_csr_T_2}} & io_in_wdata | reg_mepc;	// src/main/scala/rv32e/fu/csr.scala:32:28, :59:54, :62:54
      reg_mcause <= {32{_io_out_r_csr_T_4}} & io_in_wdata | reg_mcause;	// src/main/scala/rv32e/fu/csr.scala:33:28, :47:58, :50:58
      reg_mstatus <= {32{_io_out_r_csr_T_6}} & io_in_wdata | reg_mstatus;	// src/main/scala/rv32e/fu/csr.scala:34:28, :71:60, :74:60
      reg_mtvec <= {32{_io_out_r_csr_T}} & io_in_wdata | reg_mtvec;	// src/main/scala/rv32e/fu/csr.scala:35:28, :96:56, :99:56
    end
    else begin	// src/main/scala/rv32e/fu/csr.scala:53:48
      automatic logic _reg_mtvec_T = io_in_op == 3'h3;	// src/main/scala/rv32e/fu/csr.scala:53:48
      if (_reg_mtvec_T) begin	// src/main/scala/rv32e/fu/csr.scala:53:48
        if (_io_out_r_csr_T_2)	// src/main/scala/rv32e/fu/csr.scala:59:54
          reg_mepc <= io_in_wdata;	// src/main/scala/rv32e/fu/csr.scala:32:28
        if (_io_out_r_csr_T_4)	// src/main/scala/rv32e/fu/csr.scala:47:58
          reg_mcause <= io_in_wdata;	// src/main/scala/rv32e/fu/csr.scala:33:28
        if (_io_out_r_csr_T_6)	// src/main/scala/rv32e/fu/csr.scala:71:60
          reg_mstatus <= io_in_wdata;	// src/main/scala/rv32e/fu/csr.scala:34:28
      end
      else begin	// src/main/scala/rv32e/fu/csr.scala:53:48
        if (_io_out_csr_addr_T) begin	// src/main/scala/rv32e/fu/csr.scala:53:48
          reg_mepc <= io_in_cur_pc;	// src/main/scala/rv32e/fu/csr.scala:32:28
          reg_mcause <= 32'hB;	// src/main/scala/rv32e/fu/csr.scala:33:28, :53:48
        end
        if (_io_out_csr_addr_T_2)	// src/main/scala/rv32e/fu/csr.scala:77:50
          reg_mstatus <=
            {1'h0,
             reg_mstatus[31:13],
             1'h0,
             reg_mstatus[10:8],
             1'h1,
             reg_mstatus[6:4],
             reg_mstatus[7],
             reg_mstatus[2:0]};	// src/main/scala/rv32e/fu/csr.scala:34:28, :53:48, :77:50, :78:{35,48}, :80:48, :82:48, :84:48, :90:49
        else if (_io_out_csr_addr_T)	// src/main/scala/rv32e/fu/csr.scala:53:48
          reg_mstatus <=
            {reg_mstatus[31:13],
             2'h3,
             reg_mstatus[10:8],
             reg_mstatus[3],
             reg_mstatus[6:4],
             1'h0,
             reg_mstatus[2:0]};	// <stdin>:2377:3, src/main/scala/rv32e/fu/csr.scala:34:28, :78:{35,48}, :80:48, :81:48, :82:48, :84:48
      end
      if (_reg_mtvec_T & _io_out_r_csr_T)	// src/main/scala/rv32e/fu/csr.scala:53:48, :96:56, :102:46
        reg_mtvec <= io_in_wdata;	// src/main/scala/rv32e/fu/csr.scala:35:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:2377:3
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:2377:3
      `FIRRTL_BEFORE_INITIAL	// <stdin>:2377:3
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:2377:3
      automatic logic [31:0] _RANDOM[0:3];	// <stdin>:2377:3
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:2377:3
        `INIT_RANDOM_PROLOG_	// <stdin>:2377:3
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:2377:3
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// <stdin>:2377:3
        end	// <stdin>:2377:3
        reg_mepc = _RANDOM[2'h0];	// <stdin>:2377:3, src/main/scala/rv32e/fu/csr.scala:32:28
        reg_mcause = _RANDOM[2'h1];	// <stdin>:2377:3, src/main/scala/rv32e/fu/csr.scala:33:28
        reg_mstatus = _RANDOM[2'h2];	// <stdin>:2377:3, src/main/scala/rv32e/fu/csr.scala:34:28
        reg_mtvec = _RANDOM[2'h3];	// <stdin>:2377:3, src/main/scala/rv32e/fu/csr.scala:35:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:2377:3
      `FIRRTL_AFTER_INITIAL	// <stdin>:2377:3
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_csr_br = _io_out_csr_addr_T_2 | _io_out_csr_addr_T;	// <stdin>:2377:3, src/main/scala/rv32e/fu/csr.scala:53:48, :77:50, :107:48
  assign io_out_csr_addr =
    _io_out_csr_addr_T_2 ? reg_mepc : _io_out_csr_addr_T ? reg_mtvec : 32'h0;	// <stdin>:2377:3, src/main/scala/rv32e/fu/csr.scala:32:28, :35:28, :53:48, :77:50, :112:47
  assign io_out_r_csr =
    _io_out_r_csr_T_6
      ? reg_mstatus
      : _io_out_r_csr_T_4
          ? reg_mcause
          : _io_out_r_csr_T_2 ? reg_mepc : _io_out_r_csr_T ? reg_mtvec : 32'h0;	// <stdin>:2377:3, src/main/scala/rv32e/fu/csr.scala:32:28, :33:28, :34:28, :35:28, :47:58, :59:54, :71:60, :96:56, :118:50
  assign io_out_difftest_mcause = reg_mcause;	// <stdin>:2377:3, src/main/scala/rv32e/fu/csr.scala:33:28
  assign io_out_difftest_mepc = reg_mepc;	// <stdin>:2377:3, src/main/scala/rv32e/fu/csr.scala:32:28
  assign io_out_difftest_mstatus = reg_mstatus;	// <stdin>:2377:3, src/main/scala/rv32e/fu/csr.scala:34:28
  assign io_out_difftest_mtvec = reg_mtvec;	// <stdin>:2377:3, src/main/scala/rv32e/fu/csr.scala:35:28
endmodule

// external module EbreakBB

module ebreak_moudle(	// <stdin>:2512:3
  input is_ebreak	// src/main/scala/rv32e/fu/ebreak.scala:19:23
);

  EbreakBB EbreakBB_i1 (	// src/main/scala/rv32e/fu/ebreak.scala:21:29
    .is_ebreak (is_ebreak)
  );
endmodule

// external module NotImplBB

module not_impl_moudle(	// <stdin>:2524:3
  input not_impl	// src/main/scala/rv32e/fu/not_impl.scala:19:22
);

  NotImplBB NotImplBB_i1 (	// src/main/scala/rv32e/fu/not_impl.scala:21:30
    .not_impl (not_impl)
  );
endmodule

module EXU(	// <stdin>:2532:3
  input         clock,	// <stdin>:2533:11
                reset,	// <stdin>:2534:11
                from_ISU_valid,	// src/main/scala/rv32e/EXU.scala:16:22
  input  [31:0] from_ISU_bits_imm,	// src/main/scala/rv32e/EXU.scala:16:22
                from_ISU_bits_pc,	// src/main/scala/rv32e/EXU.scala:16:22
                from_ISU_bits_rdata1,	// src/main/scala/rv32e/EXU.scala:16:22
                from_ISU_bits_rdata2,	// src/main/scala/rv32e/EXU.scala:16:22
  input  [4:0]  from_ISU_bits_rd,	// src/main/scala/rv32e/EXU.scala:16:22
  input         from_ISU_bits_ctrl_sig_reg_wen,	// src/main/scala/rv32e/EXU.scala:16:22
  input  [2:0]  from_ISU_bits_ctrl_sig_fu_op,	// src/main/scala/rv32e/EXU.scala:16:22
  input         from_ISU_bits_ctrl_sig_mem_wen,	// src/main/scala/rv32e/EXU.scala:16:22
                from_ISU_bits_ctrl_sig_is_ebreak,	// src/main/scala/rv32e/EXU.scala:16:22
                from_ISU_bits_ctrl_sig_not_impl,	// src/main/scala/rv32e/EXU.scala:16:22
  input  [1:0]  from_ISU_bits_ctrl_sig_src1_op,	// src/main/scala/rv32e/EXU.scala:16:22
                from_ISU_bits_ctrl_sig_src2_op,	// src/main/scala/rv32e/EXU.scala:16:22
  input  [3:0]  from_ISU_bits_ctrl_sig_alu_op,	// src/main/scala/rv32e/EXU.scala:16:22
                from_ISU_bits_ctrl_sig_lsu_op,	// src/main/scala/rv32e/EXU.scala:16:22
                from_ISU_bits_ctrl_sig_bru_op,	// src/main/scala/rv32e/EXU.scala:16:22
  input  [2:0]  from_ISU_bits_ctrl_sig_csr_op,	// src/main/scala/rv32e/EXU.scala:16:22
  input  [3:0]  from_ISU_bits_ctrl_sig_mdu_op,	// src/main/scala/rv32e/EXU.scala:16:22
  input         lsu_to_mem_req_ready,	// src/main/scala/rv32e/EXU.scala:20:31
                lsu_to_mem_resp_valid,	// src/main/scala/rv32e/EXU.scala:20:31
  input  [31:0] lsu_to_mem_resp_bits_rdata,	// src/main/scala/rv32e/EXU.scala:20:31
  input         lsu_to_mem_resp_bits_wresp,	// src/main/scala/rv32e/EXU.scala:20:31
  output        from_ISU_ready,	// src/main/scala/rv32e/EXU.scala:16:22
                to_WBU_valid,	// src/main/scala/rv32e/EXU.scala:17:22
  output [31:0] to_WBU_bits_alu_result,	// src/main/scala/rv32e/EXU.scala:17:22
                to_WBU_bits_mdu_result,	// src/main/scala/rv32e/EXU.scala:17:22
                to_WBU_bits_lsu_rdata,	// src/main/scala/rv32e/EXU.scala:17:22
                to_WBU_bits_csr_rdata,	// src/main/scala/rv32e/EXU.scala:17:22
                to_WBU_bits_pc,	// src/main/scala/rv32e/EXU.scala:17:22
  output        to_WBU_bits_reg_wen,	// src/main/scala/rv32e/EXU.scala:17:22
  output [4:0]  to_WBU_bits_rd,	// src/main/scala/rv32e/EXU.scala:17:22
  output [2:0]  to_WBU_bits_fu_op,	// src/main/scala/rv32e/EXU.scala:17:22
  output        to_IFU_bits_bru_ctrl_br,	// src/main/scala/rv32e/EXU.scala:18:22
  output [31:0] to_IFU_bits_bru_addr,	// src/main/scala/rv32e/EXU.scala:18:22
  output        to_IFU_bits_csr_ctrl_br,	// src/main/scala/rv32e/EXU.scala:18:22
  output [31:0] to_IFU_bits_csr_addr,	// src/main/scala/rv32e/EXU.scala:18:22
                difftest_mcause,	// src/main/scala/rv32e/EXU.scala:19:22
                difftest_mepc,	// src/main/scala/rv32e/EXU.scala:19:22
                difftest_mstatus,	// src/main/scala/rv32e/EXU.scala:19:22
                difftest_mtvec,	// src/main/scala/rv32e/EXU.scala:19:22
  output        lsu_to_mem_req_valid,	// src/main/scala/rv32e/EXU.scala:20:31
  output [31:0] lsu_to_mem_req_bits_addr,	// src/main/scala/rv32e/EXU.scala:20:31
                lsu_to_mem_req_bits_wdata,	// src/main/scala/rv32e/EXU.scala:20:31
  output [3:0]  lsu_to_mem_req_bits_cmd,	// src/main/scala/rv32e/EXU.scala:20:31
  output [31:0] lsu_to_mem_req_bits_wmask,	// src/main/scala/rv32e/EXU.scala:20:31
  output        lsu_to_mem_resp_ready	// src/main/scala/rv32e/EXU.scala:20:31
);

  wire        _Lsu_i_io_out_end;	// src/main/scala/rv32e/EXU.scala:25:35
  wire [31:0] _Alu_i_io_out_result;	// src/main/scala/rv32e/EXU.scala:22:35
  reg  [1:0]  state;	// src/main/scala/rv32e/EXU.scala:32:24
  wire        _from_ISU_ready_output = state == 2'h0;	// src/main/scala/rv32e/EXU.scala:32:24, :33:20
  always @(posedge clock) begin	// <stdin>:2533:11
    if (reset)	// <stdin>:2533:11
      state <= 2'h0;	// src/main/scala/rv32e/EXU.scala:32:24
    else begin	// <stdin>:2533:11
      automatic logic [3:0][1:0] _GEN;	// src/main/scala/rv32e/EXU.scala:32:24, :33:20, :35:34, :46:19, :50:19
      _GEN =
        {{state},
         {2'h0},
         {_Lsu_i_io_out_end ? 2'h2 : 2'h1},
         {_from_ISU_ready_output & from_ISU_valid
            ? (from_ISU_bits_ctrl_sig_fu_op == 3'h4 ? 2'h1 : 2'h2)
            : 2'h0}};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/EXU.scala:25:35, :32:24, :33:20, :35:34, :36:{52,73}, :37:27, :39:27, :42:23, :46:{19,25}, :50:19
      state <= _GEN[state];	// src/main/scala/rv32e/EXU.scala:32:24, :33:20, :35:34, :46:19, :50:19
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:2532:3
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:2532:3
      `FIRRTL_BEFORE_INITIAL	// <stdin>:2532:3
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:2532:3
      automatic logic [31:0] _RANDOM[0:0];	// <stdin>:2532:3
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:2532:3
        `INIT_RANDOM_PROLOG_	// <stdin>:2532:3
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:2532:3
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// <stdin>:2532:3
        state = _RANDOM[/*Zero width*/ 1'b0][1:0];	// <stdin>:2532:3, src/main/scala/rv32e/EXU.scala:32:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:2532:3
      `FIRRTL_AFTER_INITIAL	// <stdin>:2532:3
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Alu Alu_i (	// src/main/scala/rv32e/EXU.scala:22:35
    .io_in_src1
      (from_ISU_bits_ctrl_sig_src1_op == 2'h1
         ? from_ISU_bits_pc
         : from_ISU_bits_ctrl_sig_src1_op == 2'h2 ? from_ISU_bits_rdata1 : 32'h0),	// src/main/scala/rv32e/EXU.scala:37:27, :39:27, :59:73
    .io_in_src2
      ((&from_ISU_bits_ctrl_sig_src2_op)
         ? from_ISU_bits_imm
         : from_ISU_bits_ctrl_sig_src2_op == 2'h2 ? from_ISU_bits_rdata2 : 32'h0),	// src/main/scala/rv32e/EXU.scala:39:27, :59:73, :63:73
    .io_in_op      (from_ISU_bits_ctrl_sig_alu_op),
    .io_out_result (_Alu_i_io_out_result)
  );
  Mdu Mdu_i (	// src/main/scala/rv32e/EXU.scala:23:35
    .io_in_src1    (from_ISU_bits_rdata1),
    .io_in_src2    (from_ISU_bits_rdata2),
    .io_in_op      (from_ISU_bits_ctrl_sig_mdu_op),
    .io_out_result (to_WBU_bits_mdu_result)
  );
  Bru Bru_i (	// src/main/scala/rv32e/EXU.scala:24:35
    .io_in_src1     (from_ISU_bits_rdata1),
    .io_in_src2     (from_ISU_bits_rdata2),
    .io_in_op       (from_ISU_bits_ctrl_sig_bru_op),
    .io_out_ctrl_br (to_IFU_bits_bru_ctrl_br)
  );
  Lsu_simpleBus Lsu_i (	// src/main/scala/rv32e/EXU.scala:25:35
    .clock                  (clock),
    .reset                  (reset),
    .io_in_valid            (state == 2'h1),	// src/main/scala/rv32e/EXU.scala:32:24, :37:27, :79:53
    .io_in_mem_wen          (from_ISU_bits_ctrl_sig_mem_wen),
    .io_in_addr             (_Alu_i_io_out_result),	// src/main/scala/rv32e/EXU.scala:22:35
    .io_in_wdata            (from_ISU_bits_rdata2),
    .io_in_op               (from_ISU_bits_ctrl_sig_lsu_op),
    .to_mem_req_ready       (lsu_to_mem_req_ready),
    .to_mem_resp_valid      (lsu_to_mem_resp_valid),
    .to_mem_resp_bits_rdata (lsu_to_mem_resp_bits_rdata),
    .to_mem_resp_bits_wresp (lsu_to_mem_resp_bits_wresp),
    .io_out_rdata           (to_WBU_bits_lsu_rdata),
    .io_out_end             (_Lsu_i_io_out_end),
    .to_mem_req_valid       (lsu_to_mem_req_valid),
    .to_mem_req_bits_addr   (lsu_to_mem_req_bits_addr),
    .to_mem_req_bits_wdata  (lsu_to_mem_req_bits_wdata),
    .to_mem_req_bits_cmd    (lsu_to_mem_req_bits_cmd),
    .to_mem_req_bits_wmask  (lsu_to_mem_req_bits_wmask),
    .to_mem_resp_ready      (lsu_to_mem_resp_ready)
  );
  Csr Csr_i (	// src/main/scala/rv32e/EXU.scala:26:35
    .clock                   (clock),
    .reset                   (reset),
    .io_in_op                (from_ISU_bits_ctrl_sig_csr_op),
    .io_in_cur_pc            (from_ISU_bits_pc),
    .io_in_csr_id            (from_ISU_bits_imm),
    .io_in_wdata             (from_ISU_bits_rdata1),
    .io_out_csr_br           (to_IFU_bits_csr_ctrl_br),
    .io_out_csr_addr         (to_IFU_bits_csr_addr),
    .io_out_r_csr            (to_WBU_bits_csr_rdata),
    .io_out_difftest_mcause  (difftest_mcause),
    .io_out_difftest_mepc    (difftest_mepc),
    .io_out_difftest_mstatus (difftest_mstatus),
    .io_out_difftest_mtvec   (difftest_mtvec)
  );
  ebreak_moudle ebreak_moudle_i (	// src/main/scala/rv32e/EXU.scala:27:35
    .is_ebreak (from_ISU_bits_ctrl_sig_is_ebreak)
  );
  not_impl_moudle not_impl_moudle_i (	// src/main/scala/rv32e/EXU.scala:28:35
    .not_impl (from_ISU_bits_ctrl_sig_not_impl)
  );
  assign from_ISU_ready = _from_ISU_ready_output;	// <stdin>:2532:3, src/main/scala/rv32e/EXU.scala:33:20
  assign to_WBU_valid = state == 2'h2;	// <stdin>:2532:3, src/main/scala/rv32e/EXU.scala:32:24, :39:27, :54:48
  assign to_WBU_bits_alu_result = _Alu_i_io_out_result;	// <stdin>:2532:3, src/main/scala/rv32e/EXU.scala:22:35
  assign to_WBU_bits_pc = from_ISU_bits_pc;	// <stdin>:2532:3
  assign to_WBU_bits_reg_wen = from_ISU_bits_ctrl_sig_reg_wen;	// <stdin>:2532:3
  assign to_WBU_bits_rd = from_ISU_bits_rd;	// <stdin>:2532:3
  assign to_WBU_bits_fu_op = from_ISU_bits_ctrl_sig_fu_op;	// <stdin>:2532:3
  assign to_IFU_bits_bru_addr = _Alu_i_io_out_result;	// <stdin>:2532:3, src/main/scala/rv32e/EXU.scala:22:35
endmodule

module WBU(	// <stdin>:2641:3
  input         from_EXU_valid,	// src/main/scala/rv32e/WBU.scala:11:22
  input  [31:0] from_EXU_bits_alu_result,	// src/main/scala/rv32e/WBU.scala:11:22
                from_EXU_bits_mdu_result,	// src/main/scala/rv32e/WBU.scala:11:22
                from_EXU_bits_lsu_rdata,	// src/main/scala/rv32e/WBU.scala:11:22
                from_EXU_bits_csr_rdata,	// src/main/scala/rv32e/WBU.scala:11:22
                from_EXU_bits_pc,	// src/main/scala/rv32e/WBU.scala:11:22
  input         from_EXU_bits_reg_wen,	// src/main/scala/rv32e/WBU.scala:11:22
  input  [4:0]  from_EXU_bits_rd,	// src/main/scala/rv32e/WBU.scala:11:22
  input  [2:0]  from_EXU_bits_fu_op,	// src/main/scala/rv32e/WBU.scala:11:22
  output        to_ISU_bits_reg_wen,	// src/main/scala/rv32e/WBU.scala:12:22
  output [31:0] to_ISU_bits_wdata,	// src/main/scala/rv32e/WBU.scala:12:22
  output [4:0]  to_ISU_bits_rd,	// src/main/scala/rv32e/WBU.scala:12:22
  output        to_IFU_valid	// src/main/scala/rv32e/WBU.scala:13:22
);

  wire [7:0][31:0] _GEN =
    {{32'h0},
     {32'h0},
     {from_EXU_bits_csr_rdata},
     {from_EXU_bits_lsu_rdata},
     {from_EXU_bits_pc + 32'h4},
     {from_EXU_bits_mdu_result},
     {from_EXU_bits_alu_result},
     {32'h0}};	// src/main/scala/rv32e/WBU.scala:22:63, :25:47
  assign to_ISU_bits_reg_wen = from_EXU_valid & from_EXU_bits_reg_wen;	// <stdin>:2641:3, src/main/scala/rv32e/WBU.scala:19:31
  assign to_ISU_bits_wdata = _GEN[from_EXU_bits_fu_op];	// <stdin>:2641:3, src/main/scala/rv32e/WBU.scala:22:63
  assign to_ISU_bits_rd = from_EXU_bits_rd;	// <stdin>:2641:3
  assign to_IFU_valid = from_EXU_valid;	// <stdin>:2641:3
endmodule

module IFU_simpleBus(	// <stdin>:2669:3
  input         clock,	// <stdin>:2670:11
                reset,	// <stdin>:2671:11
                to_IDU_ready,	// src/main/scala/rv32e/IFU.scala:189:24
                from_EXU_bits_bru_ctrl_br,	// src/main/scala/rv32e/IFU.scala:190:24
  input  [31:0] from_EXU_bits_bru_addr,	// src/main/scala/rv32e/IFU.scala:190:24
  input         from_EXU_bits_csr_ctrl_br,	// src/main/scala/rv32e/IFU.scala:190:24
  input  [31:0] from_EXU_bits_csr_addr,	// src/main/scala/rv32e/IFU.scala:190:24
  input         from_WBU_valid,	// src/main/scala/rv32e/IFU.scala:191:24
                to_mem_req_ready,	// src/main/scala/rv32e/IFU.scala:192:24
                to_mem_resp_valid,	// src/main/scala/rv32e/IFU.scala:192:24
  input  [31:0] to_mem_resp_bits_rdata,	// src/main/scala/rv32e/IFU.scala:192:24
  output        to_IDU_valid,	// src/main/scala/rv32e/IFU.scala:189:24
  output [31:0] to_IDU_bits_inst,	// src/main/scala/rv32e/IFU.scala:189:24
                to_IDU_bits_pc,	// src/main/scala/rv32e/IFU.scala:189:24
  output        to_mem_req_valid,	// src/main/scala/rv32e/IFU.scala:192:24
  output [31:0] to_mem_req_bits_addr	// src/main/scala/rv32e/IFU.scala:192:24
);

  reg  [31:0] reg_PC;	// src/main/scala/rv32e/IFU.scala:194:26
  reg  [1:0]  state_ifu;	// src/main/scala/rv32e/IFU.scala:210:28
  wire        _to_mem_req_valid_output = state_ifu == 2'h0;	// <stdin>:2669:3, src/main/scala/rv32e/IFU.scala:210:28, :211:44
  wire        _to_mem_resp_ready_T_1 = state_ifu == 2'h1;	// <stdin>:2669:3, src/main/scala/rv32e/IFU.scala:210:28, :211:44
  wire        _to_IDU_valid_output = state_ifu == 2'h2;	// <stdin>:2669:3, src/main/scala/rv32e/IFU.scala:210:28, :211:44
  always @(posedge clock) begin	// <stdin>:2670:11
    if (reset) begin	// <stdin>:2670:11
      reg_PC <= 32'h80000000;	// src/main/scala/rv32e/IFU.scala:194:26
      state_ifu <= 2'h0;	// <stdin>:2669:3, src/main/scala/rv32e/IFU.scala:210:28
    end
    else begin	// <stdin>:2670:11
      automatic logic _state_ifu_T_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      _state_ifu_T_4 = _to_IDU_valid_output & from_WBU_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/IFU.scala:211:44
      if (_state_ifu_T_4) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (from_EXU_bits_bru_ctrl_br)	// src/main/scala/rv32e/IFU.scala:190:24
          reg_PC <= from_EXU_bits_bru_addr;	// src/main/scala/rv32e/IFU.scala:194:26
        else if (from_EXU_bits_csr_ctrl_br)	// src/main/scala/rv32e/IFU.scala:190:24
          reg_PC <= from_EXU_bits_csr_addr;	// src/main/scala/rv32e/IFU.scala:194:26
        else	// src/main/scala/rv32e/IFU.scala:190:24
          reg_PC <= reg_PC + 32'h4;	// src/main/scala/rv32e/IFU.scala:194:26, :202:27
      end
      if (_to_IDU_valid_output)	// src/main/scala/rv32e/IFU.scala:211:44
        state_ifu <= {~_state_ifu_T_4, 1'h0};	// <stdin>:2669:3, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/IFU.scala:210:28, :214:28
      else if (_to_mem_resp_ready_T_1) begin	// src/main/scala/rv32e/IFU.scala:211:44
        if (_to_mem_resp_ready_T_1 & to_mem_resp_valid)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/IFU.scala:211:44
          state_ifu <= 2'h2;	// <stdin>:2669:3, src/main/scala/rv32e/IFU.scala:210:28
        else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
          state_ifu <= 2'h1;	// <stdin>:2669:3, src/main/scala/rv32e/IFU.scala:210:28
      end
      else	// src/main/scala/rv32e/IFU.scala:211:44
        state_ifu <= {1'h0, _to_mem_req_valid_output & to_mem_req_ready};	// <stdin>:2669:3, src/main/scala/rv32e/IFU.scala:210:28, :211:44, :212:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:2669:3
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:2669:3
      `FIRRTL_BEFORE_INITIAL	// <stdin>:2669:3
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:2669:3
      automatic logic [31:0] _RANDOM[0:1];	// <stdin>:2669:3
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:2669:3
        `INIT_RANDOM_PROLOG_	// <stdin>:2669:3
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:2669:3
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// <stdin>:2669:3
        end	// <stdin>:2669:3
        reg_PC = _RANDOM[1'h0];	// <stdin>:2669:3, src/main/scala/rv32e/IFU.scala:194:26
        state_ifu = _RANDOM[1'h1][1:0];	// <stdin>:2669:3, src/main/scala/rv32e/IFU.scala:210:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:2669:3
      `FIRRTL_AFTER_INITIAL	// <stdin>:2669:3
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign to_IDU_valid = _to_IDU_valid_output;	// <stdin>:2669:3, src/main/scala/rv32e/IFU.scala:211:44
  assign to_IDU_bits_inst =
    to_IDU_ready & _to_IDU_valid_output ? to_mem_resp_bits_rdata : 32'h13;	// <stdin>:2669:3, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/IFU.scala:211:44, :227:28
  assign to_IDU_bits_pc = reg_PC;	// <stdin>:2669:3, src/main/scala/rv32e/IFU.scala:194:26
  assign to_mem_req_valid = _to_mem_req_valid_output;	// <stdin>:2669:3, src/main/scala/rv32e/IFU.scala:211:44
  assign to_mem_req_bits_addr = reg_PC;	// <stdin>:2669:3, src/main/scala/rv32e/IFU.scala:194:26
endmodule

// VCS coverage exclude_file
module dataArray_128x32(	// src/main/scala/rv32e/cache/icache.scala:226:33
  input  [6:0]  R0_addr,
  input         R0_en,
                R0_clk,
  input  [6:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data,
  output [31:0] R0_data
);

  reg [31:0] Memory[0:127];	// src/main/scala/rv32e/cache/icache.scala:226:33
  reg        _R0_en_d0;	// src/main/scala/rv32e/cache/icache.scala:226:33
  reg [6:0]  _R0_addr_d0;	// src/main/scala/rv32e/cache/icache.scala:226:33
  always @(posedge R0_clk) begin	// src/main/scala/rv32e/cache/icache.scala:226:33
    _R0_en_d0 <= R0_en;	// src/main/scala/rv32e/cache/icache.scala:226:33
    _R0_addr_d0 <= R0_addr;	// src/main/scala/rv32e/cache/icache.scala:226:33
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/rv32e/cache/icache.scala:226:33
    if (W0_en)	// src/main/scala/rv32e/cache/icache.scala:226:33
      Memory[W0_addr] <= W0_data;	// src/main/scala/rv32e/cache/icache.scala:226:33
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/rv32e/cache/icache.scala:226:33
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/rv32e/cache/icache.scala:226:33
      reg [31:0] _RANDOM;	// src/main/scala/rv32e/cache/icache.scala:226:33
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// src/main/scala/rv32e/cache/icache.scala:226:33
    initial begin	// src/main/scala/rv32e/cache/icache.scala:226:33
      `INIT_RANDOM_PROLOG_	// src/main/scala/rv32e/cache/icache.scala:226:33
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/rv32e/cache/icache.scala:226:33
        for (logic [7:0] i = 8'h0; i < 8'h80; i += 8'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/rv32e/cache/icache.scala:226:33
          Memory[i[6:0]] = _RANDOM_MEM;	// src/main/scala/rv32e/cache/icache.scala:226:33
        end	// src/main/scala/rv32e/cache/icache.scala:226:33
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/rv32e/cache/icache.scala:226:33
        _RANDOM = {`RANDOM};	// src/main/scala/rv32e/cache/icache.scala:226:33
        _R0_en_d0 = _RANDOM[0];	// src/main/scala/rv32e/cache/icache.scala:226:33
        _R0_addr_d0 = _RANDOM[7:1];	// src/main/scala/rv32e/cache/icache.scala:226:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 32'bx;	// src/main/scala/rv32e/cache/icache.scala:226:33
endmodule

module Icache_SimpleBus(	// <stdin>:2731:3
  input         clock,	// <stdin>:2732:11
                reset,	// <stdin>:2733:11
                from_ifu_req_valid,	// src/main/scala/rv32e/cache/icache.scala:213:22
  input  [31:0] from_ifu_req_bits_addr,	// src/main/scala/rv32e/cache/icache.scala:213:22
  input         to_sram_ar_ready,	// src/main/scala/rv32e/cache/icache.scala:214:22
                to_sram_r_valid,	// src/main/scala/rv32e/cache/icache.scala:214:22
  input  [31:0] to_sram_r_bits_data,	// src/main/scala/rv32e/cache/icache.scala:214:22
  input         to_sram_r_bits_last,	// src/main/scala/rv32e/cache/icache.scala:214:22
  output        from_ifu_req_ready,	// src/main/scala/rv32e/cache/icache.scala:213:22
                from_ifu_resp_valid,	// src/main/scala/rv32e/cache/icache.scala:213:22
  output [31:0] from_ifu_resp_bits_rdata,	// src/main/scala/rv32e/cache/icache.scala:213:22
  output        to_sram_ar_valid,	// src/main/scala/rv32e/cache/icache.scala:214:22
  output [31:0] to_sram_ar_bits_addr,	// src/main/scala/rv32e/cache/icache.scala:214:22
  output [7:0]  to_sram_ar_bits_len,	// src/main/scala/rv32e/cache/icache.scala:214:22
  output        to_sram_r_ready	// src/main/scala/rv32e/cache/icache.scala:214:22
);

  wire              _to_sram_r_ready_output;	// src/main/scala/rv32e/cache/icache.scala:297:61
  wire [31:0]       _dataArray_ext_R0_data;	// src/main/scala/rv32e/cache/icache.scala:226:33
  reg               replace_set;	// src/main/scala/rv32e/cache/icache.scala:216:30
  reg               random_num;	// src/main/scala/rv32e/cache/icache.scala:222:29
  reg  [23:0]       tagArray_0_0;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_0_1;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_0_2;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_0_3;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_0_4;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_0_5;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_0_6;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_0_7;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_0_8;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_0_9;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_0_10;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_0_11;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_0_12;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_0_13;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_0_14;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_0_15;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_1_0;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_1_1;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_1_2;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_1_3;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_1_4;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_1_5;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_1_6;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_1_7;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_1_8;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_1_9;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_1_10;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_1_11;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_1_12;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_1_13;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_1_14;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg  [23:0]       tagArray_1_15;	// src/main/scala/rv32e/cache/icache.scala:227:29
  reg               validArray_0_0;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_0_1;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_0_2;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_0_3;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_0_4;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_0_5;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_0_6;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_0_7;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_0_8;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_0_9;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_0_10;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_0_11;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_0_12;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_0_13;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_0_14;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_0_15;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_1_0;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_1_1;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_1_2;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_1_3;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_1_4;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_1_5;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_1_6;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_1_7;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_1_8;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_1_9;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_1_10;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_1_11;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_1_12;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_1_13;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_1_14;	// src/main/scala/rv32e/cache/icache.scala:228:29
  reg               validArray_1_15;	// src/main/scala/rv32e/cache/icache.scala:228:29
  wire [15:0][23:0] _GEN =
    {{tagArray_0_15},
     {tagArray_0_14},
     {tagArray_0_13},
     {tagArray_0_12},
     {tagArray_0_11},
     {tagArray_0_10},
     {tagArray_0_9},
     {tagArray_0_8},
     {tagArray_0_7},
     {tagArray_0_6},
     {tagArray_0_5},
     {tagArray_0_4},
     {tagArray_0_3},
     {tagArray_0_2},
     {tagArray_0_1},
     {tagArray_0_0}};	// src/main/scala/rv32e/cache/icache.scala:227:29, :231:14
  wire [15:0]       _GEN_0 =
    {{validArray_0_15},
     {validArray_0_14},
     {validArray_0_13},
     {validArray_0_12},
     {validArray_0_11},
     {validArray_0_10},
     {validArray_0_9},
     {validArray_0_8},
     {validArray_0_7},
     {validArray_0_6},
     {validArray_0_5},
     {validArray_0_4},
     {validArray_0_3},
     {validArray_0_2},
     {validArray_0_1},
     {validArray_0_0}};	// src/main/scala/rv32e/cache/icache.scala:228:29, :231:44
  wire [15:0][23:0] _GEN_1 =
    {{tagArray_1_15},
     {tagArray_1_14},
     {tagArray_1_13},
     {tagArray_1_12},
     {tagArray_1_11},
     {tagArray_1_10},
     {tagArray_1_9},
     {tagArray_1_8},
     {tagArray_1_7},
     {tagArray_1_6},
     {tagArray_1_5},
     {tagArray_1_4},
     {tagArray_1_3},
     {tagArray_1_2},
     {tagArray_1_1},
     {tagArray_1_0}};	// src/main/scala/rv32e/cache/icache.scala:227:29, :231:14
  wire [23:0]       _GEN_2 = _GEN_1[from_ifu_req_bits_addr[7:4]];	// src/main/scala/rv32e/cache/icache.scala:218:45, :231:14
  wire [15:0]       _GEN_3 =
    {{validArray_1_15},
     {validArray_1_14},
     {validArray_1_13},
     {validArray_1_12},
     {validArray_1_11},
     {validArray_1_10},
     {validArray_1_9},
     {validArray_1_8},
     {validArray_1_7},
     {validArray_1_6},
     {validArray_1_5},
     {validArray_1_4},
     {validArray_1_3},
     {validArray_1_2},
     {validArray_1_1},
     {validArray_1_0}};	// src/main/scala/rv32e/cache/icache.scala:228:29, :231:44
  wire              hit =
    from_ifu_req_bits_addr[31:8] == _GEN[from_ifu_req_bits_addr[7:4]]
    & _GEN_0[from_ifu_req_bits_addr[7:4]] | from_ifu_req_bits_addr[31:8] == _GEN_2
    & _GEN_3[from_ifu_req_bits_addr[7:4]];	// src/main/scala/rv32e/cache/icache.scala:218:45, :219:45, :231:{14,44}, :233:33
  reg  [1:0]        off;	// src/main/scala/rv32e/cache/icache.scala:242:24
  reg  [2:0]        state_cache;	// src/main/scala/rv32e/cache/icache.scala:245:30
  wire              _from_ifu_req_ready_output = state_cache == 3'h0;	// src/main/scala/rv32e/cache/icache.scala:245:30, :246:26
  wire              _GEN_4 =
    state_cache == 3'h3 & _to_sram_r_ready_output & to_sram_r_valid;	// src/main/scala/rv32e/cache/icache.scala:242:24, :245:30, :246:26, :259:31, :266:{25,31}, :297:61
  wire              _to_sram_ar_valid_output = state_cache == 3'h2;	// src/main/scala/rv32e/cache/icache.scala:245:30, :249:35, :292:61
  assign _to_sram_r_ready_output = state_cache == 3'h3;	// src/main/scala/rv32e/cache/icache.scala:245:30, :259:31, :297:61
  always @(posedge clock) begin	// <stdin>:2732:11
    if (reset) begin	// <stdin>:2732:11
      replace_set <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:216:30
      random_num <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:222:29
      tagArray_0_0 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_0_1 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_0_2 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_0_3 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_0_4 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_0_5 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_0_6 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_0_7 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_0_8 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_0_9 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_0_10 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_0_11 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_0_12 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_0_13 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_0_14 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_0_15 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_1_0 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_1_1 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_1_2 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_1_3 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_1_4 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_1_5 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_1_6 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_1_7 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_1_8 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_1_9 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_1_10 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_1_11 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_1_12 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_1_13 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_1_14 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      tagArray_1_15 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:227:{29,63}
      validArray_0_0 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_0_1 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_0_2 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_0_3 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_0_4 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_0_5 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_0_6 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_0_7 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_0_8 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_0_9 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_0_10 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_0_11 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_0_12 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_0_13 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_0_14 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_0_15 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_1_0 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_1_1 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_1_2 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_1_3 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_1_4 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_1_5 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_1_6 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_1_7 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_1_8 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_1_9 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_1_10 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_1_11 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_1_12 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_1_13 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_1_14 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      validArray_1_15 <= 1'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
      off <= 2'h0;	// src/main/scala/rv32e/cache/icache.scala:242:24
      state_cache <= 3'h0;	// src/main/scala/rv32e/cache/icache.scala:245:30
    end
    else begin	// <stdin>:2732:11
      automatic logic            _GEN_5;	// src/main/scala/rv32e/cache/icache.scala:246:26
      automatic logic            _GEN_6;	// src/main/scala/rv32e/cache/icache.scala:216:30, :246:26
      automatic logic            _GEN_7 = from_ifu_req_bits_addr[7:4] == 4'h0;	// src/main/scala/rv32e/cache/icache.scala:218:45, :282:50
      automatic logic            _GEN_8;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_9 = from_ifu_req_bits_addr[7:4] == 4'h1;	// src/main/scala/rv32e/cache/icache.scala:218:45, :282:50
      automatic logic            _GEN_10;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_11 = from_ifu_req_bits_addr[7:4] == 4'h2;	// src/main/scala/rv32e/cache/icache.scala:218:45, :282:50
      automatic logic            _GEN_12;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_13 = from_ifu_req_bits_addr[7:4] == 4'h3;	// src/main/scala/rv32e/cache/icache.scala:218:45, :282:50
      automatic logic            _GEN_14;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_15 = from_ifu_req_bits_addr[7:4] == 4'h4;	// src/main/scala/rv32e/cache/icache.scala:218:45, :282:50
      automatic logic            _GEN_16;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_17 = from_ifu_req_bits_addr[7:4] == 4'h5;	// src/main/scala/rv32e/cache/icache.scala:218:45, :282:50
      automatic logic            _GEN_18;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_19 = from_ifu_req_bits_addr[7:4] == 4'h6;	// src/main/scala/rv32e/cache/icache.scala:218:45, :282:50
      automatic logic            _GEN_20;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_21 = from_ifu_req_bits_addr[7:4] == 4'h7;	// src/main/scala/rv32e/cache/icache.scala:218:45, :282:50
      automatic logic            _GEN_22;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_23 = from_ifu_req_bits_addr[7:4] == 4'h8;	// src/main/scala/rv32e/cache/icache.scala:218:45, :282:50
      automatic logic            _GEN_24;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_25 = from_ifu_req_bits_addr[7:4] == 4'h9;	// src/main/scala/rv32e/cache/icache.scala:218:45, :282:50
      automatic logic            _GEN_26;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_27 = from_ifu_req_bits_addr[7:4] == 4'hA;	// src/main/scala/rv32e/cache/icache.scala:218:45, :282:50
      automatic logic            _GEN_28;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_29 = from_ifu_req_bits_addr[7:4] == 4'hB;	// src/main/scala/rv32e/cache/icache.scala:218:45, :282:50
      automatic logic            _GEN_30;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_31 = from_ifu_req_bits_addr[7:4] == 4'hC;	// src/main/scala/rv32e/cache/icache.scala:218:45, :282:50
      automatic logic            _GEN_32;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_33 = from_ifu_req_bits_addr[7:4] == 4'hD;	// src/main/scala/rv32e/cache/icache.scala:218:45, :282:50
      automatic logic            _GEN_34;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_35 = from_ifu_req_bits_addr[7:4] == 4'hE;	// src/main/scala/rv32e/cache/icache.scala:218:45, :282:50
      automatic logic            _GEN_36;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_37;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_38;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_39;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_40;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_41;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_42;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_43;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_44;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_45;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_46;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_47;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_48;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_49;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_50;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_51;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_52;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic            _GEN_53;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      automatic logic [7:0][2:0] _GEN_54;	// src/main/scala/rv32e/cache/icache.scala:245:30, :246:26, :248:38, :255:25, :259:25, :265:25, :271:25
      _GEN_5 = state_cache == 3'h2;	// src/main/scala/rv32e/cache/icache.scala:245:30, :246:26, :249:35
      _GEN_6 = _from_ifu_req_ready_output | state_cache == 3'h1;	// src/main/scala/rv32e/cache/icache.scala:216:30, :245:30, :246:26, :249:35
      _GEN_8 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_7;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_10 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_9;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_12 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_11;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_14 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_13;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_16 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_15;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_18 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_17;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_20 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_19;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_22 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_21;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_24 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_23;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_26 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_25;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_28 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_27;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_30 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_29;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_32 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_31;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_34 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_33;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_36 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_35;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_37 =
        _GEN_4 & to_sram_r_bits_last & ~replace_set & (&(from_ifu_req_bits_addr[7:4]));	// src/main/scala/rv32e/cache/icache.scala:216:30, :218:45, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_38 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_7;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_39 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_9;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_40 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_11;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_41 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_13;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_42 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_15;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_43 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_17;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_44 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_19;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_45 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_21;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_46 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_23;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_47 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_25;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_48 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_27;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_49 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_29;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_50 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_31;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_51 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_33;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_52 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_35;	// src/main/scala/rv32e/cache/icache.scala:216:30, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      _GEN_53 =
        _GEN_4 & to_sram_r_bits_last & replace_set & (&(from_ifu_req_bits_addr[7:4]));	// src/main/scala/rv32e/cache/icache.scala:216:30, :218:45, :228:29, :242:24, :246:26, :266:{25,31}, :279:58, :281:35, :282:50
      if (_GEN_6 | ~_GEN_5) begin	// src/main/scala/rv32e/cache/icache.scala:216:30, :246:26
      end
      else	// src/main/scala/rv32e/cache/icache.scala:216:30, :246:26
        replace_set <= random_num;	// src/main/scala/rv32e/cache/icache.scala:216:30, :222:29
      random_num <= random_num - 1'h1;	// src/main/scala/rv32e/cache/icache.scala:222:29, :223:29
      if (_GEN_8)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_0_0 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_10)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_0_1 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_12)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_0_2 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_14)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_0_3 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_16)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_0_4 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_18)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_0_5 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_20)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_0_6 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_22)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_0_7 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_24)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_0_8 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_26)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_0_9 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_28)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_0_10 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_30)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_0_11 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_32)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_0_12 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_34)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_0_13 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_36)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_0_14 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_37)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_0_15 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_38)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_1_0 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_39)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_1_1 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_40)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_1_2 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_41)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_1_3 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_42)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_1_4 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_43)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_1_5 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_44)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_1_6 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_45)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_1_7 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_46)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_1_8 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_47)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_1_9 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_48)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_1_10 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_49)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_1_11 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_50)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_1_12 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_51)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_1_13 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_52)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_1_14 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      if (_GEN_53)	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
        tagArray_1_15 <= from_ifu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:219:45, :227:29
      validArray_0_0 <= _GEN_8 | validArray_0_0;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_0_1 <= _GEN_10 | validArray_0_1;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_0_2 <= _GEN_12 | validArray_0_2;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_0_3 <= _GEN_14 | validArray_0_3;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_0_4 <= _GEN_16 | validArray_0_4;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_0_5 <= _GEN_18 | validArray_0_5;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_0_6 <= _GEN_20 | validArray_0_6;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_0_7 <= _GEN_22 | validArray_0_7;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_0_8 <= _GEN_24 | validArray_0_8;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_0_9 <= _GEN_26 | validArray_0_9;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_0_10 <= _GEN_28 | validArray_0_10;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_0_11 <= _GEN_30 | validArray_0_11;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_0_12 <= _GEN_32 | validArray_0_12;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_0_13 <= _GEN_34 | validArray_0_13;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_0_14 <= _GEN_36 | validArray_0_14;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_0_15 <= _GEN_37 | validArray_0_15;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_1_0 <= _GEN_38 | validArray_1_0;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_1_1 <= _GEN_39 | validArray_1_1;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_1_2 <= _GEN_40 | validArray_1_2;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_1_3 <= _GEN_41 | validArray_1_3;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_1_4 <= _GEN_42 | validArray_1_4;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_1_5 <= _GEN_43 | validArray_1_5;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_1_6 <= _GEN_44 | validArray_1_6;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_1_7 <= _GEN_45 | validArray_1_7;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_1_8 <= _GEN_46 | validArray_1_8;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_1_9 <= _GEN_47 | validArray_1_9;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_1_10 <= _GEN_48 | validArray_1_10;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_1_11 <= _GEN_49 | validArray_1_11;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_1_12 <= _GEN_50 | validArray_1_12;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_1_13 <= _GEN_51 | validArray_1_13;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_1_14 <= _GEN_52 | validArray_1_14;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      validArray_1_15 <= _GEN_53 | validArray_1_15;	// src/main/scala/rv32e/cache/icache.scala:228:29, :279:58, :281:35, :282:50
      if (~_GEN_6) begin	// src/main/scala/rv32e/cache/icache.scala:216:30, :246:26
        if (_GEN_5)	// src/main/scala/rv32e/cache/icache.scala:246:26
          off <= 2'h0;	// src/main/scala/rv32e/cache/icache.scala:242:24
        else if (_GEN_4)	// src/main/scala/rv32e/cache/icache.scala:242:24, :246:26, :266:{25,31}
          off <= off + 2'h1;	// src/main/scala/rv32e/cache/icache.scala:242:24, :259:31, :266:51
      end
      _GEN_54 =
        {{state_cache},
         {state_cache},
         {state_cache},
         {3'h1},
         {to_sram_r_bits_last ? 3'h4 : 3'h3},
         {{2'h1, to_sram_ar_ready & _to_sram_ar_valid_output}},
         {3'h0},
         {_from_ifu_req_ready_output & from_ifu_req_valid ? (hit ? 3'h1 : 3'h2) : 3'h0}};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/cache/icache.scala:233:33, :245:30, :246:26, :248:38, :249:{29,35}, :251:29, :255:25, :259:{25,31}, :265:{25,31}, :271:25, :292:61
      state_cache <= _GEN_54[state_cache];	// src/main/scala/rv32e/cache/icache.scala:245:30, :246:26, :248:38, :255:25, :259:25, :265:25, :271:25
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:2731:3
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:2731:3
      `FIRRTL_BEFORE_INITIAL	// <stdin>:2731:3
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:2731:3
      automatic logic [31:0] _RANDOM[0:25];	// <stdin>:2731:3
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:2731:3
        `INIT_RANDOM_PROLOG_	// <stdin>:2731:3
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:2731:3
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// <stdin>:2731:3
        end	// <stdin>:2731:3
        replace_set = _RANDOM[5'h0][0];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:216:30
        random_num = _RANDOM[5'h0][1];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:216:30, :222:29
        tagArray_0_0 = _RANDOM[5'h0][25:2];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:216:30, :227:29
        tagArray_0_1 = {_RANDOM[5'h0][31:26], _RANDOM[5'h1][17:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:216:30, :227:29
        tagArray_0_2 = {_RANDOM[5'h1][31:18], _RANDOM[5'h2][9:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_0_3 = {_RANDOM[5'h2][31:10], _RANDOM[5'h3][1:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_0_4 = _RANDOM[5'h3][25:2];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_0_5 = {_RANDOM[5'h3][31:26], _RANDOM[5'h4][17:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_0_6 = {_RANDOM[5'h4][31:18], _RANDOM[5'h5][9:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_0_7 = {_RANDOM[5'h5][31:10], _RANDOM[5'h6][1:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_0_8 = _RANDOM[5'h6][25:2];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_0_9 = {_RANDOM[5'h6][31:26], _RANDOM[5'h7][17:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_0_10 = {_RANDOM[5'h7][31:18], _RANDOM[5'h8][9:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_0_11 = {_RANDOM[5'h8][31:10], _RANDOM[5'h9][1:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_0_12 = _RANDOM[5'h9][25:2];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_0_13 = {_RANDOM[5'h9][31:26], _RANDOM[5'hA][17:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_0_14 = {_RANDOM[5'hA][31:18], _RANDOM[5'hB][9:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_0_15 = {_RANDOM[5'hB][31:10], _RANDOM[5'hC][1:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_1_0 = _RANDOM[5'hC][25:2];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_1_1 = {_RANDOM[5'hC][31:26], _RANDOM[5'hD][17:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_1_2 = {_RANDOM[5'hD][31:18], _RANDOM[5'hE][9:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_1_3 = {_RANDOM[5'hE][31:10], _RANDOM[5'hF][1:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_1_4 = _RANDOM[5'hF][25:2];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_1_5 = {_RANDOM[5'hF][31:26], _RANDOM[5'h10][17:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_1_6 = {_RANDOM[5'h10][31:18], _RANDOM[5'h11][9:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_1_7 = {_RANDOM[5'h11][31:10], _RANDOM[5'h12][1:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_1_8 = _RANDOM[5'h12][25:2];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_1_9 = {_RANDOM[5'h12][31:26], _RANDOM[5'h13][17:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_1_10 = {_RANDOM[5'h13][31:18], _RANDOM[5'h14][9:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_1_11 = {_RANDOM[5'h14][31:10], _RANDOM[5'h15][1:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_1_12 = _RANDOM[5'h15][25:2];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_1_13 = {_RANDOM[5'h15][31:26], _RANDOM[5'h16][17:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_1_14 = {_RANDOM[5'h16][31:18], _RANDOM[5'h17][9:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        tagArray_1_15 = {_RANDOM[5'h17][31:10], _RANDOM[5'h18][1:0]};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29
        validArray_0_0 = _RANDOM[5'h18][2];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_0_1 = _RANDOM[5'h18][3];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_0_2 = _RANDOM[5'h18][4];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_0_3 = _RANDOM[5'h18][5];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_0_4 = _RANDOM[5'h18][6];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_0_5 = _RANDOM[5'h18][7];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_0_6 = _RANDOM[5'h18][8];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_0_7 = _RANDOM[5'h18][9];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_0_8 = _RANDOM[5'h18][10];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_0_9 = _RANDOM[5'h18][11];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_0_10 = _RANDOM[5'h18][12];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_0_11 = _RANDOM[5'h18][13];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_0_12 = _RANDOM[5'h18][14];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_0_13 = _RANDOM[5'h18][15];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_0_14 = _RANDOM[5'h18][16];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_0_15 = _RANDOM[5'h18][17];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_1_0 = _RANDOM[5'h18][18];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_1_1 = _RANDOM[5'h18][19];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_1_2 = _RANDOM[5'h18][20];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_1_3 = _RANDOM[5'h18][21];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_1_4 = _RANDOM[5'h18][22];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_1_5 = _RANDOM[5'h18][23];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_1_6 = _RANDOM[5'h18][24];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_1_7 = _RANDOM[5'h18][25];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_1_8 = _RANDOM[5'h18][26];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_1_9 = _RANDOM[5'h18][27];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_1_10 = _RANDOM[5'h18][28];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_1_11 = _RANDOM[5'h18][29];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_1_12 = _RANDOM[5'h18][30];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_1_13 = _RANDOM[5'h18][31];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:227:29, :228:29
        validArray_1_14 = _RANDOM[5'h19][0];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
        validArray_1_15 = _RANDOM[5'h19][1];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29
        off = _RANDOM[5'h19][3:2];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29, :242:24
        state_cache = _RANDOM[5'h19][6:4];	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:228:29, :245:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:2731:3
      `FIRRTL_AFTER_INITIAL	// <stdin>:2731:3
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  dataArray_128x32 dataArray_ext (	// src/main/scala/rv32e/cache/icache.scala:226:33
    .R0_addr ({_GEN_2 == from_ifu_req_bits_addr[31:8], from_ifu_req_bits_addr[7:2]}),	// src/main/scala/rv32e/cache/icache.scala:219:45, :231:14, :238:36, :240:27
    .R0_en   (1'h1),	// <stdin>:2731:3
    .R0_clk  (clock),
    .W0_addr ({replace_set, from_ifu_req_bits_addr[7:4], off}),	// src/main/scala/rv32e/cache/icache.scala:216:30, :218:45, :242:24, :278:31
    .W0_en   (_GEN_4),	// src/main/scala/rv32e/cache/icache.scala:242:24, :246:26, :266:{25,31}
    .W0_clk  (clock),
    .W0_data (to_sram_r_bits_data),
    .R0_data (_dataArray_ext_R0_data)
  );
  assign from_ifu_req_ready = _from_ifu_req_ready_output;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:246:26
  assign from_ifu_resp_valid = state_cache == 3'h1;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:245:30, :249:35, :288:64
  assign from_ifu_resp_bits_rdata = hit ? _dataArray_ext_R0_data : 32'h13;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:226:33, :233:33, :289:36
  assign to_sram_ar_valid = _to_sram_ar_valid_output;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:292:61
  assign to_sram_ar_bits_addr =
    _to_sram_ar_valid_output ? {from_ifu_req_bits_addr[31:4], 4'h0} : 32'h0;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:265:31, :282:50, :292:61, :293:{57,95,108}
  assign to_sram_ar_bits_len = {6'h0, {2{_to_sram_ar_valid_output}}};	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:292:61, :295:{27,57}
  assign to_sram_r_ready = _to_sram_r_ready_output;	// <stdin>:2731:3, src/main/scala/rv32e/cache/icache.scala:297:61
endmodule

// external module RamBB

module sram_axi_rw(	// <stdin>:2956:3, :3559:3
  input         clock,	// <stdin>:2957:11, :3560:11
                reset,	// <stdin>:2958:11, :3561:11
                axi_ar_valid,	// src/main/scala/rv32e/device/sram_Axi.scala:86:17
  input  [31:0] axi_ar_bits_addr,	// src/main/scala/rv32e/device/sram_Axi.scala:86:17
  input  [7:0]  axi_ar_bits_len,	// src/main/scala/rv32e/device/sram_Axi.scala:86:17
  input         axi_r_ready,	// src/main/scala/rv32e/device/sram_Axi.scala:86:17
                axi_aw_valid,	// src/main/scala/rv32e/device/sram_Axi.scala:86:17
  input  [31:0] axi_aw_bits_addr,	// src/main/scala/rv32e/device/sram_Axi.scala:86:17
  input  [7:0]  axi_aw_bits_len,	// src/main/scala/rv32e/device/sram_Axi.scala:86:17
  input  [1:0]  axi_aw_bits_burst,	// src/main/scala/rv32e/device/sram_Axi.scala:86:17
  input         axi_w_valid,	// src/main/scala/rv32e/device/sram_Axi.scala:86:17
  input  [31:0] axi_w_bits_data,	// src/main/scala/rv32e/device/sram_Axi.scala:86:17
  input  [3:0]  axi_w_bits_strb,	// src/main/scala/rv32e/device/sram_Axi.scala:86:17
  output        axi_ar_ready,	// src/main/scala/rv32e/device/sram_Axi.scala:86:17
                axi_r_valid,	// src/main/scala/rv32e/device/sram_Axi.scala:86:17
  output [31:0] axi_r_bits_data,	// src/main/scala/rv32e/device/sram_Axi.scala:86:17
  output        axi_r_bits_last,	// src/main/scala/rv32e/device/sram_Axi.scala:86:17
                axi_aw_ready,	// src/main/scala/rv32e/device/sram_Axi.scala:86:17
                axi_w_ready	// src/main/scala/rv32e/device/sram_Axi.scala:86:17
);

  reg         delay;	// src/main/scala/rv32e/device/sram_Axi.scala:89:24
  reg  [7:0]  reg_AxLen;	// src/main/scala/rv32e/device/sram_Axi.scala:92:28
  reg  [31:0] reg_addr;	// src/main/scala/rv32e/device/sram_Axi.scala:93:28
  reg  [1:0]  reg_burst;	// src/main/scala/rv32e/device/sram_Axi.scala:94:28
  reg  [2:0]  state_sram;	// src/main/scala/rv32e/device/sram_Axi.scala:99:29
  wire        _axi_aw_ready_output = state_sram == 3'h0;	// src/main/scala/rv32e/device/sram_Axi.scala:99:29, :100:25
  wire        _axi_w_ready_T_2 = state_sram == 3'h6;	// src/main/scala/rv32e/device/sram_Axi.scala:99:29, :146:31, :164:58
  wire        _axi_r_valid_T_1 = state_sram == 3'h2;	// src/main/scala/rv32e/device/sram_Axi.scala:99:29, :120:34, :168:58
  wire        _axi_r_valid_T_2 = state_sram == 3'h3;	// src/main/scala/rv32e/device/sram_Axi.scala:99:29, :120:34, :168:58
  wire        _axi_r_valid_output = _axi_r_valid_T_2 | _axi_r_valid_T_1;	// src/main/scala/rv32e/device/sram_Axi.scala:168:58, :179:54
  wire        _axi_w_ready_output = (&state_sram) | _axi_w_ready_T_2 | state_sram == 3'h5;	// src/main/scala/rv32e/device/sram_Axi.scala:99:29, :139:28, :164:58, :185:54
  always @(posedge clock) begin	// <stdin>:2957:11, :3560:11
    if (reset) begin	// <stdin>:2957:11, :3560:11
      delay <= 1'h0;	// <stdin>:2956:3, :3559:3, src/main/scala/rv32e/device/sram_Axi.scala:89:24
      reg_AxLen <= 8'h0;	// src/main/scala/rv32e/device/sram_Axi.scala:92:28, :120:45
      reg_addr <= 32'h0;	// src/main/scala/rv32e/device/sram_Axi.scala:93:28
      reg_burst <= 2'h3;	// src/main/scala/rv32e/device/sram_Axi.scala:94:28
      state_sram <= 3'h0;	// src/main/scala/rv32e/device/sram_Axi.scala:99:29
    end
    else begin	// <stdin>:2957:11, :3560:11
      automatic logic             _GEN;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      automatic logic             _GEN_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      automatic logic             _reg_addr_T = axi_r_ready & _axi_r_valid_output;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/device/sram_Axi.scala:179:54
      automatic logic             _GEN_1;	// src/main/scala/rv32e/device/sram_Axi.scala:100:25
      automatic logic             _GEN_2;	// src/main/scala/rv32e/device/sram_Axi.scala:100:25
      automatic logic             _GEN_3;	// src/main/scala/rv32e/device/sram_Axi.scala:100:25
      automatic logic             _reg_addr_T_6 = _axi_w_ready_output & axi_w_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/device/sram_Axi.scala:185:54
      automatic logic             _GEN_4;	// src/main/scala/rv32e/device/sram_Axi.scala:92:28, :100:25
      automatic logic [7:0]       _GEN_5;	// src/main/scala/rv32e/device/sram_Axi.scala:92:28, :100:25
      automatic logic [31:0]      _GEN_6;	// src/main/scala/rv32e/device/sram_Axi.scala:93:28, :100:25
      automatic logic [7:0][7:0]  _GEN_7;	// src/main/scala/rv32e/device/sram_Axi.scala:92:28, :100:25, :104:32, :128:25
      automatic logic [7:0][31:0] _GEN_8;	// src/main/scala/rv32e/device/sram_Axi.scala:93:28, :100:25, :104:32, :129:25
      automatic logic [7:0][2:0]  _GEN_9;	// src/main/scala/rv32e/device/sram_Axi.scala:99:29, :100:25, :104:32, :119:34, :127:25, :134:24, :137:34, :146:25, :149:25, :157:24
      _GEN = _axi_aw_ready_output & axi_ar_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/device/sram_Axi.scala:100:25
      _GEN_0 = _axi_aw_ready_output & axi_aw_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/device/sram_Axi.scala:100:25
      _GEN_1 = state_sram == 3'h3;	// src/main/scala/rv32e/device/sram_Axi.scala:99:29, :100:25, :120:34
      _GEN_2 = state_sram == 3'h4;	// src/main/scala/rv32e/device/sram_Axi.scala:99:29, :100:25, :110:28
      _GEN_3 = state_sram == 3'h6;	// src/main/scala/rv32e/device/sram_Axi.scala:99:29, :100:25, :146:31
      _GEN_4 = _GEN_1 | _GEN_2 | state_sram == 3'h5;	// src/main/scala/rv32e/device/sram_Axi.scala:92:28, :99:29, :100:25, :139:28
      _GEN_5 = _GEN_4 | ~(_GEN_3 & _reg_addr_T_6) ? reg_AxLen : reg_AxLen - 8'h1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/device/sram_Axi.scala:92:28, :100:25, :151:{25,31,53}
      _GEN_6 =
        _GEN_4 | ~(_GEN_3 & reg_burst == 2'h1 & _reg_addr_T_6)
          ? reg_addr
          : reg_addr + 32'h4;	// <stdin>:2956:3, :3559:3, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/device/sram_Axi.scala:92:28, :93:28, :94:28, :100:25, :130:53, :152:{25,58}, :153:{30,53}
      delay <=
        ~_axi_aw_ready_output
        & (state_sram == 3'h1
             ? delay - 1'h1
             : state_sram == 3'h2 | _GEN_1 | ~_GEN_2 ? delay : delay - 1'h1);	// src/main/scala/rv32e/device/sram_Axi.scala:89:24, :99:29, :100:25, :102:19, :105:28, :120:34, :124:{19,28}, :143:28
      _GEN_7 =
        {{_GEN_5},
         {_GEN_5},
         {reg_AxLen},
         {reg_AxLen},
         {reg_AxLen},
         {_reg_addr_T ? reg_AxLen - 8'h1 : reg_AxLen},
         {reg_AxLen},
         {_GEN ? axi_ar_bits_len : _GEN_0 ? axi_aw_bits_len : reg_AxLen}};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/device/sram_Axi.scala:92:28, :100:25, :104:32, :106:28, :109:39, :111:28, :128:{25,31,53}
      reg_AxLen <= _GEN_7[state_sram];	// src/main/scala/rv32e/device/sram_Axi.scala:92:28, :99:29, :100:25, :104:32, :128:25
      _GEN_8 =
        {{_GEN_6},
         {_GEN_6},
         {reg_addr},
         {reg_addr},
         {reg_addr},
         {reg_burst == 2'h1 & _reg_addr_T ? reg_addr + 32'h4 : reg_addr},
         {reg_addr},
         {_GEN ? axi_ar_bits_addr : _GEN_0 ? axi_aw_bits_addr : reg_addr}};	// <stdin>:2956:3, :3559:3, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/device/sram_Axi.scala:93:28, :94:28, :100:25, :104:32, :107:28, :109:39, :112:28, :129:{25,58}, :130:{30,53}
      reg_addr <= _GEN_8[state_sram];	// src/main/scala/rv32e/device/sram_Axi.scala:93:28, :99:29, :100:25, :104:32, :129:25
      if (_axi_aw_ready_output) begin	// src/main/scala/rv32e/device/sram_Axi.scala:100:25
        if (_GEN)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
          reg_burst <= 2'h1;	// <stdin>:2956:3, :3559:3, src/main/scala/rv32e/device/sram_Axi.scala:94:28
        else if (_GEN_0)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
          reg_burst <= axi_aw_bits_burst;	// src/main/scala/rv32e/device/sram_Axi.scala:94:28
      end
      _GEN_9 =
        {{3'h0},
         {{2'h3, reg_AxLen == 8'h1}},
         {{2'h3, ~(|reg_AxLen)}},
         {{2'h2, ~delay}},
         {3'h0},
         {{2'h1, reg_AxLen == 8'h1}},
         {delay ? 3'h1 : {2'h1, ~(|reg_AxLen)}},
         {_GEN ? 3'h1 : {_GEN_0, 2'h0}}};	// <stdin>:2956:3, :3559:3, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/device/sram_Axi.scala:89:24, :92:28, :94:28, :99:29, :100:25, :104:32, :105:28, :109:39, :110:28, :115:28, :119:{25,34}, :120:{28,34,45}, :122:28, :127:{25,31,42}, :134:24, :137:34, :139:28, :141:28, :146:{25,31,42}, :149:{25,31,42}, :157:24
      state_sram <= _GEN_9[state_sram];	// src/main/scala/rv32e/device/sram_Axi.scala:99:29, :100:25, :104:32, :119:34, :127:25, :134:24, :137:34, :146:25, :149:25, :157:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:2956:3, :3559:3
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:2956:3, :3559:3
      `FIRRTL_BEFORE_INITIAL	// <stdin>:2956:3, :3559:3
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:2956:3, :3559:3
      automatic logic [31:0] _RANDOM[0:1];	// <stdin>:2956:3, :3559:3
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:2956:3, :3559:3
        `INIT_RANDOM_PROLOG_	// <stdin>:2956:3, :3559:3
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:2956:3, :3559:3
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// <stdin>:2956:3, :3559:3
        end	// <stdin>:2956:3, :3559:3
        delay = _RANDOM[1'h0][0];	// <stdin>:2956:3, :3559:3, src/main/scala/rv32e/device/sram_Axi.scala:89:24
        reg_AxLen = _RANDOM[1'h0][8:1];	// <stdin>:2956:3, :3559:3, src/main/scala/rv32e/device/sram_Axi.scala:89:24, :92:28
        reg_addr = {_RANDOM[1'h0][31:9], _RANDOM[1'h1][8:0]};	// <stdin>:2956:3, :3559:3, src/main/scala/rv32e/device/sram_Axi.scala:89:24, :93:28
        reg_burst = _RANDOM[1'h1][10:9];	// <stdin>:2956:3, :3559:3, src/main/scala/rv32e/device/sram_Axi.scala:93:28, :94:28
        state_sram = _RANDOM[1'h1][13:11];	// <stdin>:2956:3, :3559:3, src/main/scala/rv32e/device/sram_Axi.scala:93:28, :99:29
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:2956:3, :3559:3
      `FIRRTL_AFTER_INITIAL	// <stdin>:2956:3, :3559:3
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RamBB RamBB_i1 (	// src/main/scala/rv32e/device/sram_Axi.scala:161:26
    .clock   (clock),
    .addr    (reg_addr),	// src/main/scala/rv32e/device/sram_Axi.scala:93:28
    .mem_wen ((&state_sram) | _axi_w_ready_T_2),	// src/main/scala/rv32e/device/sram_Axi.scala:99:29, :164:58
    .valid   ((&state_sram) | _axi_w_ready_T_2 | _axi_r_valid_T_2 | _axi_r_valid_T_1),	// src/main/scala/rv32e/device/sram_Axi.scala:99:29, :164:58, :168:58
    .wdata   (axi_w_bits_data),
    .wmask   (axi_w_bits_strb),
    .rdata   (axi_r_bits_data)
  );
  assign axi_ar_ready = _axi_aw_ready_output;	// <stdin>:2956:3, :3559:3, src/main/scala/rv32e/device/sram_Axi.scala:100:25
  assign axi_r_valid = _axi_r_valid_output;	// <stdin>:2956:3, :3559:3, src/main/scala/rv32e/device/sram_Axi.scala:179:54
  assign axi_r_bits_last = state_sram == 3'h3;	// <stdin>:2956:3, :3559:3, src/main/scala/rv32e/device/sram_Axi.scala:99:29, :120:34, :182:39
  assign axi_aw_ready = _axi_aw_ready_output;	// <stdin>:2956:3, :3559:3, src/main/scala/rv32e/device/sram_Axi.scala:100:25
  assign axi_w_ready = _axi_w_ready_output;	// <stdin>:2956:3, :3559:3, src/main/scala/rv32e/device/sram_Axi.scala:185:54
endmodule

module SimpleBusCrossBar1toN(	// <stdin>:3114:3
  input         clock,	// <stdin>:3115:11
                reset,	// <stdin>:3116:11
                io_in_req_valid,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  input  [31:0] io_in_req_bits_addr,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
                io_in_req_bits_wdata,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  input  [3:0]  io_in_req_bits_cmd,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  input  [31:0] io_in_req_bits_wmask,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  input         io_in_resp_ready,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
                io_out_0_req_ready,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
                io_out_0_resp_valid,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  input  [31:0] io_out_0_resp_bits_rdata,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  input         io_out_0_resp_bits_wresp,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  input  [31:0] io_out_1_resp_bits_rdata,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  input         io_out_1_resp_bits_wresp,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  output        io_in_req_ready,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
                io_in_resp_valid,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  output [31:0] io_in_resp_bits_rdata,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  output        io_in_resp_bits_wresp,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
                io_out_0_req_valid,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  output [31:0] io_out_0_req_bits_addr,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
                io_out_0_req_bits_wdata,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  output [3:0]  io_out_0_req_bits_cmd,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  output [31:0] io_out_0_req_bits_wmask,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  output        io_out_1_req_valid,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  output [31:0] io_out_1_req_bits_addr,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
                io_out_1_req_bits_wdata,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  output [3:0]  io_out_1_req_bits_cmd,	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
  output [31:0] io_out_1_req_bits_wmask	// src/main/scala/rv32e/bus/Crossbar.scala:13:16
);

  reg  [1:0] state;	// src/main/scala/rv32e/bus/Crossbar.scala:19:24
  wire [1:0] outSelVec_enc =
    io_in_req_bits_addr[31] & io_in_req_bits_addr < 32'h88000000
      ? 2'h1
      : {io_in_req_bits_addr > 32'h9FFFFFFF & io_in_req_bits_addr < 32'hA1200000, 1'h0};	// <stdin>:3114:3, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rv32e/bus/Crossbar.scala:24:{22,36,44}
  reg        outSelRespVec_0;	// src/main/scala/rv32e/bus/Crossbar.scala:26:34
  reg        outSelRespVec_1;	// src/main/scala/rv32e/bus/Crossbar.scala:26:34
  wire       reqInvalidAddr = io_in_req_valid & outSelVec_enc == 2'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rv32e/bus/Crossbar.scala:19:24, :30:{42,63}
  wire       _io_in_req_ready_output =
    outSelVec_enc[0] & io_out_0_req_ready | outSelVec_enc[1] | reqInvalidAddr;	// src/main/scala/chisel3/util/Mux.scala:30:73, :50:70, src/main/scala/chisel3/util/OneHot.scala:83:30, src/main/scala/rv32e/bus/Crossbar.scala:30:42, :42:67
  wire       _io_in_resp_valid_output =
    outSelRespVec_0 & io_out_0_resp_valid | outSelRespVec_1 | state == 2'h2;	// src/main/scala/chisel3/util/Mux.scala:30:73, :50:70, src/main/scala/rv32e/bus/Crossbar.scala:19:24, :26:34, :45:{72,81}
  always @(posedge clock) begin	// <stdin>:3115:11
    if (reset) begin	// <stdin>:3115:11
      state <= 2'h0;	// src/main/scala/rv32e/bus/Crossbar.scala:19:24
      outSelRespVec_0 <= 1'h0;	// <stdin>:3114:3, src/main/scala/rv32e/bus/Crossbar.scala:26:34
      outSelRespVec_1 <= 1'h0;	// <stdin>:3114:3, src/main/scala/rv32e/bus/Crossbar.scala:26:34
    end
    else begin	// <stdin>:3115:11
      automatic logic _outSelRespVec_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      _outSelRespVec_T = _io_in_req_ready_output & io_in_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/bus/Crossbar.scala:42:67
      if (|state) begin	// src/main/scala/rv32e/bus/Crossbar.scala:19:24, :28:59
        if ((state == 2'h1 | state == 2'h2) & io_in_resp_ready & _io_in_resp_valid_output)	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rv32e/bus/Crossbar.scala:19:24, :32:20, :37:{46,53}, :38:{46,53}, :45:72
          state <= 2'h0;	// src/main/scala/rv32e/bus/Crossbar.scala:19:24
      end
      else if (reqInvalidAddr)	// src/main/scala/rv32e/bus/Crossbar.scala:30:42
        state <= 2'h2;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rv32e/bus/Crossbar.scala:19:24
      else if (_outSelRespVec_T)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        state <= 2'h1;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rv32e/bus/Crossbar.scala:19:24
      if (_outSelRespVec_T & ~(|state)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/bus/Crossbar.scala:19:24, :28:{50,59}
        outSelRespVec_0 <= outSelVec_enc[0];	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30, src/main/scala/rv32e/bus/Crossbar.scala:26:34
        outSelRespVec_1 <= outSelVec_enc[1];	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30, src/main/scala/rv32e/bus/Crossbar.scala:26:34
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:3114:3
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:3114:3
      `FIRRTL_BEFORE_INITIAL	// <stdin>:3114:3
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:3114:3
      automatic logic [31:0] _RANDOM[0:0];	// <stdin>:3114:3
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:3114:3
        `INIT_RANDOM_PROLOG_	// <stdin>:3114:3
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:3114:3
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// <stdin>:3114:3
        state = _RANDOM[/*Zero width*/ 1'b0][1:0];	// <stdin>:3114:3, src/main/scala/rv32e/bus/Crossbar.scala:19:24
        outSelRespVec_0 = _RANDOM[/*Zero width*/ 1'b0][2];	// <stdin>:3114:3, src/main/scala/rv32e/bus/Crossbar.scala:19:24, :26:34
        outSelRespVec_1 = _RANDOM[/*Zero width*/ 1'b0][3];	// <stdin>:3114:3, src/main/scala/rv32e/bus/Crossbar.scala:19:24, :26:34
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:3114:3
      `FIRRTL_AFTER_INITIAL	// <stdin>:3114:3
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_req_ready = _io_in_req_ready_output;	// <stdin>:3114:3, src/main/scala/rv32e/bus/Crossbar.scala:42:67
  assign io_in_resp_valid = _io_in_resp_valid_output;	// <stdin>:3114:3, src/main/scala/rv32e/bus/Crossbar.scala:45:72
  assign io_in_resp_bits_rdata =
    (outSelRespVec_0 ? io_out_0_resp_bits_rdata : 32'h0)
    | (outSelRespVec_1 ? io_out_1_resp_bits_rdata : 32'h0);	// <stdin>:3114:3, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rv32e/bus/Crossbar.scala:26:34
  assign io_in_resp_bits_wresp =
    outSelRespVec_0 & io_out_0_resp_bits_wresp | outSelRespVec_1
    & io_out_1_resp_bits_wresp;	// <stdin>:3114:3, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rv32e/bus/Crossbar.scala:26:34
  assign io_out_0_req_valid = outSelVec_enc[0] & io_in_req_valid & ~(|state);	// <stdin>:3114:3, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30, src/main/scala/rv32e/bus/Crossbar.scala:19:24, :28:59, :50:62
  assign io_out_0_req_bits_addr = io_in_req_bits_addr;	// <stdin>:3114:3
  assign io_out_0_req_bits_wdata = io_in_req_bits_wdata;	// <stdin>:3114:3
  assign io_out_0_req_bits_cmd = io_in_req_bits_cmd;	// <stdin>:3114:3
  assign io_out_0_req_bits_wmask = io_in_req_bits_wmask;	// <stdin>:3114:3
  assign io_out_1_req_valid = outSelVec_enc[1] & io_in_req_valid & ~(|state);	// <stdin>:3114:3, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30, src/main/scala/rv32e/bus/Crossbar.scala:19:24, :28:59, :50:62
  assign io_out_1_req_bits_addr = io_in_req_bits_addr;	// <stdin>:3114:3
  assign io_out_1_req_bits_wdata = io_in_req_bits_wdata;	// <stdin>:3114:3
  assign io_out_1_req_bits_cmd = io_in_req_bits_cmd;	// <stdin>:3114:3
  assign io_out_1_req_bits_wmask = io_in_req_bits_wmask;	// <stdin>:3114:3
endmodule

// VCS coverage exclude_file
module dataArray_128x32_0(	// src/main/scala/rv32e/cache/dcache.scala:175:33
  input  [6:0]  R0_addr,
  input         R0_en,
                R0_clk,
  input  [6:0]  R1_addr,
  input         R1_en,
                R1_clk,
  input  [6:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data,
  input  [6:0]  W1_addr,
  input         W1_en,
                W1_clk,
  input  [31:0] W1_data,
  output [31:0] R0_data,
                R1_data
);

  reg [31:0] Memory[0:127];	// src/main/scala/rv32e/cache/dcache.scala:175:33
  reg        _R0_en_d0;	// src/main/scala/rv32e/cache/dcache.scala:175:33
  reg [6:0]  _R0_addr_d0;	// src/main/scala/rv32e/cache/dcache.scala:175:33
  always @(posedge R0_clk) begin	// src/main/scala/rv32e/cache/dcache.scala:175:33
    _R0_en_d0 <= R0_en;	// src/main/scala/rv32e/cache/dcache.scala:175:33
    _R0_addr_d0 <= R0_addr;	// src/main/scala/rv32e/cache/dcache.scala:175:33
  end // always @(posedge)
  reg        _R1_en_d0;	// src/main/scala/rv32e/cache/dcache.scala:175:33
  reg [6:0]  _R1_addr_d0;	// src/main/scala/rv32e/cache/dcache.scala:175:33
  always @(posedge R1_clk) begin	// src/main/scala/rv32e/cache/dcache.scala:175:33
    _R1_en_d0 <= R1_en;	// src/main/scala/rv32e/cache/dcache.scala:175:33
    _R1_addr_d0 <= R1_addr;	// src/main/scala/rv32e/cache/dcache.scala:175:33
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/rv32e/cache/dcache.scala:175:33
    if (W0_en)	// src/main/scala/rv32e/cache/dcache.scala:175:33
      Memory[W0_addr] <= W0_data;	// src/main/scala/rv32e/cache/dcache.scala:175:33
    if (W1_en)	// src/main/scala/rv32e/cache/dcache.scala:175:33
      Memory[W1_addr] <= W1_data;	// src/main/scala/rv32e/cache/dcache.scala:175:33
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/rv32e/cache/dcache.scala:175:33
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/rv32e/cache/dcache.scala:175:33
      reg [31:0] _RANDOM;	// src/main/scala/rv32e/cache/dcache.scala:175:33
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// src/main/scala/rv32e/cache/dcache.scala:175:33
    initial begin	// src/main/scala/rv32e/cache/dcache.scala:175:33
      `INIT_RANDOM_PROLOG_	// src/main/scala/rv32e/cache/dcache.scala:175:33
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/rv32e/cache/dcache.scala:175:33
        for (logic [7:0] i = 8'h0; i < 8'h80; i += 8'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/rv32e/cache/dcache.scala:175:33
          Memory[i[6:0]] = _RANDOM_MEM;	// src/main/scala/rv32e/cache/dcache.scala:175:33
        end	// src/main/scala/rv32e/cache/dcache.scala:175:33
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/rv32e/cache/dcache.scala:175:33
        _RANDOM = {`RANDOM};	// src/main/scala/rv32e/cache/dcache.scala:175:33
        _R0_en_d0 = _RANDOM[0];	// src/main/scala/rv32e/cache/dcache.scala:175:33
        _R0_addr_d0 = _RANDOM[7:1];	// src/main/scala/rv32e/cache/dcache.scala:175:33
        _R1_en_d0 = _RANDOM[8];	// src/main/scala/rv32e/cache/dcache.scala:175:33
        _R1_addr_d0 = _RANDOM[15:9];	// src/main/scala/rv32e/cache/dcache.scala:175:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 32'bx;	// src/main/scala/rv32e/cache/dcache.scala:175:33
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 32'bx;	// src/main/scala/rv32e/cache/dcache.scala:175:33
endmodule

module Dcache_SimpleBus(	// <stdin>:3218:3
  input         clock,	// <stdin>:3219:11
                reset,	// <stdin>:3220:11
                from_lsu_req_valid,	// src/main/scala/rv32e/cache/dcache.scala:161:23
  input  [31:0] from_lsu_req_bits_addr,	// src/main/scala/rv32e/cache/dcache.scala:161:23
                from_lsu_req_bits_wdata,	// src/main/scala/rv32e/cache/dcache.scala:161:23
  input  [3:0]  from_lsu_req_bits_cmd,	// src/main/scala/rv32e/cache/dcache.scala:161:23
  input  [31:0] from_lsu_req_bits_wmask,	// src/main/scala/rv32e/cache/dcache.scala:161:23
  input         to_sram_ar_ready,	// src/main/scala/rv32e/cache/dcache.scala:162:23
                to_sram_r_valid,	// src/main/scala/rv32e/cache/dcache.scala:162:23
  input  [31:0] to_sram_r_bits_data,	// src/main/scala/rv32e/cache/dcache.scala:162:23
  input         to_sram_r_bits_last,	// src/main/scala/rv32e/cache/dcache.scala:162:23
                to_sram_aw_ready,	// src/main/scala/rv32e/cache/dcache.scala:162:23
                to_sram_w_ready,	// src/main/scala/rv32e/cache/dcache.scala:162:23
  output        from_lsu_req_ready,	// src/main/scala/rv32e/cache/dcache.scala:161:23
                from_lsu_resp_valid,	// src/main/scala/rv32e/cache/dcache.scala:161:23
  output [31:0] from_lsu_resp_bits_rdata,	// src/main/scala/rv32e/cache/dcache.scala:161:23
  output        from_lsu_resp_bits_wresp,	// src/main/scala/rv32e/cache/dcache.scala:161:23
                to_sram_ar_valid,	// src/main/scala/rv32e/cache/dcache.scala:162:23
  output [31:0] to_sram_ar_bits_addr,	// src/main/scala/rv32e/cache/dcache.scala:162:23
  output [7:0]  to_sram_ar_bits_len,	// src/main/scala/rv32e/cache/dcache.scala:162:23
  output        to_sram_r_ready,	// src/main/scala/rv32e/cache/dcache.scala:162:23
                to_sram_aw_valid,	// src/main/scala/rv32e/cache/dcache.scala:162:23
  output [31:0] to_sram_aw_bits_addr,	// src/main/scala/rv32e/cache/dcache.scala:162:23
  output [7:0]  to_sram_aw_bits_len,	// src/main/scala/rv32e/cache/dcache.scala:162:23
  output        to_sram_w_valid,	// src/main/scala/rv32e/cache/dcache.scala:162:23
  output [31:0] to_sram_w_bits_data	// src/main/scala/rv32e/cache/dcache.scala:162:23
);

  wire              _to_sram_r_ready_output;	// src/main/scala/rv32e/cache/dcache.scala:291:62
  wire [31:0]       _dataArray_ext_R1_data;	// src/main/scala/rv32e/cache/dcache.scala:175:33
  reg               replace_set;	// src/main/scala/rv32e/cache/dcache.scala:164:30
  reg               random_num;	// src/main/scala/rv32e/cache/dcache.scala:171:29
  reg  [23:0]       tagArray_0_0;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_0_1;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_0_2;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_0_3;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_0_4;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_0_5;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_0_6;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_0_7;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_0_8;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_0_9;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_0_10;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_0_11;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_0_12;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_0_13;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_0_14;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_0_15;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_1_0;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_1_1;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_1_2;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_1_3;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_1_4;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_1_5;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_1_6;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_1_7;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_1_8;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_1_9;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_1_10;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_1_11;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_1_12;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_1_13;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_1_14;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg  [23:0]       tagArray_1_15;	// src/main/scala/rv32e/cache/dcache.scala:176:29
  reg               validArray_0_0;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_0_1;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_0_2;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_0_3;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_0_4;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_0_5;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_0_6;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_0_7;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_0_8;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_0_9;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_0_10;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_0_11;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_0_12;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_0_13;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_0_14;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_0_15;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_1_0;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_1_1;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_1_2;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_1_3;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_1_4;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_1_5;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_1_6;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_1_7;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_1_8;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_1_9;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_1_10;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_1_11;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_1_12;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_1_13;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_1_14;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               validArray_1_15;	// src/main/scala/rv32e/cache/dcache.scala:177:29
  reg               dirtyArray_0_0;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_0_1;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_0_2;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_0_3;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_0_4;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_0_5;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_0_6;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_0_7;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_0_8;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_0_9;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_0_10;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_0_11;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_0_12;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_0_13;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_0_14;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_0_15;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_1_0;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_1_1;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_1_2;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_1_3;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_1_4;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_1_5;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_1_6;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_1_7;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_1_8;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_1_9;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_1_10;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_1_11;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_1_12;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_1_13;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_1_14;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  reg               dirtyArray_1_15;	// src/main/scala/rv32e/cache/dcache.scala:178:29
  wire [15:0][23:0] _GEN =
    {{tagArray_0_15},
     {tagArray_0_14},
     {tagArray_0_13},
     {tagArray_0_12},
     {tagArray_0_11},
     {tagArray_0_10},
     {tagArray_0_9},
     {tagArray_0_8},
     {tagArray_0_7},
     {tagArray_0_6},
     {tagArray_0_5},
     {tagArray_0_4},
     {tagArray_0_3},
     {tagArray_0_2},
     {tagArray_0_1},
     {tagArray_0_0}};	// src/main/scala/rv32e/cache/dcache.scala:176:29, :181:14
  wire [15:0]       _GEN_0 =
    {{validArray_0_15},
     {validArray_0_14},
     {validArray_0_13},
     {validArray_0_12},
     {validArray_0_11},
     {validArray_0_10},
     {validArray_0_9},
     {validArray_0_8},
     {validArray_0_7},
     {validArray_0_6},
     {validArray_0_5},
     {validArray_0_4},
     {validArray_0_3},
     {validArray_0_2},
     {validArray_0_1},
     {validArray_0_0}};	// src/main/scala/rv32e/cache/dcache.scala:177:29, :181:44
  wire [15:0][23:0] _GEN_1 =
    {{tagArray_1_15},
     {tagArray_1_14},
     {tagArray_1_13},
     {tagArray_1_12},
     {tagArray_1_11},
     {tagArray_1_10},
     {tagArray_1_9},
     {tagArray_1_8},
     {tagArray_1_7},
     {tagArray_1_6},
     {tagArray_1_5},
     {tagArray_1_4},
     {tagArray_1_3},
     {tagArray_1_2},
     {tagArray_1_1},
     {tagArray_1_0}};	// src/main/scala/rv32e/cache/dcache.scala:176:29, :181:14
  wire [23:0]       _GEN_2 = _GEN_1[from_lsu_req_bits_addr[7:4]];	// src/main/scala/rv32e/cache/dcache.scala:167:45, :181:14
  wire [15:0]       _GEN_3 =
    {{validArray_1_15},
     {validArray_1_14},
     {validArray_1_13},
     {validArray_1_12},
     {validArray_1_11},
     {validArray_1_10},
     {validArray_1_9},
     {validArray_1_8},
     {validArray_1_7},
     {validArray_1_6},
     {validArray_1_5},
     {validArray_1_4},
     {validArray_1_3},
     {validArray_1_2},
     {validArray_1_1},
     {validArray_1_0}};	// src/main/scala/rv32e/cache/dcache.scala:177:29, :181:44
  wire              hit =
    from_lsu_req_bits_addr[31:8] == _GEN[from_lsu_req_bits_addr[7:4]]
    & _GEN_0[from_lsu_req_bits_addr[7:4]] | from_lsu_req_bits_addr[31:8] == _GEN_2
    & _GEN_3[from_lsu_req_bits_addr[7:4]];	// src/main/scala/rv32e/cache/dcache.scala:167:45, :168:45, :181:{14,44}, :183:33
  wire              SetId = _GEN_2 == from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :181:14, :188:36
  wire [6:0]        hitCacheAddr = {SetId, from_lsu_req_bits_addr[7:2]};	// src/main/scala/rv32e/cache/dcache.scala:188:36, :190:27
  reg  [1:0]        off;	// src/main/scala/rv32e/cache/dcache.scala:194:24
  reg  [3:0]        state_dcache;	// src/main/scala/rv32e/cache/dcache.scala:200:31
  wire              _from_lsu_req_ready_output = state_dcache == 4'h0;	// src/main/scala/rv32e/cache/dcache.scala:200:31, :201:27
  wire              _GEN_4 = state_dcache == 4'h2;	// src/main/scala/rv32e/cache/dcache.scala:200:31, :201:27, :205:40
  wire              _GEN_5 =
    state_dcache == 4'h8 & _to_sram_r_ready_output & to_sram_r_valid;	// src/main/scala/rv32e/cache/dcache.scala:194:24, :200:31, :201:27, :237:32, :243:{26,32}, :291:62
  wire [6:0]        replaceCacheAddr = {replace_set, from_lsu_req_bits_addr[7:4], off};	// src/main/scala/rv32e/cache/dcache.scala:164:30, :167:45, :194:24, :252:31
  wire [94:0]       _indata_T_1 =
    {63'h0, from_lsu_req_bits_wdata} << {90'h0, from_lsu_req_bits_addr[1:0], 3'h0};	// src/main/scala/rv32e/bus/SimpleBus.scala:22:26, src/main/scala/rv32e/cache/dcache.scala:165:45, :271:28
  wire              _from_lsu_resp_bits_wresp_T_1 = state_dcache == 4'h2;	// src/main/scala/rv32e/cache/dcache.scala:200:31, :205:40, :282:66
  wire              _to_sram_ar_valid_output = state_dcache == 4'h7;	// src/main/scala/rv32e/cache/dcache.scala:200:31, :221:32, :286:62
  assign _to_sram_r_ready_output = state_dcache == 4'h8;	// src/main/scala/rv32e/cache/dcache.scala:200:31, :237:32, :291:62
  wire              _to_sram_aw_valid_output = state_dcache == 4'h4;	// src/main/scala/rv32e/cache/dcache.scala:200:31, :221:32, :292:62
  wire [15:0][23:0] _GEN_6 = replace_set ? _GEN_1 : _GEN;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :181:14, :293:33
  wire              _to_sram_w_valid_output = state_dcache == 4'h5;	// src/main/scala/rv32e/cache/dcache.scala:200:31, :224:32, :297:62
  always @(posedge clock) begin	// <stdin>:3219:11
    if (reset) begin	// <stdin>:3219:11
      replace_set <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:164:30
      random_num <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:171:29
      tagArray_0_0 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_0_1 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_0_2 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_0_3 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_0_4 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_0_5 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_0_6 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_0_7 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_0_8 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_0_9 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_0_10 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_0_11 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_0_12 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_0_13 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_0_14 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_0_15 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_1_0 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_1_1 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_1_2 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_1_3 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_1_4 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_1_5 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_1_6 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_1_7 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_1_8 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_1_9 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_1_10 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_1_11 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_1_12 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_1_13 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_1_14 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      tagArray_1_15 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:176:{29,63}
      validArray_0_0 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_0_1 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_0_2 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_0_3 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_0_4 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_0_5 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_0_6 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_0_7 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_0_8 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_0_9 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_0_10 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_0_11 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_0_12 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_0_13 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_0_14 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_0_15 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_1_0 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_1_1 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_1_2 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_1_3 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_1_4 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_1_5 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_1_6 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_1_7 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_1_8 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_1_9 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_1_10 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_1_11 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_1_12 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_1_13 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_1_14 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      validArray_1_15 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
      dirtyArray_0_0 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_0_1 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_0_2 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_0_3 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_0_4 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_0_5 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_0_6 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_0_7 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_0_8 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_0_9 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_0_10 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_0_11 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_0_12 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_0_13 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_0_14 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_0_15 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_1_0 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_1_1 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_1_2 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_1_3 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_1_4 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_1_5 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_1_6 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_1_7 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_1_8 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_1_9 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_1_10 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_1_11 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_1_12 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_1_13 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_1_14 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      dirtyArray_1_15 <= 1'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
      off <= 2'h0;	// src/main/scala/rv32e/cache/dcache.scala:194:24
      state_dcache <= 4'h0;	// src/main/scala/rv32e/cache/dcache.scala:200:31
    end
    else begin	// <stdin>:3219:11
      automatic logic             _GEN_7 =
        _from_lsu_req_ready_output & from_lsu_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/cache/dcache.scala:201:27
      automatic logic             _GEN_8 = from_lsu_req_bits_addr[7:4] == 4'h0;	// src/main/scala/rv32e/cache/dcache.scala:167:45, :200:31, :261:50
      automatic logic             _GEN_9;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_10 = from_lsu_req_bits_addr[7:4] == 4'h1;	// src/main/scala/rv32e/cache/dcache.scala:167:45, :205:40, :261:50
      automatic logic             _GEN_11;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_12 = from_lsu_req_bits_addr[7:4] == 4'h2;	// src/main/scala/rv32e/cache/dcache.scala:167:45, :205:40, :261:50
      automatic logic             _GEN_13;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_14 = from_lsu_req_bits_addr[7:4] == 4'h3;	// src/main/scala/rv32e/cache/dcache.scala:167:45, :208:34, :261:50
      automatic logic             _GEN_15;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_16 = from_lsu_req_bits_addr[7:4] == 4'h4;	// src/main/scala/rv32e/cache/dcache.scala:167:45, :221:32, :261:50
      automatic logic             _GEN_17;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_18 = from_lsu_req_bits_addr[7:4] == 4'h5;	// src/main/scala/rv32e/cache/dcache.scala:167:45, :224:32, :261:50
      automatic logic             _GEN_19;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_20 = from_lsu_req_bits_addr[7:4] == 4'h6;	// src/main/scala/rv32e/cache/dcache.scala:167:45, :228:32, :261:50
      automatic logic             _GEN_21;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_22 = from_lsu_req_bits_addr[7:4] == 4'h7;	// src/main/scala/rv32e/cache/dcache.scala:167:45, :221:32, :261:50
      automatic logic             _GEN_23;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_24 = from_lsu_req_bits_addr[7:4] == 4'h8;	// src/main/scala/rv32e/cache/dcache.scala:167:45, :237:32, :261:50
      automatic logic             _GEN_25;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_26 = from_lsu_req_bits_addr[7:4] == 4'h9;	// src/main/scala/rv32e/cache/dcache.scala:167:45, :242:32, :261:50
      automatic logic             _GEN_27;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_28 = from_lsu_req_bits_addr[7:4] == 4'hA;	// src/main/scala/rv32e/cache/dcache.scala:167:45, :261:50
      automatic logic             _GEN_29;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_30 = from_lsu_req_bits_addr[7:4] == 4'hB;	// src/main/scala/rv32e/cache/dcache.scala:167:45, :261:50
      automatic logic             _GEN_31;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_32 = from_lsu_req_bits_addr[7:4] == 4'hC;	// src/main/scala/rv32e/cache/dcache.scala:167:45, :261:50
      automatic logic             _GEN_33;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_34 = from_lsu_req_bits_addr[7:4] == 4'hD;	// src/main/scala/rv32e/cache/dcache.scala:167:45, :261:50
      automatic logic             _GEN_35;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_36 = from_lsu_req_bits_addr[7:4] == 4'hE;	// src/main/scala/rv32e/cache/dcache.scala:167:45, :261:50
      automatic logic             _GEN_37;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_38;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_39;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_40;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_41;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_42;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_43;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_44;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_45;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_46;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_47;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_48;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_49;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_50;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_51;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_52;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_53;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic             _GEN_54;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      automatic logic [15:0]      _GEN_55;	// src/main/scala/rv32e/cache/dcache.scala:221:32
      automatic logic [15:0][3:0] _GEN_56;	// src/main/scala/rv32e/cache/dcache.scala:200:31, :201:27, :203:38, :215:26, :218:26, :221:26, :224:26, :228:26, :233:26, :237:26, :242:26, :248:26
      _GEN_9 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_8;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_11 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_10;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_13 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_12;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_15 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_14;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_17 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_16;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_19 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_18;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_21 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_20;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_23 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_22;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_25 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_24;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_27 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_26;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_29 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_28;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_31 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_30;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_33 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_32;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_35 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_34;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_37 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_36;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_38 =
        _GEN_5 & to_sram_r_bits_last & ~replace_set & (&(from_lsu_req_bits_addr[7:4]));	// src/main/scala/rv32e/cache/dcache.scala:164:30, :167:45, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_39 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_8;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_40 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_10;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_41 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_12;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_42 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_14;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_43 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_16;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_44 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_18;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_45 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_20;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_46 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_22;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_47 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_24;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_48 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_26;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_49 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_28;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_50 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_30;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_51 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_32;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_52 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_34;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_53 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_36;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      _GEN_54 =
        _GEN_5 & to_sram_r_bits_last & replace_set & (&(from_lsu_req_bits_addr[7:4]));	// src/main/scala/rv32e/cache/dcache.scala:164:30, :167:45, :177:29, :194:24, :201:27, :243:{26,32}, :258:59, :260:35, :261:50
      if (~(_from_lsu_req_ready_output & _GEN_7) | hit) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/cache/dcache.scala:164:30, :183:33, :201:27, :203:38, :204:28
      end
      else	// src/main/scala/rv32e/cache/dcache.scala:164:30, :201:27, :203:38, :204:28
        replace_set <= random_num;	// src/main/scala/rv32e/cache/dcache.scala:164:30, :171:29
      random_num <= random_num - 1'h1;	// src/main/scala/rv32e/cache/dcache.scala:171:29, :172:33
      if (_GEN_9)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_0_0 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_11)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_0_1 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_13)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_0_2 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_15)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_0_3 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_17)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_0_4 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_19)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_0_5 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_21)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_0_6 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_23)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_0_7 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_25)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_0_8 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_27)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_0_9 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_29)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_0_10 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_31)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_0_11 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_33)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_0_12 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_35)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_0_13 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_37)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_0_14 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_38)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_0_15 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_39)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_1_0 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_40)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_1_1 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_41)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_1_2 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_42)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_1_3 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_43)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_1_4 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_44)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_1_5 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_45)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_1_6 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_46)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_1_7 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_47)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_1_8 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_48)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_1_9 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_49)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_1_10 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_50)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_1_11 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_51)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_1_12 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_52)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_1_13 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_53)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_1_14 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      if (_GEN_54)	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
        tagArray_1_15 <= from_lsu_req_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:168:45, :176:29
      validArray_0_0 <= _GEN_9 | validArray_0_0;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_0_1 <= _GEN_11 | validArray_0_1;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_0_2 <= _GEN_13 | validArray_0_2;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_0_3 <= _GEN_15 | validArray_0_3;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_0_4 <= _GEN_17 | validArray_0_4;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_0_5 <= _GEN_19 | validArray_0_5;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_0_6 <= _GEN_21 | validArray_0_6;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_0_7 <= _GEN_23 | validArray_0_7;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_0_8 <= _GEN_25 | validArray_0_8;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_0_9 <= _GEN_27 | validArray_0_9;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_0_10 <= _GEN_29 | validArray_0_10;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_0_11 <= _GEN_31 | validArray_0_11;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_0_12 <= _GEN_33 | validArray_0_12;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_0_13 <= _GEN_35 | validArray_0_13;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_0_14 <= _GEN_37 | validArray_0_14;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_0_15 <= _GEN_38 | validArray_0_15;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_1_0 <= _GEN_39 | validArray_1_0;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_1_1 <= _GEN_40 | validArray_1_1;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_1_2 <= _GEN_41 | validArray_1_2;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_1_3 <= _GEN_42 | validArray_1_3;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_1_4 <= _GEN_43 | validArray_1_4;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_1_5 <= _GEN_44 | validArray_1_5;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_1_6 <= _GEN_45 | validArray_1_6;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_1_7 <= _GEN_46 | validArray_1_7;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_1_8 <= _GEN_47 | validArray_1_8;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_1_9 <= _GEN_48 | validArray_1_9;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_1_10 <= _GEN_49 | validArray_1_10;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_1_11 <= _GEN_50 | validArray_1_11;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_1_12 <= _GEN_51 | validArray_1_12;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_1_13 <= _GEN_52 | validArray_1_13;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_1_14 <= _GEN_53 | validArray_1_14;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      validArray_1_15 <= _GEN_54 | validArray_1_15;	// src/main/scala/rv32e/cache/dcache.scala:177:29, :258:59, :260:35, :261:50
      dirtyArray_0_0 <= _GEN_4 & ~SetId & _GEN_8 | dirtyArray_0_0;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_0_1 <= _GEN_4 & ~SetId & _GEN_10 | dirtyArray_0_1;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_0_2 <= _GEN_4 & ~SetId & _GEN_12 | dirtyArray_0_2;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_0_3 <= _GEN_4 & ~SetId & _GEN_14 | dirtyArray_0_3;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_0_4 <= _GEN_4 & ~SetId & _GEN_16 | dirtyArray_0_4;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_0_5 <= _GEN_4 & ~SetId & _GEN_18 | dirtyArray_0_5;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_0_6 <= _GEN_4 & ~SetId & _GEN_20 | dirtyArray_0_6;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_0_7 <= _GEN_4 & ~SetId & _GEN_22 | dirtyArray_0_7;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_0_8 <= _GEN_4 & ~SetId & _GEN_24 | dirtyArray_0_8;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_0_9 <= _GEN_4 & ~SetId & _GEN_26 | dirtyArray_0_9;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_0_10 <= _GEN_4 & ~SetId & _GEN_28 | dirtyArray_0_10;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_0_11 <= _GEN_4 & ~SetId & _GEN_30 | dirtyArray_0_11;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_0_12 <= _GEN_4 & ~SetId & _GEN_32 | dirtyArray_0_12;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_0_13 <= _GEN_4 & ~SetId & _GEN_34 | dirtyArray_0_13;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_0_14 <= _GEN_4 & ~SetId & _GEN_36 | dirtyArray_0_14;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_0_15 <=
        _GEN_4 & ~SetId & (&(from_lsu_req_bits_addr[7:4])) | dirtyArray_0_15;	// src/main/scala/rv32e/cache/dcache.scala:167:45, :178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_1_0 <= _GEN_4 & SetId & _GEN_8 | dirtyArray_1_0;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_1_1 <= _GEN_4 & SetId & _GEN_10 | dirtyArray_1_1;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_1_2 <= _GEN_4 & SetId & _GEN_12 | dirtyArray_1_2;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_1_3 <= _GEN_4 & SetId & _GEN_14 | dirtyArray_1_3;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_1_4 <= _GEN_4 & SetId & _GEN_16 | dirtyArray_1_4;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_1_5 <= _GEN_4 & SetId & _GEN_18 | dirtyArray_1_5;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_1_6 <= _GEN_4 & SetId & _GEN_20 | dirtyArray_1_6;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_1_7 <= _GEN_4 & SetId & _GEN_22 | dirtyArray_1_7;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_1_8 <= _GEN_4 & SetId & _GEN_24 | dirtyArray_1_8;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_1_9 <= _GEN_4 & SetId & _GEN_26 | dirtyArray_1_9;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_1_10 <= _GEN_4 & SetId & _GEN_28 | dirtyArray_1_10;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_1_11 <= _GEN_4 & SetId & _GEN_30 | dirtyArray_1_11;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_1_12 <= _GEN_4 & SetId & _GEN_32 | dirtyArray_1_12;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_1_13 <= _GEN_4 & SetId & _GEN_34 | dirtyArray_1_13;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_1_14 <= _GEN_4 & SetId & _GEN_36 | dirtyArray_1_14;	// src/main/scala/rv32e/cache/dcache.scala:178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      dirtyArray_1_15 <=
        _GEN_4 & SetId & (&(from_lsu_req_bits_addr[7:4])) | dirtyArray_1_15;	// src/main/scala/rv32e/cache/dcache.scala:167:45, :178:29, :188:36, :201:27, :261:50, :272:39, :274:46
      if (~(_from_lsu_req_ready_output | state_dcache == 4'h1 | _GEN_4
            | state_dcache == 4'h3)) begin	// src/main/scala/rv32e/cache/dcache.scala:194:24, :200:31, :201:27, :205:40, :208:34
        if (state_dcache == 4'h4)	// src/main/scala/rv32e/cache/dcache.scala:200:31, :201:27, :221:32
          off <= 2'h0;	// src/main/scala/rv32e/cache/dcache.scala:194:24
        else if (state_dcache == 4'h5) begin	// src/main/scala/rv32e/cache/dcache.scala:200:31, :201:27, :224:32
          if (to_sram_w_ready & _to_sram_w_valid_output)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/cache/dcache.scala:297:62
            off <= off + 2'h1;	// src/main/scala/rv32e/cache/dcache.scala:194:24, :229:52
        end
        else if (state_dcache != 4'h6) begin	// src/main/scala/rv32e/cache/dcache.scala:200:31, :201:27, :228:32
          if (state_dcache == 4'h7)	// src/main/scala/rv32e/cache/dcache.scala:200:31, :201:27, :221:32
            off <= 2'h0;	// src/main/scala/rv32e/cache/dcache.scala:194:24
          else if (_GEN_5)	// src/main/scala/rv32e/cache/dcache.scala:194:24, :201:27, :243:{26,32}
            off <= off + 2'h1;	// src/main/scala/rv32e/cache/dcache.scala:194:24, :229:52, :243:52
        end
      end
      _GEN_55 =
        replace_set
          ? {{dirtyArray_1_15},
             {dirtyArray_1_14},
             {dirtyArray_1_13},
             {dirtyArray_1_12},
             {dirtyArray_1_11},
             {dirtyArray_1_10},
             {dirtyArray_1_9},
             {dirtyArray_1_8},
             {dirtyArray_1_7},
             {dirtyArray_1_6},
             {dirtyArray_1_5},
             {dirtyArray_1_4},
             {dirtyArray_1_3},
             {dirtyArray_1_2},
             {dirtyArray_1_1},
             {dirtyArray_1_0}}
          : {{dirtyArray_0_15},
             {dirtyArray_0_14},
             {dirtyArray_0_13},
             {dirtyArray_0_12},
             {dirtyArray_0_11},
             {dirtyArray_0_10},
             {dirtyArray_0_9},
             {dirtyArray_0_8},
             {dirtyArray_0_7},
             {dirtyArray_0_6},
             {dirtyArray_0_5},
             {dirtyArray_0_4},
             {dirtyArray_0_3},
             {dirtyArray_0_2},
             {dirtyArray_0_1},
             {dirtyArray_0_0}};	// src/main/scala/rv32e/cache/dcache.scala:164:30, :178:29, :221:32
      _GEN_56 =
        {{state_dcache},
         {state_dcache},
         {state_dcache},
         {state_dcache},
         {state_dcache},
         {state_dcache},
         {from_lsu_req_bits_cmd == 4'h1 ? 4'h2 : 4'h1},
         {{3'h4, to_sram_r_bits_last}},
         {to_sram_ar_ready & _to_sram_ar_valid_output ? 4'h8 : 4'h7},
         {4'h7},
         {(&off) ? 4'h6 : 4'h5},
         {{3'h2, to_sram_aw_ready & _to_sram_aw_valid_output}},
         {_GEN_55[from_lsu_req_bits_addr[7:4]] ? 4'h4 : 4'h7},
         {4'h0},
         {4'h0},
         {_GEN_7 ? (hit ? (from_lsu_req_bits_cmd == 4'h1 ? 4'h2 : 4'h1) : 4'h3) : 4'h0}};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/bus/SimpleBus.scala:22:26, src/main/scala/rv32e/cache/dcache.scala:167:45, :183:33, :194:24, :200:31, :201:27, :203:38, :204:28, :205:{34,40}, :208:34, :211:30, :215:26, :218:26, :221:{26,32}, :224:{26,32}, :228:{26,32,38}, :233:26, :237:{26,32}, :242:{26,32}, :248:{26,32}, :286:62, :292:62
      state_dcache <= _GEN_56[state_dcache];	// src/main/scala/rv32e/cache/dcache.scala:200:31, :201:27, :203:38, :215:26, :218:26, :221:26, :224:26, :228:26, :233:26, :237:26, :242:26, :248:26
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:3218:3
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:3218:3
      `FIRRTL_BEFORE_INITIAL	// <stdin>:3218:3
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:3218:3
      automatic logic [31:0] _RANDOM[0:26];	// <stdin>:3218:3
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:3218:3
        `INIT_RANDOM_PROLOG_	// <stdin>:3218:3
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:3218:3
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// <stdin>:3218:3
        end	// <stdin>:3218:3
        replace_set = _RANDOM[5'h0][0];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:164:30
        random_num = _RANDOM[5'h0][1];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:164:30, :171:29
        tagArray_0_0 = _RANDOM[5'h0][25:2];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:164:30, :176:29
        tagArray_0_1 = {_RANDOM[5'h0][31:26], _RANDOM[5'h1][17:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:164:30, :176:29
        tagArray_0_2 = {_RANDOM[5'h1][31:18], _RANDOM[5'h2][9:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_0_3 = {_RANDOM[5'h2][31:10], _RANDOM[5'h3][1:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_0_4 = _RANDOM[5'h3][25:2];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_0_5 = {_RANDOM[5'h3][31:26], _RANDOM[5'h4][17:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_0_6 = {_RANDOM[5'h4][31:18], _RANDOM[5'h5][9:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_0_7 = {_RANDOM[5'h5][31:10], _RANDOM[5'h6][1:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_0_8 = _RANDOM[5'h6][25:2];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_0_9 = {_RANDOM[5'h6][31:26], _RANDOM[5'h7][17:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_0_10 = {_RANDOM[5'h7][31:18], _RANDOM[5'h8][9:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_0_11 = {_RANDOM[5'h8][31:10], _RANDOM[5'h9][1:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_0_12 = _RANDOM[5'h9][25:2];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_0_13 = {_RANDOM[5'h9][31:26], _RANDOM[5'hA][17:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_0_14 = {_RANDOM[5'hA][31:18], _RANDOM[5'hB][9:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_0_15 = {_RANDOM[5'hB][31:10], _RANDOM[5'hC][1:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_1_0 = _RANDOM[5'hC][25:2];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_1_1 = {_RANDOM[5'hC][31:26], _RANDOM[5'hD][17:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_1_2 = {_RANDOM[5'hD][31:18], _RANDOM[5'hE][9:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_1_3 = {_RANDOM[5'hE][31:10], _RANDOM[5'hF][1:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_1_4 = _RANDOM[5'hF][25:2];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_1_5 = {_RANDOM[5'hF][31:26], _RANDOM[5'h10][17:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_1_6 = {_RANDOM[5'h10][31:18], _RANDOM[5'h11][9:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_1_7 = {_RANDOM[5'h11][31:10], _RANDOM[5'h12][1:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_1_8 = _RANDOM[5'h12][25:2];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_1_9 = {_RANDOM[5'h12][31:26], _RANDOM[5'h13][17:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_1_10 = {_RANDOM[5'h13][31:18], _RANDOM[5'h14][9:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_1_11 = {_RANDOM[5'h14][31:10], _RANDOM[5'h15][1:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_1_12 = _RANDOM[5'h15][25:2];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_1_13 = {_RANDOM[5'h15][31:26], _RANDOM[5'h16][17:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_1_14 = {_RANDOM[5'h16][31:18], _RANDOM[5'h17][9:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        tagArray_1_15 = {_RANDOM[5'h17][31:10], _RANDOM[5'h18][1:0]};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29
        validArray_0_0 = _RANDOM[5'h18][2];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_0_1 = _RANDOM[5'h18][3];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_0_2 = _RANDOM[5'h18][4];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_0_3 = _RANDOM[5'h18][5];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_0_4 = _RANDOM[5'h18][6];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_0_5 = _RANDOM[5'h18][7];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_0_6 = _RANDOM[5'h18][8];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_0_7 = _RANDOM[5'h18][9];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_0_8 = _RANDOM[5'h18][10];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_0_9 = _RANDOM[5'h18][11];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_0_10 = _RANDOM[5'h18][12];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_0_11 = _RANDOM[5'h18][13];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_0_12 = _RANDOM[5'h18][14];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_0_13 = _RANDOM[5'h18][15];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_0_14 = _RANDOM[5'h18][16];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_0_15 = _RANDOM[5'h18][17];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_1_0 = _RANDOM[5'h18][18];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_1_1 = _RANDOM[5'h18][19];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_1_2 = _RANDOM[5'h18][20];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_1_3 = _RANDOM[5'h18][21];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_1_4 = _RANDOM[5'h18][22];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_1_5 = _RANDOM[5'h18][23];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_1_6 = _RANDOM[5'h18][24];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_1_7 = _RANDOM[5'h18][25];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_1_8 = _RANDOM[5'h18][26];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_1_9 = _RANDOM[5'h18][27];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_1_10 = _RANDOM[5'h18][28];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_1_11 = _RANDOM[5'h18][29];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_1_12 = _RANDOM[5'h18][30];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_1_13 = _RANDOM[5'h18][31];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:176:29, :177:29
        validArray_1_14 = _RANDOM[5'h19][0];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
        validArray_1_15 = _RANDOM[5'h19][1];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29
        dirtyArray_0_0 = _RANDOM[5'h19][2];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_0_1 = _RANDOM[5'h19][3];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_0_2 = _RANDOM[5'h19][4];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_0_3 = _RANDOM[5'h19][5];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_0_4 = _RANDOM[5'h19][6];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_0_5 = _RANDOM[5'h19][7];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_0_6 = _RANDOM[5'h19][8];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_0_7 = _RANDOM[5'h19][9];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_0_8 = _RANDOM[5'h19][10];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_0_9 = _RANDOM[5'h19][11];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_0_10 = _RANDOM[5'h19][12];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_0_11 = _RANDOM[5'h19][13];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_0_12 = _RANDOM[5'h19][14];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_0_13 = _RANDOM[5'h19][15];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_0_14 = _RANDOM[5'h19][16];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_0_15 = _RANDOM[5'h19][17];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_1_0 = _RANDOM[5'h19][18];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_1_1 = _RANDOM[5'h19][19];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_1_2 = _RANDOM[5'h19][20];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_1_3 = _RANDOM[5'h19][21];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_1_4 = _RANDOM[5'h19][22];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_1_5 = _RANDOM[5'h19][23];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_1_6 = _RANDOM[5'h19][24];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_1_7 = _RANDOM[5'h19][25];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_1_8 = _RANDOM[5'h19][26];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_1_9 = _RANDOM[5'h19][27];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_1_10 = _RANDOM[5'h19][28];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_1_11 = _RANDOM[5'h19][29];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_1_12 = _RANDOM[5'h19][30];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_1_13 = _RANDOM[5'h19][31];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:177:29, :178:29
        dirtyArray_1_14 = _RANDOM[5'h1A][0];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
        dirtyArray_1_15 = _RANDOM[5'h1A][1];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29
        off = _RANDOM[5'h1A][3:2];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29, :194:24
        state_dcache = _RANDOM[5'h1A][7:4];	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:178:29, :200:31
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:3218:3
      `FIRRTL_AFTER_INITIAL	// <stdin>:3218:3
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  dataArray_128x32_0 dataArray_ext (	// src/main/scala/rv32e/cache/dcache.scala:175:33
    .R0_addr (replaceCacheAddr),	// src/main/scala/rv32e/cache/dcache.scala:252:31
    .R0_en   (1'h1),	// <stdin>:3218:3
    .R0_clk  (clock),
    .R1_addr (hitCacheAddr),	// src/main/scala/rv32e/cache/dcache.scala:190:27
    .R1_en   (1'h1),	// <stdin>:3218:3
    .R1_clk  (clock),
    .W0_addr (hitCacheAddr),	// src/main/scala/rv32e/cache/dcache.scala:190:27
    .W0_en   (_GEN_4),	// src/main/scala/rv32e/cache/dcache.scala:201:27
    .W0_clk  (clock),
    .W0_data
      (_indata_T_1[31:0] & from_lsu_req_bits_wmask | _dataArray_ext_R1_data
       & ~from_lsu_req_bits_wmask),	// src/main/scala/rv32e/cache/dcache.scala:175:33, :271:{28,56,65,76,78}
    .W1_addr (replaceCacheAddr),	// src/main/scala/rv32e/cache/dcache.scala:252:31
    .W1_en   (_GEN_5),	// src/main/scala/rv32e/cache/dcache.scala:194:24, :201:27, :243:{26,32}
    .W1_clk  (clock),
    .W1_data (to_sram_r_bits_data),
    .R0_data (to_sram_w_bits_data),
    .R1_data (_dataArray_ext_R1_data)
  );
  assign from_lsu_req_ready = _from_lsu_req_ready_output;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:201:27
  assign from_lsu_resp_valid = _from_lsu_resp_bits_wresp_T_1 | state_dcache == 4'h1;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:200:31, :205:40, :282:66
  assign from_lsu_resp_bits_rdata = hit ? _dataArray_ext_R1_data : 32'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:175:33, :183:33, :283:37
  assign from_lsu_resp_bits_wresp = _from_lsu_resp_bits_wresp_T_1;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:282:66
  assign to_sram_ar_valid = _to_sram_ar_valid_output;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:286:62
  assign to_sram_ar_bits_addr =
    _to_sram_ar_valid_output ? {from_lsu_req_bits_addr[31:4], 4'h0} : 32'h0;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:200:31, :283:37, :286:62, :287:{58,97,110}
  assign to_sram_ar_bits_len = {6'h0, {2{_to_sram_ar_valid_output}}};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:286:62, :289:{27,58}
  assign to_sram_r_ready = _to_sram_r_ready_output;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:291:62
  assign to_sram_aw_valid = _to_sram_aw_valid_output;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:292:62
  assign to_sram_aw_bits_addr =
    {_GEN_6[from_lsu_req_bits_addr[7:4]], from_lsu_req_bits_addr[7:4], 4'h0};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:167:45, :200:31, :293:33
  assign to_sram_aw_bits_len = {6'h0, {2{_to_sram_aw_valid_output}}};	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:289:27, :292:62, :295:{27,58}
  assign to_sram_w_valid = _to_sram_w_valid_output;	// <stdin>:3218:3, src/main/scala/rv32e/cache/dcache.scala:297:62
endmodule

module MMIO(	// <stdin>:3727:3
  input         clock,	// <stdin>:3728:11
                from_lsu_req_valid,	// src/main/scala/rv32e/device/mmio.scala:8:22
  input  [31:0] from_lsu_req_bits_addr,	// src/main/scala/rv32e/device/mmio.scala:8:22
                from_lsu_req_bits_wdata,	// src/main/scala/rv32e/device/mmio.scala:8:22
  input  [3:0]  from_lsu_req_bits_cmd,	// src/main/scala/rv32e/device/mmio.scala:8:22
  input  [31:0] from_lsu_req_bits_wmask,	// src/main/scala/rv32e/device/mmio.scala:8:22
  output [31:0] from_lsu_resp_bits_rdata,	// src/main/scala/rv32e/device/mmio.scala:8:22
  output        from_lsu_resp_bits_wresp	// src/main/scala/rv32e/device/mmio.scala:8:22
);

  wire _from_lsu_resp_bits_wresp_T = from_lsu_req_bits_cmd == 4'h1;	// src/main/scala/rv32e/bus/SimpleBus.scala:22:26
  RamBB RamBB_i1 (	// src/main/scala/rv32e/device/mmio.scala:10:26
    .clock   (clock),
    .addr    (from_lsu_req_bits_addr),
    .mem_wen (_from_lsu_resp_bits_wresp_T),	// src/main/scala/rv32e/bus/SimpleBus.scala:22:26
    .valid   (from_lsu_req_valid),
    .wdata   (from_lsu_req_bits_wdata),
    .wmask   (from_lsu_req_bits_wmask[3:0]),	// src/main/scala/rv32e/device/mmio.scala:16:25
    .rdata   (from_lsu_resp_bits_rdata)
  );
  assign from_lsu_resp_bits_wresp = _from_lsu_resp_bits_wresp_T;	// <stdin>:3727:3, src/main/scala/rv32e/bus/SimpleBus.scala:22:26
endmodule

module top(	// <stdin>:3746:3
  input         clock,	// <stdin>:3747:11
                reset,	// <stdin>:3748:11
  output [31:0] io_out_inst,	// src/main/scala/rv32e/core.scala:37:16
                io_out_pc,	// src/main/scala/rv32e/core.scala:37:16
                io_out_difftest_mcause,	// src/main/scala/rv32e/core.scala:37:16
                io_out_difftest_mepc,	// src/main/scala/rv32e/core.scala:37:16
                io_out_difftest_mstatus,	// src/main/scala/rv32e/core.scala:37:16
                io_out_difftest_mtvec,	// src/main/scala/rv32e/core.scala:37:16
  output        io_out_wb	// src/main/scala/rv32e/core.scala:37:16
);

  wire [31:0] _mmio_from_lsu_resp_bits_rdata;	// src/main/scala/rv32e/core.scala:64:27
  wire        _mmio_from_lsu_resp_bits_wresp;	// src/main/scala/rv32e/core.scala:64:27
  wire        _sram_i2_axi_ar_ready;	// src/main/scala/rv32e/core.scala:63:27
  wire        _sram_i2_axi_r_valid;	// src/main/scala/rv32e/core.scala:63:27
  wire [31:0] _sram_i2_axi_r_bits_data;	// src/main/scala/rv32e/core.scala:63:27
  wire        _sram_i2_axi_r_bits_last;	// src/main/scala/rv32e/core.scala:63:27
  wire        _sram_i2_axi_aw_ready;	// src/main/scala/rv32e/core.scala:63:27
  wire        _sram_i2_axi_w_ready;	// src/main/scala/rv32e/core.scala:63:27
  wire        _dcache_from_lsu_req_ready;	// src/main/scala/rv32e/core.scala:62:27
  wire        _dcache_from_lsu_resp_valid;	// src/main/scala/rv32e/core.scala:62:27
  wire [31:0] _dcache_from_lsu_resp_bits_rdata;	// src/main/scala/rv32e/core.scala:62:27
  wire        _dcache_from_lsu_resp_bits_wresp;	// src/main/scala/rv32e/core.scala:62:27
  wire        _dcache_to_sram_ar_valid;	// src/main/scala/rv32e/core.scala:62:27
  wire [31:0] _dcache_to_sram_ar_bits_addr;	// src/main/scala/rv32e/core.scala:62:27
  wire [7:0]  _dcache_to_sram_ar_bits_len;	// src/main/scala/rv32e/core.scala:62:27
  wire        _dcache_to_sram_r_ready;	// src/main/scala/rv32e/core.scala:62:27
  wire        _dcache_to_sram_aw_valid;	// src/main/scala/rv32e/core.scala:62:27
  wire [31:0] _dcache_to_sram_aw_bits_addr;	// src/main/scala/rv32e/core.scala:62:27
  wire [7:0]  _dcache_to_sram_aw_bits_len;	// src/main/scala/rv32e/core.scala:62:27
  wire        _dcache_to_sram_w_valid;	// src/main/scala/rv32e/core.scala:62:27
  wire [31:0] _dcache_to_sram_w_bits_data;	// src/main/scala/rv32e/core.scala:62:27
  wire        _memXbar_io_in_req_ready;	// src/main/scala/rv32e/core.scala:59:27
  wire        _memXbar_io_in_resp_valid;	// src/main/scala/rv32e/core.scala:59:27
  wire [31:0] _memXbar_io_in_resp_bits_rdata;	// src/main/scala/rv32e/core.scala:59:27
  wire        _memXbar_io_in_resp_bits_wresp;	// src/main/scala/rv32e/core.scala:59:27
  wire        _memXbar_io_out_0_req_valid;	// src/main/scala/rv32e/core.scala:59:27
  wire [31:0] _memXbar_io_out_0_req_bits_addr;	// src/main/scala/rv32e/core.scala:59:27
  wire [31:0] _memXbar_io_out_0_req_bits_wdata;	// src/main/scala/rv32e/core.scala:59:27
  wire [3:0]  _memXbar_io_out_0_req_bits_cmd;	// src/main/scala/rv32e/core.scala:59:27
  wire [31:0] _memXbar_io_out_0_req_bits_wmask;	// src/main/scala/rv32e/core.scala:59:27
  wire        _memXbar_io_out_1_req_valid;	// src/main/scala/rv32e/core.scala:59:27
  wire [31:0] _memXbar_io_out_1_req_bits_addr;	// src/main/scala/rv32e/core.scala:59:27
  wire [31:0] _memXbar_io_out_1_req_bits_wdata;	// src/main/scala/rv32e/core.scala:59:27
  wire [3:0]  _memXbar_io_out_1_req_bits_cmd;	// src/main/scala/rv32e/core.scala:59:27
  wire [31:0] _memXbar_io_out_1_req_bits_wmask;	// src/main/scala/rv32e/core.scala:59:27
  wire        _sram_i_axi_ar_ready;	// src/main/scala/rv32e/core.scala:50:27
  wire        _sram_i_axi_r_valid;	// src/main/scala/rv32e/core.scala:50:27
  wire [31:0] _sram_i_axi_r_bits_data;	// src/main/scala/rv32e/core.scala:50:27
  wire        _sram_i_axi_r_bits_last;	// src/main/scala/rv32e/core.scala:50:27
  wire        _icache_from_ifu_req_ready;	// src/main/scala/rv32e/core.scala:49:27
  wire        _icache_from_ifu_resp_valid;	// src/main/scala/rv32e/core.scala:49:27
  wire [31:0] _icache_from_ifu_resp_bits_rdata;	// src/main/scala/rv32e/core.scala:49:27
  wire        _icache_to_sram_ar_valid;	// src/main/scala/rv32e/core.scala:49:27
  wire [31:0] _icache_to_sram_ar_bits_addr;	// src/main/scala/rv32e/core.scala:49:27
  wire [7:0]  _icache_to_sram_ar_bits_len;	// src/main/scala/rv32e/core.scala:49:27
  wire        _icache_to_sram_r_ready;	// src/main/scala/rv32e/core.scala:49:27
  wire        _IFU_i_to_IDU_valid;	// src/main/scala/rv32e/core.scala:48:27
  wire [31:0] _IFU_i_to_IDU_bits_inst;	// src/main/scala/rv32e/core.scala:48:27
  wire [31:0] _IFU_i_to_IDU_bits_pc;	// src/main/scala/rv32e/core.scala:48:27
  wire        _IFU_i_to_mem_req_valid;	// src/main/scala/rv32e/core.scala:48:27
  wire [31:0] _IFU_i_to_mem_req_bits_addr;	// src/main/scala/rv32e/core.scala:48:27
  wire        _WBU_i_to_ISU_bits_reg_wen;	// src/main/scala/rv32e/core.scala:45:27
  wire [31:0] _WBU_i_to_ISU_bits_wdata;	// src/main/scala/rv32e/core.scala:45:27
  wire [4:0]  _WBU_i_to_ISU_bits_rd;	// src/main/scala/rv32e/core.scala:45:27
  wire        _WBU_i_to_IFU_valid;	// src/main/scala/rv32e/core.scala:45:27
  wire        _EXU_i_from_ISU_ready;	// src/main/scala/rv32e/core.scala:44:27
  wire        _EXU_i_to_WBU_valid;	// src/main/scala/rv32e/core.scala:44:27
  wire [31:0] _EXU_i_to_WBU_bits_alu_result;	// src/main/scala/rv32e/core.scala:44:27
  wire [31:0] _EXU_i_to_WBU_bits_mdu_result;	// src/main/scala/rv32e/core.scala:44:27
  wire [31:0] _EXU_i_to_WBU_bits_lsu_rdata;	// src/main/scala/rv32e/core.scala:44:27
  wire [31:0] _EXU_i_to_WBU_bits_csr_rdata;	// src/main/scala/rv32e/core.scala:44:27
  wire [31:0] _EXU_i_to_WBU_bits_pc;	// src/main/scala/rv32e/core.scala:44:27
  wire        _EXU_i_to_WBU_bits_reg_wen;	// src/main/scala/rv32e/core.scala:44:27
  wire [4:0]  _EXU_i_to_WBU_bits_rd;	// src/main/scala/rv32e/core.scala:44:27
  wire [2:0]  _EXU_i_to_WBU_bits_fu_op;	// src/main/scala/rv32e/core.scala:44:27
  wire        _EXU_i_to_IFU_bits_bru_ctrl_br;	// src/main/scala/rv32e/core.scala:44:27
  wire [31:0] _EXU_i_to_IFU_bits_bru_addr;	// src/main/scala/rv32e/core.scala:44:27
  wire        _EXU_i_to_IFU_bits_csr_ctrl_br;	// src/main/scala/rv32e/core.scala:44:27
  wire [31:0] _EXU_i_to_IFU_bits_csr_addr;	// src/main/scala/rv32e/core.scala:44:27
  wire        _EXU_i_lsu_to_mem_req_valid;	// src/main/scala/rv32e/core.scala:44:27
  wire [31:0] _EXU_i_lsu_to_mem_req_bits_addr;	// src/main/scala/rv32e/core.scala:44:27
  wire [31:0] _EXU_i_lsu_to_mem_req_bits_wdata;	// src/main/scala/rv32e/core.scala:44:27
  wire [3:0]  _EXU_i_lsu_to_mem_req_bits_cmd;	// src/main/scala/rv32e/core.scala:44:27
  wire [31:0] _EXU_i_lsu_to_mem_req_bits_wmask;	// src/main/scala/rv32e/core.scala:44:27
  wire        _EXU_i_lsu_to_mem_resp_ready;	// src/main/scala/rv32e/core.scala:44:27
  wire        _ISU_i_from_IDU_ready;	// src/main/scala/rv32e/core.scala:42:27
  wire        _ISU_i_to_EXU_valid;	// src/main/scala/rv32e/core.scala:42:27
  wire [31:0] _ISU_i_to_EXU_bits_imm;	// src/main/scala/rv32e/core.scala:42:27
  wire [31:0] _ISU_i_to_EXU_bits_pc;	// src/main/scala/rv32e/core.scala:42:27
  wire [31:0] _ISU_i_to_EXU_bits_rdata1;	// src/main/scala/rv32e/core.scala:42:27
  wire [31:0] _ISU_i_to_EXU_bits_rdata2;	// src/main/scala/rv32e/core.scala:42:27
  wire [4:0]  _ISU_i_to_EXU_bits_rd;	// src/main/scala/rv32e/core.scala:42:27
  wire        _ISU_i_to_EXU_bits_ctrl_sig_reg_wen;	// src/main/scala/rv32e/core.scala:42:27
  wire [2:0]  _ISU_i_to_EXU_bits_ctrl_sig_fu_op;	// src/main/scala/rv32e/core.scala:42:27
  wire        _ISU_i_to_EXU_bits_ctrl_sig_mem_wen;	// src/main/scala/rv32e/core.scala:42:27
  wire        _ISU_i_to_EXU_bits_ctrl_sig_is_ebreak;	// src/main/scala/rv32e/core.scala:42:27
  wire        _ISU_i_to_EXU_bits_ctrl_sig_not_impl;	// src/main/scala/rv32e/core.scala:42:27
  wire [1:0]  _ISU_i_to_EXU_bits_ctrl_sig_src1_op;	// src/main/scala/rv32e/core.scala:42:27
  wire [1:0]  _ISU_i_to_EXU_bits_ctrl_sig_src2_op;	// src/main/scala/rv32e/core.scala:42:27
  wire [3:0]  _ISU_i_to_EXU_bits_ctrl_sig_alu_op;	// src/main/scala/rv32e/core.scala:42:27
  wire [3:0]  _ISU_i_to_EXU_bits_ctrl_sig_lsu_op;	// src/main/scala/rv32e/core.scala:42:27
  wire [3:0]  _ISU_i_to_EXU_bits_ctrl_sig_bru_op;	// src/main/scala/rv32e/core.scala:42:27
  wire [2:0]  _ISU_i_to_EXU_bits_ctrl_sig_csr_op;	// src/main/scala/rv32e/core.scala:42:27
  wire [3:0]  _ISU_i_to_EXU_bits_ctrl_sig_mdu_op;	// src/main/scala/rv32e/core.scala:42:27
  wire        _IDU_i_from_IFU_ready;	// src/main/scala/rv32e/core.scala:41:27
  wire        _IDU_i_to_ISU_valid;	// src/main/scala/rv32e/core.scala:41:27
  wire [31:0] _IDU_i_to_ISU_bits_imm;	// src/main/scala/rv32e/core.scala:41:27
  wire [31:0] _IDU_i_to_ISU_bits_pc;	// src/main/scala/rv32e/core.scala:41:27
  wire [4:0]  _IDU_i_to_ISU_bits_rs1;	// src/main/scala/rv32e/core.scala:41:27
  wire [4:0]  _IDU_i_to_ISU_bits_rs2;	// src/main/scala/rv32e/core.scala:41:27
  wire [4:0]  _IDU_i_to_ISU_bits_rd;	// src/main/scala/rv32e/core.scala:41:27
  wire        _IDU_i_to_ISU_bits_ctrl_sig_reg_wen;	// src/main/scala/rv32e/core.scala:41:27
  wire [2:0]  _IDU_i_to_ISU_bits_ctrl_sig_fu_op;	// src/main/scala/rv32e/core.scala:41:27
  wire        _IDU_i_to_ISU_bits_ctrl_sig_mem_wen;	// src/main/scala/rv32e/core.scala:41:27
  wire        _IDU_i_to_ISU_bits_ctrl_sig_is_ebreak;	// src/main/scala/rv32e/core.scala:41:27
  wire        _IDU_i_to_ISU_bits_ctrl_sig_not_impl;	// src/main/scala/rv32e/core.scala:41:27
  wire [1:0]  _IDU_i_to_ISU_bits_ctrl_sig_src1_op;	// src/main/scala/rv32e/core.scala:41:27
  wire [1:0]  _IDU_i_to_ISU_bits_ctrl_sig_src2_op;	// src/main/scala/rv32e/core.scala:41:27
  wire [3:0]  _IDU_i_to_ISU_bits_ctrl_sig_alu_op;	// src/main/scala/rv32e/core.scala:41:27
  wire [3:0]  _IDU_i_to_ISU_bits_ctrl_sig_lsu_op;	// src/main/scala/rv32e/core.scala:41:27
  wire [3:0]  _IDU_i_to_ISU_bits_ctrl_sig_bru_op;	// src/main/scala/rv32e/core.scala:41:27
  wire [2:0]  _IDU_i_to_ISU_bits_ctrl_sig_csr_op;	// src/main/scala/rv32e/core.scala:41:27
  wire [3:0]  _IDU_i_to_ISU_bits_ctrl_sig_mdu_op;	// src/main/scala/rv32e/core.scala:41:27
  reg         valid;	// src/main/scala/rv32e/utils/Pipeline.scala:8:24
  reg  [31:0] EXU_i_from_ISU_bits_r_imm;	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
  reg  [31:0] EXU_i_from_ISU_bits_r_pc;	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
  reg  [31:0] EXU_i_from_ISU_bits_r_rdata1;	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
  reg  [31:0] EXU_i_from_ISU_bits_r_rdata2;	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
  reg  [4:0]  EXU_i_from_ISU_bits_r_rd;	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
  reg         EXU_i_from_ISU_bits_r_ctrl_sig_reg_wen;	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
  reg  [2:0]  EXU_i_from_ISU_bits_r_ctrl_sig_fu_op;	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
  reg         EXU_i_from_ISU_bits_r_ctrl_sig_mem_wen;	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
  reg         EXU_i_from_ISU_bits_r_ctrl_sig_is_ebreak;	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
  reg         EXU_i_from_ISU_bits_r_ctrl_sig_not_impl;	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
  reg  [1:0]  EXU_i_from_ISU_bits_r_ctrl_sig_src1_op;	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
  reg  [1:0]  EXU_i_from_ISU_bits_r_ctrl_sig_src2_op;	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
  reg  [3:0]  EXU_i_from_ISU_bits_r_ctrl_sig_alu_op;	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
  reg  [3:0]  EXU_i_from_ISU_bits_r_ctrl_sig_lsu_op;	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
  reg  [3:0]  EXU_i_from_ISU_bits_r_ctrl_sig_bru_op;	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
  reg  [2:0]  EXU_i_from_ISU_bits_r_ctrl_sig_csr_op;	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
  reg  [3:0]  EXU_i_from_ISU_bits_r_ctrl_sig_mdu_op;	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
  always @(posedge clock) begin	// <stdin>:3747:11
    automatic logic _EXU_i_from_ISU_bits_T;	// src/main/scala/rv32e/utils/Pipeline.scala:10:22
    _EXU_i_from_ISU_bits_T = _ISU_i_to_EXU_valid & _EXU_i_from_ISU_ready;	// src/main/scala/rv32e/core.scala:42:27, :44:27, src/main/scala/rv32e/utils/Pipeline.scala:10:22
    if (reset)	// <stdin>:3747:11
      valid <= 1'h0;	// src/main/scala/rv32e/core.scala:48:27, :49:27, :50:27, :62:27, :63:27, src/main/scala/rv32e/utils/Pipeline.scala:8:24
    else	// <stdin>:3747:11
      valid <= _EXU_i_from_ISU_bits_T;	// src/main/scala/rv32e/utils/Pipeline.scala:8:24, :10:22
    if (_EXU_i_from_ISU_bits_T) begin	// src/main/scala/rv32e/utils/Pipeline.scala:10:22
      EXU_i_from_ISU_bits_r_imm <= _ISU_i_to_EXU_bits_imm;	// src/main/scala/rv32e/core.scala:42:27, src/main/scala/rv32e/utils/Pipeline.scala:17:28
      EXU_i_from_ISU_bits_r_pc <= _ISU_i_to_EXU_bits_pc;	// src/main/scala/rv32e/core.scala:42:27, src/main/scala/rv32e/utils/Pipeline.scala:17:28
      EXU_i_from_ISU_bits_r_rdata1 <= _ISU_i_to_EXU_bits_rdata1;	// src/main/scala/rv32e/core.scala:42:27, src/main/scala/rv32e/utils/Pipeline.scala:17:28
      EXU_i_from_ISU_bits_r_rdata2 <= _ISU_i_to_EXU_bits_rdata2;	// src/main/scala/rv32e/core.scala:42:27, src/main/scala/rv32e/utils/Pipeline.scala:17:28
      EXU_i_from_ISU_bits_r_rd <= _ISU_i_to_EXU_bits_rd;	// src/main/scala/rv32e/core.scala:42:27, src/main/scala/rv32e/utils/Pipeline.scala:17:28
      EXU_i_from_ISU_bits_r_ctrl_sig_reg_wen <= _ISU_i_to_EXU_bits_ctrl_sig_reg_wen;	// src/main/scala/rv32e/core.scala:42:27, src/main/scala/rv32e/utils/Pipeline.scala:17:28
      EXU_i_from_ISU_bits_r_ctrl_sig_fu_op <= _ISU_i_to_EXU_bits_ctrl_sig_fu_op;	// src/main/scala/rv32e/core.scala:42:27, src/main/scala/rv32e/utils/Pipeline.scala:17:28
      EXU_i_from_ISU_bits_r_ctrl_sig_mem_wen <= _ISU_i_to_EXU_bits_ctrl_sig_mem_wen;	// src/main/scala/rv32e/core.scala:42:27, src/main/scala/rv32e/utils/Pipeline.scala:17:28
      EXU_i_from_ISU_bits_r_ctrl_sig_is_ebreak <= _ISU_i_to_EXU_bits_ctrl_sig_is_ebreak;	// src/main/scala/rv32e/core.scala:42:27, src/main/scala/rv32e/utils/Pipeline.scala:17:28
      EXU_i_from_ISU_bits_r_ctrl_sig_not_impl <= _ISU_i_to_EXU_bits_ctrl_sig_not_impl;	// src/main/scala/rv32e/core.scala:42:27, src/main/scala/rv32e/utils/Pipeline.scala:17:28
      EXU_i_from_ISU_bits_r_ctrl_sig_src1_op <= _ISU_i_to_EXU_bits_ctrl_sig_src1_op;	// src/main/scala/rv32e/core.scala:42:27, src/main/scala/rv32e/utils/Pipeline.scala:17:28
      EXU_i_from_ISU_bits_r_ctrl_sig_src2_op <= _ISU_i_to_EXU_bits_ctrl_sig_src2_op;	// src/main/scala/rv32e/core.scala:42:27, src/main/scala/rv32e/utils/Pipeline.scala:17:28
      EXU_i_from_ISU_bits_r_ctrl_sig_alu_op <= _ISU_i_to_EXU_bits_ctrl_sig_alu_op;	// src/main/scala/rv32e/core.scala:42:27, src/main/scala/rv32e/utils/Pipeline.scala:17:28
      EXU_i_from_ISU_bits_r_ctrl_sig_lsu_op <= _ISU_i_to_EXU_bits_ctrl_sig_lsu_op;	// src/main/scala/rv32e/core.scala:42:27, src/main/scala/rv32e/utils/Pipeline.scala:17:28
      EXU_i_from_ISU_bits_r_ctrl_sig_bru_op <= _ISU_i_to_EXU_bits_ctrl_sig_bru_op;	// src/main/scala/rv32e/core.scala:42:27, src/main/scala/rv32e/utils/Pipeline.scala:17:28
      EXU_i_from_ISU_bits_r_ctrl_sig_csr_op <= _ISU_i_to_EXU_bits_ctrl_sig_csr_op;	// src/main/scala/rv32e/core.scala:42:27, src/main/scala/rv32e/utils/Pipeline.scala:17:28
      EXU_i_from_ISU_bits_r_ctrl_sig_mdu_op <= _ISU_i_to_EXU_bits_ctrl_sig_mdu_op;	// src/main/scala/rv32e/core.scala:42:27, src/main/scala/rv32e/utils/Pipeline.scala:17:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:3746:3
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:3746:3
      `FIRRTL_BEFORE_INITIAL	// <stdin>:3746:3
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:3746:3
      automatic logic [31:0] _RANDOM[0:5];	// <stdin>:3746:3
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:3746:3
        `INIT_RANDOM_PROLOG_	// <stdin>:3746:3
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:3746:3
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// <stdin>:3746:3
        end	// <stdin>:3746:3
        valid = _RANDOM[3'h0][0];	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:8:24
        EXU_i_from_ISU_bits_r_imm = {_RANDOM[3'h0][31:1], _RANDOM[3'h1][0]};	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:8:24, :17:28
        EXU_i_from_ISU_bits_r_pc = {_RANDOM[3'h1][31:1], _RANDOM[3'h2][0]};	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:17:28
        EXU_i_from_ISU_bits_r_rdata1 = {_RANDOM[3'h2][31:1], _RANDOM[3'h3][0]};	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:17:28
        EXU_i_from_ISU_bits_r_rdata2 = {_RANDOM[3'h3][31:1], _RANDOM[3'h4][0]};	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:17:28
        EXU_i_from_ISU_bits_r_rd = _RANDOM[3'h4][5:1];	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:17:28
        EXU_i_from_ISU_bits_r_ctrl_sig_reg_wen = _RANDOM[3'h4][6];	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:17:28
        EXU_i_from_ISU_bits_r_ctrl_sig_fu_op = _RANDOM[3'h4][9:7];	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:17:28
        EXU_i_from_ISU_bits_r_ctrl_sig_mem_wen = _RANDOM[3'h4][10];	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:17:28
        EXU_i_from_ISU_bits_r_ctrl_sig_is_ebreak = _RANDOM[3'h4][11];	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:17:28
        EXU_i_from_ISU_bits_r_ctrl_sig_not_impl = _RANDOM[3'h4][12];	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:17:28
        EXU_i_from_ISU_bits_r_ctrl_sig_src1_op = _RANDOM[3'h4][14:13];	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:17:28
        EXU_i_from_ISU_bits_r_ctrl_sig_src2_op = _RANDOM[3'h4][16:15];	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:17:28
        EXU_i_from_ISU_bits_r_ctrl_sig_alu_op = _RANDOM[3'h4][20:17];	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:17:28
        EXU_i_from_ISU_bits_r_ctrl_sig_lsu_op = _RANDOM[3'h4][24:21];	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:17:28
        EXU_i_from_ISU_bits_r_ctrl_sig_bru_op = _RANDOM[3'h4][28:25];	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:17:28
        EXU_i_from_ISU_bits_r_ctrl_sig_csr_op = _RANDOM[3'h4][31:29];	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:17:28
        EXU_i_from_ISU_bits_r_ctrl_sig_mdu_op = _RANDOM[3'h5][3:0];	// <stdin>:3746:3, src/main/scala/rv32e/utils/Pipeline.scala:17:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:3746:3
      `FIRRTL_AFTER_INITIAL	// <stdin>:3746:3
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IDU IDU_i (	// src/main/scala/rv32e/core.scala:41:27
    .from_IFU_valid                 (_IFU_i_to_IDU_valid),	// src/main/scala/rv32e/core.scala:48:27
    .from_IFU_bits_inst             (_IFU_i_to_IDU_bits_inst),	// src/main/scala/rv32e/core.scala:48:27
    .from_IFU_bits_pc               (_IFU_i_to_IDU_bits_pc),	// src/main/scala/rv32e/core.scala:48:27
    .to_ISU_ready                   (_ISU_i_from_IDU_ready),	// src/main/scala/rv32e/core.scala:42:27
    .from_IFU_ready                 (_IDU_i_from_IFU_ready),
    .to_ISU_valid                   (_IDU_i_to_ISU_valid),
    .to_ISU_bits_imm                (_IDU_i_to_ISU_bits_imm),
    .to_ISU_bits_pc                 (_IDU_i_to_ISU_bits_pc),
    .to_ISU_bits_rs1                (_IDU_i_to_ISU_bits_rs1),
    .to_ISU_bits_rs2                (_IDU_i_to_ISU_bits_rs2),
    .to_ISU_bits_rd                 (_IDU_i_to_ISU_bits_rd),
    .to_ISU_bits_ctrl_sig_reg_wen   (_IDU_i_to_ISU_bits_ctrl_sig_reg_wen),
    .to_ISU_bits_ctrl_sig_fu_op     (_IDU_i_to_ISU_bits_ctrl_sig_fu_op),
    .to_ISU_bits_ctrl_sig_mem_wen   (_IDU_i_to_ISU_bits_ctrl_sig_mem_wen),
    .to_ISU_bits_ctrl_sig_is_ebreak (_IDU_i_to_ISU_bits_ctrl_sig_is_ebreak),
    .to_ISU_bits_ctrl_sig_not_impl  (_IDU_i_to_ISU_bits_ctrl_sig_not_impl),
    .to_ISU_bits_ctrl_sig_src1_op   (_IDU_i_to_ISU_bits_ctrl_sig_src1_op),
    .to_ISU_bits_ctrl_sig_src2_op   (_IDU_i_to_ISU_bits_ctrl_sig_src2_op),
    .to_ISU_bits_ctrl_sig_alu_op    (_IDU_i_to_ISU_bits_ctrl_sig_alu_op),
    .to_ISU_bits_ctrl_sig_lsu_op    (_IDU_i_to_ISU_bits_ctrl_sig_lsu_op),
    .to_ISU_bits_ctrl_sig_bru_op    (_IDU_i_to_ISU_bits_ctrl_sig_bru_op),
    .to_ISU_bits_ctrl_sig_csr_op    (_IDU_i_to_ISU_bits_ctrl_sig_csr_op),
    .to_ISU_bits_ctrl_sig_mdu_op    (_IDU_i_to_ISU_bits_ctrl_sig_mdu_op)
  );
  ISU ISU_i (	// src/main/scala/rv32e/core.scala:42:27
    .clock                            (clock),
    .reset                            (reset),
    .from_IDU_valid                   (_IDU_i_to_ISU_valid),	// src/main/scala/rv32e/core.scala:41:27
    .from_IDU_bits_imm                (_IDU_i_to_ISU_bits_imm),	// src/main/scala/rv32e/core.scala:41:27
    .from_IDU_bits_pc                 (_IDU_i_to_ISU_bits_pc),	// src/main/scala/rv32e/core.scala:41:27
    .from_IDU_bits_rs1                (_IDU_i_to_ISU_bits_rs1),	// src/main/scala/rv32e/core.scala:41:27
    .from_IDU_bits_rs2                (_IDU_i_to_ISU_bits_rs2),	// src/main/scala/rv32e/core.scala:41:27
    .from_IDU_bits_rd                 (_IDU_i_to_ISU_bits_rd),	// src/main/scala/rv32e/core.scala:41:27
    .from_IDU_bits_ctrl_sig_reg_wen   (_IDU_i_to_ISU_bits_ctrl_sig_reg_wen),	// src/main/scala/rv32e/core.scala:41:27
    .from_IDU_bits_ctrl_sig_fu_op     (_IDU_i_to_ISU_bits_ctrl_sig_fu_op),	// src/main/scala/rv32e/core.scala:41:27
    .from_IDU_bits_ctrl_sig_mem_wen   (_IDU_i_to_ISU_bits_ctrl_sig_mem_wen),	// src/main/scala/rv32e/core.scala:41:27
    .from_IDU_bits_ctrl_sig_is_ebreak (_IDU_i_to_ISU_bits_ctrl_sig_is_ebreak),	// src/main/scala/rv32e/core.scala:41:27
    .from_IDU_bits_ctrl_sig_not_impl  (_IDU_i_to_ISU_bits_ctrl_sig_not_impl),	// src/main/scala/rv32e/core.scala:41:27
    .from_IDU_bits_ctrl_sig_src1_op   (_IDU_i_to_ISU_bits_ctrl_sig_src1_op),	// src/main/scala/rv32e/core.scala:41:27
    .from_IDU_bits_ctrl_sig_src2_op   (_IDU_i_to_ISU_bits_ctrl_sig_src2_op),	// src/main/scala/rv32e/core.scala:41:27
    .from_IDU_bits_ctrl_sig_alu_op    (_IDU_i_to_ISU_bits_ctrl_sig_alu_op),	// src/main/scala/rv32e/core.scala:41:27
    .from_IDU_bits_ctrl_sig_lsu_op    (_IDU_i_to_ISU_bits_ctrl_sig_lsu_op),	// src/main/scala/rv32e/core.scala:41:27
    .from_IDU_bits_ctrl_sig_bru_op    (_IDU_i_to_ISU_bits_ctrl_sig_bru_op),	// src/main/scala/rv32e/core.scala:41:27
    .from_IDU_bits_ctrl_sig_csr_op    (_IDU_i_to_ISU_bits_ctrl_sig_csr_op),	// src/main/scala/rv32e/core.scala:41:27
    .from_IDU_bits_ctrl_sig_mdu_op    (_IDU_i_to_ISU_bits_ctrl_sig_mdu_op),	// src/main/scala/rv32e/core.scala:41:27
    .from_WBU_bits_reg_wen            (_WBU_i_to_ISU_bits_reg_wen),	// src/main/scala/rv32e/core.scala:45:27
    .from_WBU_bits_wdata              (_WBU_i_to_ISU_bits_wdata),	// src/main/scala/rv32e/core.scala:45:27
    .from_WBU_bits_rd                 (_WBU_i_to_ISU_bits_rd),	// src/main/scala/rv32e/core.scala:45:27
    .to_EXU_ready                     (_EXU_i_from_ISU_ready),	// src/main/scala/rv32e/core.scala:44:27
    .from_IDU_ready                   (_ISU_i_from_IDU_ready),
    .to_EXU_valid                     (_ISU_i_to_EXU_valid),
    .to_EXU_bits_imm                  (_ISU_i_to_EXU_bits_imm),
    .to_EXU_bits_pc                   (_ISU_i_to_EXU_bits_pc),
    .to_EXU_bits_rdata1               (_ISU_i_to_EXU_bits_rdata1),
    .to_EXU_bits_rdata2               (_ISU_i_to_EXU_bits_rdata2),
    .to_EXU_bits_rd                   (_ISU_i_to_EXU_bits_rd),
    .to_EXU_bits_ctrl_sig_reg_wen     (_ISU_i_to_EXU_bits_ctrl_sig_reg_wen),
    .to_EXU_bits_ctrl_sig_fu_op       (_ISU_i_to_EXU_bits_ctrl_sig_fu_op),
    .to_EXU_bits_ctrl_sig_mem_wen     (_ISU_i_to_EXU_bits_ctrl_sig_mem_wen),
    .to_EXU_bits_ctrl_sig_is_ebreak   (_ISU_i_to_EXU_bits_ctrl_sig_is_ebreak),
    .to_EXU_bits_ctrl_sig_not_impl    (_ISU_i_to_EXU_bits_ctrl_sig_not_impl),
    .to_EXU_bits_ctrl_sig_src1_op     (_ISU_i_to_EXU_bits_ctrl_sig_src1_op),
    .to_EXU_bits_ctrl_sig_src2_op     (_ISU_i_to_EXU_bits_ctrl_sig_src2_op),
    .to_EXU_bits_ctrl_sig_alu_op      (_ISU_i_to_EXU_bits_ctrl_sig_alu_op),
    .to_EXU_bits_ctrl_sig_lsu_op      (_ISU_i_to_EXU_bits_ctrl_sig_lsu_op),
    .to_EXU_bits_ctrl_sig_bru_op      (_ISU_i_to_EXU_bits_ctrl_sig_bru_op),
    .to_EXU_bits_ctrl_sig_csr_op      (_ISU_i_to_EXU_bits_ctrl_sig_csr_op),
    .to_EXU_bits_ctrl_sig_mdu_op      (_ISU_i_to_EXU_bits_ctrl_sig_mdu_op)
  );
  EXU EXU_i (	// src/main/scala/rv32e/core.scala:44:27
    .clock                            (clock),
    .reset                            (reset),
    .from_ISU_valid                   (valid),	// src/main/scala/rv32e/utils/Pipeline.scala:8:24
    .from_ISU_bits_imm                (EXU_i_from_ISU_bits_r_imm),	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
    .from_ISU_bits_pc                 (EXU_i_from_ISU_bits_r_pc),	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
    .from_ISU_bits_rdata1             (EXU_i_from_ISU_bits_r_rdata1),	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
    .from_ISU_bits_rdata2             (EXU_i_from_ISU_bits_r_rdata2),	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
    .from_ISU_bits_rd                 (EXU_i_from_ISU_bits_r_rd),	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
    .from_ISU_bits_ctrl_sig_reg_wen   (EXU_i_from_ISU_bits_r_ctrl_sig_reg_wen),	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
    .from_ISU_bits_ctrl_sig_fu_op     (EXU_i_from_ISU_bits_r_ctrl_sig_fu_op),	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
    .from_ISU_bits_ctrl_sig_mem_wen   (EXU_i_from_ISU_bits_r_ctrl_sig_mem_wen),	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
    .from_ISU_bits_ctrl_sig_is_ebreak (EXU_i_from_ISU_bits_r_ctrl_sig_is_ebreak),	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
    .from_ISU_bits_ctrl_sig_not_impl  (EXU_i_from_ISU_bits_r_ctrl_sig_not_impl),	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
    .from_ISU_bits_ctrl_sig_src1_op   (EXU_i_from_ISU_bits_r_ctrl_sig_src1_op),	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
    .from_ISU_bits_ctrl_sig_src2_op   (EXU_i_from_ISU_bits_r_ctrl_sig_src2_op),	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
    .from_ISU_bits_ctrl_sig_alu_op    (EXU_i_from_ISU_bits_r_ctrl_sig_alu_op),	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
    .from_ISU_bits_ctrl_sig_lsu_op    (EXU_i_from_ISU_bits_r_ctrl_sig_lsu_op),	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
    .from_ISU_bits_ctrl_sig_bru_op    (EXU_i_from_ISU_bits_r_ctrl_sig_bru_op),	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
    .from_ISU_bits_ctrl_sig_csr_op    (EXU_i_from_ISU_bits_r_ctrl_sig_csr_op),	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
    .from_ISU_bits_ctrl_sig_mdu_op    (EXU_i_from_ISU_bits_r_ctrl_sig_mdu_op),	// src/main/scala/rv32e/utils/Pipeline.scala:17:28
    .lsu_to_mem_req_ready             (_memXbar_io_in_req_ready),	// src/main/scala/rv32e/core.scala:59:27
    .lsu_to_mem_resp_valid            (_memXbar_io_in_resp_valid),	// src/main/scala/rv32e/core.scala:59:27
    .lsu_to_mem_resp_bits_rdata       (_memXbar_io_in_resp_bits_rdata),	// src/main/scala/rv32e/core.scala:59:27
    .lsu_to_mem_resp_bits_wresp       (_memXbar_io_in_resp_bits_wresp),	// src/main/scala/rv32e/core.scala:59:27
    .from_ISU_ready                   (_EXU_i_from_ISU_ready),
    .to_WBU_valid                     (_EXU_i_to_WBU_valid),
    .to_WBU_bits_alu_result           (_EXU_i_to_WBU_bits_alu_result),
    .to_WBU_bits_mdu_result           (_EXU_i_to_WBU_bits_mdu_result),
    .to_WBU_bits_lsu_rdata            (_EXU_i_to_WBU_bits_lsu_rdata),
    .to_WBU_bits_csr_rdata            (_EXU_i_to_WBU_bits_csr_rdata),
    .to_WBU_bits_pc                   (_EXU_i_to_WBU_bits_pc),
    .to_WBU_bits_reg_wen              (_EXU_i_to_WBU_bits_reg_wen),
    .to_WBU_bits_rd                   (_EXU_i_to_WBU_bits_rd),
    .to_WBU_bits_fu_op                (_EXU_i_to_WBU_bits_fu_op),
    .to_IFU_bits_bru_ctrl_br          (_EXU_i_to_IFU_bits_bru_ctrl_br),
    .to_IFU_bits_bru_addr             (_EXU_i_to_IFU_bits_bru_addr),
    .to_IFU_bits_csr_ctrl_br          (_EXU_i_to_IFU_bits_csr_ctrl_br),
    .to_IFU_bits_csr_addr             (_EXU_i_to_IFU_bits_csr_addr),
    .difftest_mcause                  (io_out_difftest_mcause),
    .difftest_mepc                    (io_out_difftest_mepc),
    .difftest_mstatus                 (io_out_difftest_mstatus),
    .difftest_mtvec                   (io_out_difftest_mtvec),
    .lsu_to_mem_req_valid             (_EXU_i_lsu_to_mem_req_valid),
    .lsu_to_mem_req_bits_addr         (_EXU_i_lsu_to_mem_req_bits_addr),
    .lsu_to_mem_req_bits_wdata        (_EXU_i_lsu_to_mem_req_bits_wdata),
    .lsu_to_mem_req_bits_cmd          (_EXU_i_lsu_to_mem_req_bits_cmd),
    .lsu_to_mem_req_bits_wmask        (_EXU_i_lsu_to_mem_req_bits_wmask),
    .lsu_to_mem_resp_ready            (_EXU_i_lsu_to_mem_resp_ready)
  );
  WBU WBU_i (	// src/main/scala/rv32e/core.scala:45:27
    .from_EXU_valid           (_EXU_i_to_WBU_valid),	// src/main/scala/rv32e/core.scala:44:27
    .from_EXU_bits_alu_result (_EXU_i_to_WBU_bits_alu_result),	// src/main/scala/rv32e/core.scala:44:27
    .from_EXU_bits_mdu_result (_EXU_i_to_WBU_bits_mdu_result),	// src/main/scala/rv32e/core.scala:44:27
    .from_EXU_bits_lsu_rdata  (_EXU_i_to_WBU_bits_lsu_rdata),	// src/main/scala/rv32e/core.scala:44:27
    .from_EXU_bits_csr_rdata  (_EXU_i_to_WBU_bits_csr_rdata),	// src/main/scala/rv32e/core.scala:44:27
    .from_EXU_bits_pc         (_EXU_i_to_WBU_bits_pc),	// src/main/scala/rv32e/core.scala:44:27
    .from_EXU_bits_reg_wen    (_EXU_i_to_WBU_bits_reg_wen),	// src/main/scala/rv32e/core.scala:44:27
    .from_EXU_bits_rd         (_EXU_i_to_WBU_bits_rd),	// src/main/scala/rv32e/core.scala:44:27
    .from_EXU_bits_fu_op      (_EXU_i_to_WBU_bits_fu_op),	// src/main/scala/rv32e/core.scala:44:27
    .to_ISU_bits_reg_wen      (_WBU_i_to_ISU_bits_reg_wen),
    .to_ISU_bits_wdata        (_WBU_i_to_ISU_bits_wdata),
    .to_ISU_bits_rd           (_WBU_i_to_ISU_bits_rd),
    .to_IFU_valid             (_WBU_i_to_IFU_valid)
  );
  IFU_simpleBus IFU_i (	// src/main/scala/rv32e/core.scala:48:27
    .clock                     (clock),
    .reset                     (reset),
    .to_IDU_ready              (_IDU_i_from_IFU_ready),	// src/main/scala/rv32e/core.scala:41:27
    .from_EXU_bits_bru_ctrl_br (_EXU_i_to_IFU_bits_bru_ctrl_br),	// src/main/scala/rv32e/core.scala:44:27
    .from_EXU_bits_bru_addr    (_EXU_i_to_IFU_bits_bru_addr),	// src/main/scala/rv32e/core.scala:44:27
    .from_EXU_bits_csr_ctrl_br (_EXU_i_to_IFU_bits_csr_ctrl_br),	// src/main/scala/rv32e/core.scala:44:27
    .from_EXU_bits_csr_addr    (_EXU_i_to_IFU_bits_csr_addr),	// src/main/scala/rv32e/core.scala:44:27
    .from_WBU_valid            (_WBU_i_to_IFU_valid),	// src/main/scala/rv32e/core.scala:45:27
    .to_mem_req_ready          (_icache_from_ifu_req_ready),	// src/main/scala/rv32e/core.scala:49:27
    .to_mem_resp_valid         (_icache_from_ifu_resp_valid),	// src/main/scala/rv32e/core.scala:49:27
    .to_mem_resp_bits_rdata    (_icache_from_ifu_resp_bits_rdata),	// src/main/scala/rv32e/core.scala:49:27
    .to_IDU_valid              (_IFU_i_to_IDU_valid),
    .to_IDU_bits_inst          (_IFU_i_to_IDU_bits_inst),
    .to_IDU_bits_pc            (_IFU_i_to_IDU_bits_pc),
    .to_mem_req_valid          (_IFU_i_to_mem_req_valid),
    .to_mem_req_bits_addr      (_IFU_i_to_mem_req_bits_addr)
  );
  Icache_SimpleBus icache (	// src/main/scala/rv32e/core.scala:49:27
    .clock                    (clock),
    .reset                    (reset),
    .from_ifu_req_valid       (_IFU_i_to_mem_req_valid),	// src/main/scala/rv32e/core.scala:48:27
    .from_ifu_req_bits_addr   (_IFU_i_to_mem_req_bits_addr),	// src/main/scala/rv32e/core.scala:48:27
    .to_sram_ar_ready         (_sram_i_axi_ar_ready),	// src/main/scala/rv32e/core.scala:50:27
    .to_sram_r_valid          (_sram_i_axi_r_valid),	// src/main/scala/rv32e/core.scala:50:27
    .to_sram_r_bits_data      (_sram_i_axi_r_bits_data),	// src/main/scala/rv32e/core.scala:50:27
    .to_sram_r_bits_last      (_sram_i_axi_r_bits_last),	// src/main/scala/rv32e/core.scala:50:27
    .from_ifu_req_ready       (_icache_from_ifu_req_ready),
    .from_ifu_resp_valid      (_icache_from_ifu_resp_valid),
    .from_ifu_resp_bits_rdata (_icache_from_ifu_resp_bits_rdata),
    .to_sram_ar_valid         (_icache_to_sram_ar_valid),
    .to_sram_ar_bits_addr     (_icache_to_sram_ar_bits_addr),
    .to_sram_ar_bits_len      (_icache_to_sram_ar_bits_len),
    .to_sram_r_ready          (_icache_to_sram_r_ready)
  );
  sram_axi_rw sram_i (	// src/main/scala/rv32e/core.scala:50:27
    .clock             (clock),
    .reset             (reset),
    .axi_ar_valid      (_icache_to_sram_ar_valid),	// src/main/scala/rv32e/core.scala:49:27
    .axi_ar_bits_addr  (_icache_to_sram_ar_bits_addr),	// src/main/scala/rv32e/core.scala:49:27
    .axi_ar_bits_len   (_icache_to_sram_ar_bits_len),	// src/main/scala/rv32e/core.scala:49:27
    .axi_r_ready       (_icache_to_sram_r_ready),	// src/main/scala/rv32e/core.scala:49:27
    .axi_aw_valid      (1'h0),	// src/main/scala/rv32e/core.scala:48:27, :49:27, :50:27, :62:27, :63:27
    .axi_aw_bits_addr  (32'h0),	// src/main/scala/rv32e/core.scala:48:27, :49:27, :50:27
    .axi_aw_bits_len   (8'h0),	// src/main/scala/rv32e/core.scala:49:27, :50:27
    .axi_aw_bits_burst (2'h0),	// src/main/scala/rv32e/core.scala:49:27, :50:27
    .axi_w_valid       (1'h0),	// src/main/scala/rv32e/core.scala:48:27, :49:27, :50:27, :62:27, :63:27
    .axi_w_bits_data   (32'h0),	// src/main/scala/rv32e/core.scala:48:27, :49:27, :50:27
    .axi_w_bits_strb   (4'h0),	// src/main/scala/rv32e/core.scala:48:27, :49:27, :50:27
    .axi_ar_ready      (_sram_i_axi_ar_ready),
    .axi_r_valid       (_sram_i_axi_r_valid),
    .axi_r_bits_data   (_sram_i_axi_r_bits_data),
    .axi_r_bits_last   (_sram_i_axi_r_bits_last),
    .axi_aw_ready      (/* unused */),
    .axi_w_ready       (/* unused */)
  );
  SimpleBusCrossBar1toN memXbar (	// src/main/scala/rv32e/core.scala:59:27
    .clock                    (clock),
    .reset                    (reset),
    .io_in_req_valid          (_EXU_i_lsu_to_mem_req_valid),	// src/main/scala/rv32e/core.scala:44:27
    .io_in_req_bits_addr      (_EXU_i_lsu_to_mem_req_bits_addr),	// src/main/scala/rv32e/core.scala:44:27
    .io_in_req_bits_wdata     (_EXU_i_lsu_to_mem_req_bits_wdata),	// src/main/scala/rv32e/core.scala:44:27
    .io_in_req_bits_cmd       (_EXU_i_lsu_to_mem_req_bits_cmd),	// src/main/scala/rv32e/core.scala:44:27
    .io_in_req_bits_wmask     (_EXU_i_lsu_to_mem_req_bits_wmask),	// src/main/scala/rv32e/core.scala:44:27
    .io_in_resp_ready         (_EXU_i_lsu_to_mem_resp_ready),	// src/main/scala/rv32e/core.scala:44:27
    .io_out_0_req_ready       (_dcache_from_lsu_req_ready),	// src/main/scala/rv32e/core.scala:62:27
    .io_out_0_resp_valid      (_dcache_from_lsu_resp_valid),	// src/main/scala/rv32e/core.scala:62:27
    .io_out_0_resp_bits_rdata (_dcache_from_lsu_resp_bits_rdata),	// src/main/scala/rv32e/core.scala:62:27
    .io_out_0_resp_bits_wresp (_dcache_from_lsu_resp_bits_wresp),	// src/main/scala/rv32e/core.scala:62:27
    .io_out_1_resp_bits_rdata (_mmio_from_lsu_resp_bits_rdata),	// src/main/scala/rv32e/core.scala:64:27
    .io_out_1_resp_bits_wresp (_mmio_from_lsu_resp_bits_wresp),	// src/main/scala/rv32e/core.scala:64:27
    .io_in_req_ready          (_memXbar_io_in_req_ready),
    .io_in_resp_valid         (_memXbar_io_in_resp_valid),
    .io_in_resp_bits_rdata    (_memXbar_io_in_resp_bits_rdata),
    .io_in_resp_bits_wresp    (_memXbar_io_in_resp_bits_wresp),
    .io_out_0_req_valid       (_memXbar_io_out_0_req_valid),
    .io_out_0_req_bits_addr   (_memXbar_io_out_0_req_bits_addr),
    .io_out_0_req_bits_wdata  (_memXbar_io_out_0_req_bits_wdata),
    .io_out_0_req_bits_cmd    (_memXbar_io_out_0_req_bits_cmd),
    .io_out_0_req_bits_wmask  (_memXbar_io_out_0_req_bits_wmask),
    .io_out_1_req_valid       (_memXbar_io_out_1_req_valid),
    .io_out_1_req_bits_addr   (_memXbar_io_out_1_req_bits_addr),
    .io_out_1_req_bits_wdata  (_memXbar_io_out_1_req_bits_wdata),
    .io_out_1_req_bits_cmd    (_memXbar_io_out_1_req_bits_cmd),
    .io_out_1_req_bits_wmask  (_memXbar_io_out_1_req_bits_wmask)
  );
  Dcache_SimpleBus dcache (	// src/main/scala/rv32e/core.scala:62:27
    .clock                    (clock),
    .reset                    (reset),
    .from_lsu_req_valid       (_memXbar_io_out_0_req_valid),	// src/main/scala/rv32e/core.scala:59:27
    .from_lsu_req_bits_addr   (_memXbar_io_out_0_req_bits_addr),	// src/main/scala/rv32e/core.scala:59:27
    .from_lsu_req_bits_wdata  (_memXbar_io_out_0_req_bits_wdata),	// src/main/scala/rv32e/core.scala:59:27
    .from_lsu_req_bits_cmd    (_memXbar_io_out_0_req_bits_cmd),	// src/main/scala/rv32e/core.scala:59:27
    .from_lsu_req_bits_wmask  (_memXbar_io_out_0_req_bits_wmask),	// src/main/scala/rv32e/core.scala:59:27
    .to_sram_ar_ready         (_sram_i2_axi_ar_ready),	// src/main/scala/rv32e/core.scala:63:27
    .to_sram_r_valid          (_sram_i2_axi_r_valid),	// src/main/scala/rv32e/core.scala:63:27
    .to_sram_r_bits_data      (_sram_i2_axi_r_bits_data),	// src/main/scala/rv32e/core.scala:63:27
    .to_sram_r_bits_last      (_sram_i2_axi_r_bits_last),	// src/main/scala/rv32e/core.scala:63:27
    .to_sram_aw_ready         (_sram_i2_axi_aw_ready),	// src/main/scala/rv32e/core.scala:63:27
    .to_sram_w_ready          (_sram_i2_axi_w_ready),	// src/main/scala/rv32e/core.scala:63:27
    .from_lsu_req_ready       (_dcache_from_lsu_req_ready),
    .from_lsu_resp_valid      (_dcache_from_lsu_resp_valid),
    .from_lsu_resp_bits_rdata (_dcache_from_lsu_resp_bits_rdata),
    .from_lsu_resp_bits_wresp (_dcache_from_lsu_resp_bits_wresp),
    .to_sram_ar_valid         (_dcache_to_sram_ar_valid),
    .to_sram_ar_bits_addr     (_dcache_to_sram_ar_bits_addr),
    .to_sram_ar_bits_len      (_dcache_to_sram_ar_bits_len),
    .to_sram_r_ready          (_dcache_to_sram_r_ready),
    .to_sram_aw_valid         (_dcache_to_sram_aw_valid),
    .to_sram_aw_bits_addr     (_dcache_to_sram_aw_bits_addr),
    .to_sram_aw_bits_len      (_dcache_to_sram_aw_bits_len),
    .to_sram_w_valid          (_dcache_to_sram_w_valid),
    .to_sram_w_bits_data      (_dcache_to_sram_w_bits_data)
  );
  sram_axi_rw sram_i2 (	// src/main/scala/rv32e/core.scala:63:27
    .clock             (clock),
    .reset             (reset),
    .axi_ar_valid      (_dcache_to_sram_ar_valid),	// src/main/scala/rv32e/core.scala:62:27
    .axi_ar_bits_addr  (_dcache_to_sram_ar_bits_addr),	// src/main/scala/rv32e/core.scala:62:27
    .axi_ar_bits_len   (_dcache_to_sram_ar_bits_len),	// src/main/scala/rv32e/core.scala:62:27
    .axi_r_ready       (_dcache_to_sram_r_ready),	// src/main/scala/rv32e/core.scala:62:27
    .axi_aw_valid      (_dcache_to_sram_aw_valid),	// src/main/scala/rv32e/core.scala:62:27
    .axi_aw_bits_addr  (_dcache_to_sram_aw_bits_addr),	// src/main/scala/rv32e/core.scala:62:27
    .axi_aw_bits_len   (_dcache_to_sram_aw_bits_len),	// src/main/scala/rv32e/core.scala:62:27
    .axi_aw_bits_burst (2'h1),	// src/main/scala/rv32e/core.scala:49:27, :50:27, :62:27, :63:27
    .axi_w_valid       (_dcache_to_sram_w_valid),	// src/main/scala/rv32e/core.scala:62:27
    .axi_w_bits_data   (_dcache_to_sram_w_bits_data),	// src/main/scala/rv32e/core.scala:62:27
    .axi_w_bits_strb   (4'hF),	// src/main/scala/rv32e/core.scala:62:27, :63:27
    .axi_ar_ready      (_sram_i2_axi_ar_ready),
    .axi_r_valid       (_sram_i2_axi_r_valid),
    .axi_r_bits_data   (_sram_i2_axi_r_bits_data),
    .axi_r_bits_last   (_sram_i2_axi_r_bits_last),
    .axi_aw_ready      (_sram_i2_axi_aw_ready),
    .axi_w_ready       (_sram_i2_axi_w_ready)
  );
  MMIO mmio (	// src/main/scala/rv32e/core.scala:64:27
    .clock                    (clock),
    .from_lsu_req_valid       (_memXbar_io_out_1_req_valid),	// src/main/scala/rv32e/core.scala:59:27
    .from_lsu_req_bits_addr   (_memXbar_io_out_1_req_bits_addr),	// src/main/scala/rv32e/core.scala:59:27
    .from_lsu_req_bits_wdata  (_memXbar_io_out_1_req_bits_wdata),	// src/main/scala/rv32e/core.scala:59:27
    .from_lsu_req_bits_cmd    (_memXbar_io_out_1_req_bits_cmd),	// src/main/scala/rv32e/core.scala:59:27
    .from_lsu_req_bits_wmask  (_memXbar_io_out_1_req_bits_wmask),	// src/main/scala/rv32e/core.scala:59:27
    .from_lsu_resp_bits_rdata (_mmio_from_lsu_resp_bits_rdata),
    .from_lsu_resp_bits_wresp (_mmio_from_lsu_resp_bits_wresp)
  );
  assign io_out_inst = _IFU_i_to_IDU_bits_inst;	// <stdin>:3746:3, src/main/scala/rv32e/core.scala:48:27
  assign io_out_pc = _IFU_i_to_IDU_bits_pc;	// <stdin>:3746:3, src/main/scala/rv32e/core.scala:48:27
  assign io_out_wb = _WBU_i_to_IFU_valid;	// <stdin>:3746:3, src/main/scala/rv32e/core.scala:45:27
endmodule




