$date
	Tue Oct 30 12:55:37 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module PE $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 16 # irP [15:0] $end
$var wire 1 $ haltedP $end
$var wire 16 % PCfollowP [15:0] $end
$var reg 1 & halt $end
$scope module s0 $end
$var wire 16 ' PCfollow [15:0] $end
$var wire 16 ( R15 [15:0] $end
$var wire 1 ) Z $end
$var wire 1 ! clk $end
$var wire 1 * insertNOP $end
$var wire 16 + irInitial [15:0] $end
$var wire 1 " reset $end
$var wire 16 , ir [15:0] $end
$var wire 1 $ halt $end
$var wire 2 - CC [1:0] $end
$var reg 16 . PC [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b0 -
b10100 ,
b10100 +
0*
0)
b0 (
b0 '
0&
b0 %
0$
b10100 #
0"
0!
$end
#10
1"
#20
0"
#30
1$
b1001100000000000 #
b1001100000000000 ,
b1001100000000000 +
b1 %
b1 '
b1 .
1!
#40
0!
#50
x*
x$
bx -
bx #
bx ,
1&
bx +
b10 %
b10 '
b10 .
1!
#60
0!
