module top_module(
    input clk,
    input in,
    input areset,
    output out); //

    reg [1:0] state,next_state;    // State transition logic
	parameter A=2'b0,B=2'b01,C=2'b10,D=2'b11;
    
    always@(*)
        begin
            case(state)
             A: next_state<=in ? B:A;
            B: next_state<= in? B:C;
            C : next_state<=in ? D:A;
            D :next_state<= in ? B:C;
            default: next_state<=A;
            endcase
        end
                always@(posedge clk or posedge areset)
                    begin
                        if(areset)
                           state<=A;
                        else
                         state<=next_state;   
                    end 
            
                assign out=(state==D);
            
            
            
            
       
    // State flip-flops with asynchronous reset

    // Output logic

endmodule
