Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jan  5 20:32:47 2024
| Host         : Smile running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_RXD_Ctrl_Led_timing_summary_routed.rpt -pb UART_RXD_Ctrl_Led_timing_summary_routed.pb -rpx UART_RXD_Ctrl_Led_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_RXD_Ctrl_Led
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     126         
TIMING-20  Warning           Non-clocked latch               64          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (382)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (376)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (382)
--------------------------
 There are 126 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u2/counter_receive_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u2/counter_receive_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u2/counter_receive_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u2/counter_receive_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (376)
--------------------------------------------------
 There are 376 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  377          inf        0.000                      0                  377           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           377 Endpoints
Min Delay           377 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/ctrl_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 4.236ns (63.952%)  route 2.388ns (36.048%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE                         0.000     0.000 r  u2/ctrl_reg[5]/C
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  u2/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.892     1.290    u2/data5
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.232     1.522 r  u2/led_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.000     1.522    u2/led_OBUF_inst_i_3_n_0
    SLICE_X2Y70          MUXF7 (Prop_muxf7_I1_O)      0.178     1.700 r  u2/led_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.495     3.196    led_OBUF
    M22                  OBUF (Prop_obuf_I_O)         3.428     6.624 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     6.624    led
    M22                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u2/ctrl_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.506ns  (logic 1.478ns (22.713%)  route 5.028ns (77.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.080     4.452    u1/rst_IBUF
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.105     4.557 f  u1/uart_rx_sync1_i_1/O
                         net (fo=126, routed)         1.948     6.506    u2/time_set_reg[0]_0
    SLICE_X1Y70          FDCE                                         f  u2/ctrl_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u2/ctrl_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.483ns  (logic 1.478ns (22.791%)  route 5.006ns (77.209%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.080     4.452    u1/rst_IBUF
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.105     4.557 f  u1/uart_rx_sync1_i_1/O
                         net (fo=126, routed)         1.926     6.483    u2/time_set_reg[0]_0
    SLICE_X2Y69          FDCE                                         f  u2/ctrl_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u2/ctrl_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 1.478ns (23.620%)  route 4.778ns (76.380%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.080     4.452    u1/rst_IBUF
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.105     4.557 f  u1/uart_rx_sync1_i_1/O
                         net (fo=126, routed)         1.698     6.256    u2/time_set_reg[0]_0
    SLICE_X2Y70          FDCE                                         f  u2/ctrl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u2/ctrl_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 1.478ns (23.620%)  route 4.778ns (76.380%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.080     4.452    u1/rst_IBUF
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.105     4.557 f  u1/uart_rx_sync1_i_1/O
                         net (fo=126, routed)         1.698     6.256    u2/time_set_reg[0]_0
    SLICE_X2Y70          FDCE                                         f  u2/ctrl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u2/ctrl_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 1.478ns (23.620%)  route 4.778ns (76.380%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.080     4.452    u1/rst_IBUF
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.105     4.557 f  u1/uart_rx_sync1_i_1/O
                         net (fo=126, routed)         1.698     6.256    u2/time_set_reg[0]_0
    SLICE_X2Y70          FDCE                                         f  u2/ctrl_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u2/ctrl_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 1.478ns (23.620%)  route 4.778ns (76.380%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.080     4.452    u1/rst_IBUF
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.105     4.557 f  u1/uart_rx_sync1_i_1/O
                         net (fo=126, routed)         1.698     6.256    u2/time_set_reg[0]_0
    SLICE_X2Y70          FDCE                                         f  u2/ctrl_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u2/ctrl_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 1.478ns (23.620%)  route 4.778ns (76.380%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.080     4.452    u1/rst_IBUF
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.105     4.557 f  u1/uart_rx_sync1_i_1/O
                         net (fo=126, routed)         1.698     6.256    u2/time_set_reg[0]_0
    SLICE_X2Y70          FDCE                                         f  u2/ctrl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u3/led_select_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 1.478ns (23.620%)  route 4.778ns (76.380%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.080     4.452    u1/rst_IBUF
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.105     4.557 f  u1/uart_rx_sync1_i_1/O
                         net (fo=126, routed)         1.698     6.256    u3/led_select_reg[2]_0
    SLICE_X3Y70          FDCE                                         f  u3/led_select_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u3/led_select_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 1.478ns (23.620%)  route 4.778ns (76.380%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.080     4.452    u1/rst_IBUF
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.105     4.557 f  u1/uart_rx_sync1_i_1/O
                         net (fo=126, routed)         1.698     6.256    u3/led_select_reg[2]_0
    SLICE_X3Y70          FDCE                                         f  u3/led_select_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/command_data_reg[3][6]/G
                            (positive level-sensitive latch)
  Destination:            u2/time_set_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.158ns (74.023%)  route 0.055ns (25.977%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          LDCE                         0.000     0.000 r  u2/command_data_reg[3][6]/G
    SLICE_X7Y73          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u2/command_data_reg[3][6]/Q
                         net (fo=1, routed)           0.055     0.213    u2/command_data_reg_n_0_[3][6]
    SLICE_X6Y73          FDCE                                         r  u2/time_set_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.688%)  route 0.122ns (46.312%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE                         0.000     0.000 r  u1/data_reg_reg[6]/C
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/data_reg_reg[6]/Q
                         net (fo=2, routed)           0.122     0.263    u1/data_reg[6]
    SLICE_X4Y76          FDCE                                         r  u1/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.951%)  route 0.125ns (47.049%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE                         0.000     0.000 r  u1/data_reg_reg[2]/C
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/data_reg_reg[2]/Q
                         net (fo=2, routed)           0.125     0.266    u1/data_reg[2]
    SLICE_X4Y76          FDCE                                         r  u1/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/command_data_reg[3][5]/G
                            (positive level-sensitive latch)
  Destination:            u2/time_set_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.158ns (59.301%)  route 0.108ns (40.699%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          LDCE                         0.000     0.000 r  u2/command_data_reg[3][5]/G
    SLICE_X7Y71          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u2/command_data_reg[3][5]/Q
                         net (fo=1, routed)           0.108     0.266    u2/command_data_reg_n_0_[3][5]
    SLICE_X7Y72          FDCE                                         r  u2/time_set_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/command_data_reg[3][0]/G
                            (positive level-sensitive latch)
  Destination:            u2/time_set_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.158ns (59.301%)  route 0.108ns (40.699%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          LDCE                         0.000     0.000 r  u2/command_data_reg[3][0]/G
    SLICE_X7Y73          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u2/command_data_reg[3][0]/Q
                         net (fo=1, routed)           0.108     0.266    u2/command_data_reg_n_0_[3][0]
    SLICE_X6Y73          FDCE                                         r  u2/time_set_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/command_data_reg[5][3]/G
                            (positive level-sensitive latch)
  Destination:            u2/time_set_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.158ns (58.859%)  route 0.110ns (41.141%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          LDCE                         0.000     0.000 r  u2/command_data_reg[5][3]/G
    SLICE_X7Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u2/command_data_reg[5][3]/Q
                         net (fo=1, routed)           0.110     0.268    u2/command_data_reg_n_0_[5][3]
    SLICE_X7Y75          FDCE                                         r  u2/time_set_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/command_data_reg[5][6]/G
                            (positive level-sensitive latch)
  Destination:            u2/time_set_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.158ns (58.641%)  route 0.111ns (41.359%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          LDCE                         0.000     0.000 r  u2/command_data_reg[5][6]/G
    SLICE_X7Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u2/command_data_reg[5][6]/Q
                         net (fo=1, routed)           0.111     0.269    u2/command_data_reg_n_0_[5][6]
    SLICE_X7Y75          FDCE                                         r  u2/time_set_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/command_data_reg[5][5]/G
                            (positive level-sensitive latch)
  Destination:            u2/time_set_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.158ns (58.103%)  route 0.114ns (41.897%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          LDCE                         0.000     0.000 r  u2/command_data_reg[5][5]/G
    SLICE_X7Y74          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u2/command_data_reg[5][5]/Q
                         net (fo=1, routed)           0.114     0.272    u2/command_data_reg_n_0_[5][5]
    SLICE_X6Y74          FDCE                                         r  u2/time_set_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.514%)  route 0.133ns (48.486%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  u1/data_reg_reg[3]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.133     0.274    u1/data_reg[3]
    SLICE_X4Y76          FDCE                                         r  u1/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (58.005%)  route 0.119ns (41.995%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE                         0.000     0.000 r  u1/rx_done_reg/C
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u1/rx_done_reg/Q
                         net (fo=14, routed)          0.119     0.283    u1/E[0]
    SLICE_X4Y76          FDCE                                         r  u1/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------





