<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CMP.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CMP.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="CMP.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CMP.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ClashControl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ClashControl.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ClashControl.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ClashControl.xst"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="DASM.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DM.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DM.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DM.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="DM.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataPath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DataPath.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="DataPath.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DataPath.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EXT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="EXT.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="EXT.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="EXT.xst"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="IM.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TGenerator.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TGenerator.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="TGenerator.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TGenerator.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="alu.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="control.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="control.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="control.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="grf.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="grf.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="grf.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="grf.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="grf_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_p5_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_tb_p5_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_tb_p5_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_p5_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="npc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="npc.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="npc.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="npc.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pc.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="pc.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pc.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_file.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="reg_file.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="reg_file.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="reg_file.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1639551377" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1639551377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639551418" xil_pn:in_ck="7751023794761959255" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1639551418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="ClashControl.v"/>
      <outfile xil_pn:name="DASM.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="DataPath.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="TGenerator.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="define_file.v"/>
      <outfile xil_pn:name="grf.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb_p5.v"/>
      <outfile xil_pn:name="npc.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="reg_file.v"/>
    </transform>
    <transform xil_pn:end_ts="1639551377" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3549127881313597303" xil_pn:start_ts="1639551377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639551377" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8914040685062383655" xil_pn:start_ts="1639551377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639551377" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2024242787902185334" xil_pn:start_ts="1639551377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639551420" xil_pn:in_ck="7751023794761959255" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1639551420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="ClashControl.v"/>
      <outfile xil_pn:name="DASM.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="DataPath.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="TGenerator.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="define_file.v"/>
      <outfile xil_pn:name="grf.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb_p5.v"/>
      <outfile xil_pn:name="npc.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="reg_file.v"/>
    </transform>
    <transform xil_pn:end_ts="1639551424" xil_pn:in_ck="7751023794761959255" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3872745553897400287" xil_pn:start_ts="1639551420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_tb_p5_beh.prj"/>
      <outfile xil_pn:name="mips_tb_p5_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1639551424" xil_pn:in_ck="-4095523760726011460" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1853454004979173843" xil_pn:start_ts="1639551424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_tb_p5_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
