{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654457324434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654457324440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 22:28:44 2022 " "Processing started: Sun Jun 05 22:28:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654457324440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654457324440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controller -c controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off controller -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654457324440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654457324982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654457324982 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "MemWrite controller.sv(50) " "Verilog HDL Declaration error at controller.sv(50): identifier \"MemWrite\" is already declared in the present scope" {  } { { "controller.sv" "" { Text "D:/csa-2022/lab04/task2/controller.sv" 50 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1654457334142 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "main_state_machine controller.sv(33) " "Ignored design unit \"main_state_machine\" at controller.sv(33) due to previous errors" {  } { { "controller.sv" "" { Text "D:/csa-2022/lab04/task2/controller.sv" 33 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1654457334144 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "aludec controller.sv(114) " "Ignored design unit \"aludec\" at controller.sv(114) due to previous errors" {  } { { "controller.sv" "" { Text "D:/csa-2022/lab04/task2/controller.sv" 114 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1654457334144 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "instrdec controller.sv(142) " "Ignored design unit \"instrdec\" at controller.sv(142) due to previous errors" {  } { { "controller.sv" "" { Text "D:/csa-2022/lab04/task2/controller.sv" 142 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1654457334144 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.sv(262) " "Verilog HDL warning at controller.sv(262): extended using \"x\" or \"z\"" {  } { { "controller.sv" "" { Text "D:/csa-2022/lab04/task2/controller.sv" 262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654457334144 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "testbench controller.sv(160) " "Ignored design unit \"testbench\" at controller.sv(160) due to previous errors" {  } { { "controller.sv" "" { Text "D:/csa-2022/lab04/task2/controller.sv" 160 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1654457334144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 0 0 " "Found 0 design units, including 0 entities, in source file controller.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654457334145 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controller_testbench.sv " "Can't analyze file -- file controller_testbench.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1654457334150 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controller_state_machine.sv " "Can't analyze file -- file controller_state_machine.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1654457334150 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "maindec.sv " "Can't analyze file -- file maindec.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1654457334159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/csa-2022/lab04/task2/output_files/controller.map.smsg " "Generated suppressed messages file D:/csa-2022/lab04/task2/output_files/controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654457334178 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654457334218 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 05 22:28:54 2022 " "Processing ended: Sun Jun 05 22:28:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654457334218 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654457334218 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654457334218 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654457334218 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654457334823 ""}
