
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035081                       # Number of seconds simulated
sim_ticks                                 35081273418                       # Number of ticks simulated
final_tick                               561385323426                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 274460                       # Simulator instruction rate (inst/s)
host_op_rate                                   346387                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2931860                       # Simulator tick rate (ticks/s)
host_mem_usage                               16909304                       # Number of bytes of host memory used
host_seconds                                 11965.54                       # Real time elapsed on the host
sim_insts                                  3284058796                       # Number of instructions simulated
sim_ops                                    4144701321                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       511488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2081024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2149120                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4746752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1276416                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1276416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3996                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16258                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16790                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 37084                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9972                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9972                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14580086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        36487                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59320082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     61261174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               135307289                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58379                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        36487                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51081                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             145947                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36384540                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36384540                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36384540                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14580086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        36487                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59320082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     61261174                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              171691829                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84127755                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31517765                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25713343                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2102451                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13456485                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12440357                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3261199                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92684                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32666267                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171235372                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31517765                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15701556                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37130128                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10967955                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5202180                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15902401                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807051                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83846723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.525548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46716595     55.72%     55.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3028274      3.61%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4572626      5.45%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3166357      3.78%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2219442      2.65%     71.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2173136      2.59%     73.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1311448      1.56%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2796590      3.34%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17862255     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83846723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.374642                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.035421                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33598976                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5430583                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35451416                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517853                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8847887                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310047                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205066682                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1227                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8847887                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35463757                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         489563                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2237071                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34066358                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2742081                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198994715                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1151768                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       929025                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279061844                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926321769                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926321769                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107071412                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35925                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17152                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8140100                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18247189                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9344160                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112618                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2962555                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185524653                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34239                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148238443                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294423                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61795003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189116085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83846723                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.767969                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.915635                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30169171     35.98%     35.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16652992     19.86%     55.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12181700     14.53%     70.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8020299      9.57%     79.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8047942      9.60%     89.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3899330      4.65%     94.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3441017      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       647542      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       786730      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83846723                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808309     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160069     14.10%     85.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       167071     14.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124001424     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872390      1.26%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14566833      9.83%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7780709      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148238443                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.762063                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1135449                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007660                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381753473                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247354274                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144144471                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149373892                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       467186                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7071379                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6360                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          381                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2237137                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8847887                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         252982                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48570                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185558898                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       637601                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18247189                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9344160                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17151                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41218                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          381                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1282636                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2425455                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145519327                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13616800                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2719108                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21209792                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20690261                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7592992                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.729742                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144206733                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144144471                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93402961                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265352658                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.713400                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351996                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62294928                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2119388                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74998836                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.643548                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173119                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28869100     38.49%     38.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21391205     28.52%     67.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8080376     10.77%     77.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4528664      6.04%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3840159      5.12%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1715034      2.29%     91.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1642112      2.19%     93.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119763      1.49%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3812423      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74998836                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3812423                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256745493                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379971761                       # The number of ROB writes
system.switch_cpus0.timesIdled                  16918                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 281032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841278                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841278                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.188668                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.188668                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653560133                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200491106                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188514535                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84127755                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29920229                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24550742                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1945832                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12481117                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11662436                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3045169                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        83951                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30902275                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             164417139                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29920229                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14707605                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35322952                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10432505                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7170417                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15118294                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       777830                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     81851439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.468187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.328286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46528487     56.85%     56.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3529173      4.31%     61.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3085608      3.77%     64.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3321443      4.06%     68.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2898067      3.54%     72.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1512678      1.85%     74.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          991787      1.21%     75.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2620041      3.20%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17364155     21.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     81851439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355652                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.954374                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32512658                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6762603                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33596285                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       530351                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8449541                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4894258                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6270                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     194970099                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        49485                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8449541                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34124255                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3276451                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       858326                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32480780                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2662075                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188373649                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        11472                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1669034                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       724836                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          133                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    261653021                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    878388076                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    878388076                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162414613                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        99238383                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32389                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16910                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7047543                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18591128                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9692424                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       234260                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3030326                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         177593510                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32354                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142672692                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       275086                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58923444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    180139614                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1430                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     81851439                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.743069                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.907920                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29501904     36.04%     36.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17263132     21.09%     57.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11538179     14.10%     71.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7369222      9.00%     80.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7278534      8.89%     89.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4276243      5.22%     94.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3271386      4.00%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       720843      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       631996      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     81851439                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1045993     69.78%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            38      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        198647     13.25%     83.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       254203     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117338497     82.24%     82.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1947044      1.36%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15461      0.01%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15211822     10.66%     94.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8159868      5.72%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142672692                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.695905                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1498881                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010506                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    368970785                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    236550312                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138682624                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144171573                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       253058                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6781040                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          509                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1025                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2203657                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          562                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8449541                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2524616                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       156131                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    177625864                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       295567                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18591128                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9692424                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16892                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        111324                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6584                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1025                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1188972                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1090980                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2279952                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140193386                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14300076                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2479301                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22228141                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19869905                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7928065                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.666434                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138822706                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138682624                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90478283                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        252666117                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.648476                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358094                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96554237                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118196990                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59432274                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30924                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1969738                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73401898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.610272                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.167654                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29662186     40.41%     40.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19745461     26.90%     67.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8089080     11.02%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4136829      5.64%     83.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3553601      4.84%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1746250      2.38%     91.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1927305      2.63%     93.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       976090      1.33%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3565096      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73401898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96554237                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118196990                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19298852                       # Number of memory references committed
system.switch_cpus1.commit.loads             11810085                       # Number of loads committed
system.switch_cpus1.commit.membars              15462                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16964856                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106344260                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2328670                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3565096                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           247466066                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363716018                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2276316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96554237                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118196990                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96554237                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.871301                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.871301                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.147710                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.147710                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       633030820                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190206275                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      182913439                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30924                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84127755                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29605881                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24063885                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2019353                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12401760                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11554680                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3124264                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85421                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29702357                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             164155356                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29605881                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14678944                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36109136                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10847193                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6792895                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         14549298                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       870244                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     81387200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.492187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45278064     55.63%     55.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3170537      3.90%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2563789      3.15%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6234994      7.66%     70.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1689081      2.08%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2171298      2.67%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1570722      1.93%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          877811      1.08%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17830904     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     81387200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.351916                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.951263                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31077134                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6611214                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34720736                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       235578                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8742535                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5054409                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        40613                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     196276237                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        77996                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8742535                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33355339                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1419100                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1830583                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32623792                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3415848                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     189331716                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        29675                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1417078                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1060759                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1246                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    265061822                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    883831176                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    883831176                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162485801                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102575947                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39035                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22092                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9367686                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17662831                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8985283                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       141813                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2789973                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         179056914                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37639                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142218778                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       279029                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     61865940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    189002510                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6162                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     81387200                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.747434                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.886093                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28675804     35.23%     35.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17432361     21.42%     56.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11326996     13.92%     70.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8424411     10.35%     80.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7264866      8.93%     89.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3753887      4.61%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3218937      3.96%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       602833      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       687105      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     81387200                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         830898     71.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        170386     14.56%     85.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168923     14.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118496423     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2024122      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15739      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14111432      9.92%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7571062      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142218778                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.690510                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1170214                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008228                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    367273999                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    240961083                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138603928                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143388992                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       533717                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6968835                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2663                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          591                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2297133                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8742535                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         611461                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        78763                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    179094553                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       388932                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17662831                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8985283                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21901                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         70590                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          591                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1205358                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1138291                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2343649                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139963327                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13242944                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2255451                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20612488                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19743655                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7369544                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.663700                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138695161                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138603928                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90320823                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        255035423                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.647541                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354150                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95191427                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    116904547                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62190850                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31476                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2023726                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     72644665                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.609265                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.135642                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28631980     39.41%     39.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19958603     27.47%     66.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8122065     11.18%     78.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4565766      6.29%     84.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3727046      5.13%     89.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1508193      2.08%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1795056      2.47%     94.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       902617      1.24%     95.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3433339      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     72644665                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95191427                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     116904547                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17382129                       # Number of memory references committed
system.switch_cpus2.commit.loads             10693987                       # Number of loads committed
system.switch_cpus2.commit.membars              15738                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16797192                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105335072                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2380061                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3433339                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           248306723                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          366939088                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42292                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2740555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95191427                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            116904547                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95191427                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.883774                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.883774                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.131510                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.131510                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       629643150                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191556099                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      181096222                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31476                       # number of misc regfile writes
system.l20.replacements                          4012                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          315524                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14252                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.138928                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          480.916142                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.789667                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1858.908243                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             2.903149                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7881.482799                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.046964                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001542                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.181534                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000284                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769676                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        29064                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29064                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9463                       # number of Writeback hits
system.l20.Writeback_hits::total                 9463                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        29064                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29064                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        29064                       # number of overall hits
system.l20.overall_hits::total                  29064                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3996                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4012                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3996                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4012                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3996                       # number of overall misses
system.l20.overall_misses::total                 4012                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2746253                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    515313425                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      518059678                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2746253                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    515313425                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       518059678                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2746253                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    515313425                       # number of overall miss cycles
system.l20.overall_miss_latency::total      518059678                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        33060                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              33076                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9463                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9463                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        33060                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               33076                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        33060                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              33076                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.120871                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.121296                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.120871                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.121296                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.120871                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.121296                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 128957.313564                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 129127.536889                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 128957.313564                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 129127.536889                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 128957.313564                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 129127.536889                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2593                       # number of writebacks
system.l20.writebacks::total                     2593                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3996                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4012                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3996                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4012                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3996                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4012                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2596956                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    477651616                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    480248572                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2596956                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    477651616                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    480248572                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2596956                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    477651616                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    480248572                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.120871                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.121296                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.120871                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.121296                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.120871                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.121296                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162309.750000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 119532.436436                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 119703.033898                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 162309.750000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 119532.436436                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 119703.033898                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 162309.750000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 119532.436436                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 119703.033898                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16268                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          670152                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26508                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.281123                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           12.153983                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.759549                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5759.457361                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4464.629107                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001187                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000367                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.562447                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.435999                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        77017                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  77017                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17201                       # number of Writeback hits
system.l21.Writeback_hits::total                17201                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        77017                       # number of demand (read+write) hits
system.l21.demand_hits::total                   77017                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        77017                       # number of overall hits
system.l21.overall_hits::total                  77017                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16258                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16268                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16258                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16268                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16258                       # number of overall misses
system.l21.overall_misses::total                16268                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1286226                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2092710937                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2093997163                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1286226                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2092710937                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2093997163                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1286226                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2092710937                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2093997163                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        93275                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              93285                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17201                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17201                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        93275                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               93285                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        93275                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              93285                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.174302                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.174390                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.174302                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.174390                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.174302                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.174390                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 128622.600000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 128718.842232                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 128718.783071                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 128622.600000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 128718.842232                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 128718.783071                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 128622.600000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 128718.842232                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 128718.783071                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4086                       # number of writebacks
system.l21.writebacks::total                     4086                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16258                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16268                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16258                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16268                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16258                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16268                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1191411                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1939754133                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1940945544                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1191411                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1939754133                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1940945544                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1191411                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1939754133                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1940945544                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.174302                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.174390                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.174302                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.174390                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.174302                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.174390                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 119141.100000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 119310.747509                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 119310.643226                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 119141.100000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 119310.747509                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 119310.643226                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 119141.100000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 119310.747509                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 119310.643226                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         16804                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          759185                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29092                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.096006                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          408.287302                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.773908                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3789.059070                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.321103                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8079.558617                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033227                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000877                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.308354                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000026                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.657516                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        52587                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  52587                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           19639                       # number of Writeback hits
system.l22.Writeback_hits::total                19639                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        52587                       # number of demand (read+write) hits
system.l22.demand_hits::total                   52587                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        52587                       # number of overall hits
system.l22.overall_hits::total                  52587                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        16791                       # number of ReadReq misses
system.l22.ReadReq_misses::total                16805                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        16791                       # number of demand (read+write) misses
system.l22.demand_misses::total                 16805                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        16791                       # number of overall misses
system.l22.overall_misses::total                16805                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1846565                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2203575127                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2205421692                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1846565                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2203575127                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2205421692                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1846565                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2203575127                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2205421692                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        69378                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              69392                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        19639                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            19639                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        69378                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               69392                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        69378                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              69392                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.242022                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.242175                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.242022                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.242175                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.242022                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.242175                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 131897.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 131235.490858                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 131236.042368                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 131897.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 131235.490858                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 131236.042368                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 131897.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 131235.490858                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 131236.042368                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3293                       # number of writebacks
system.l22.writebacks::total                     3293                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        16791                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           16805                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        16791                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            16805                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        16791                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           16805                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1715945                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2045429178                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2047145123                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1715945                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2045429178                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2047145123                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1715945                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2045429178                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2047145123                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.242022                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.242175                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.242022                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.242175                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.242022                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.242175                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122567.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 121816.995891                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 121817.621125                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 122567.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 121816.995891                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 121817.621125                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 122567.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 121816.995891                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 121817.621125                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996111                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015910031                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198939.461039                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996111                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15902379                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15902379                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15902379                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15902379                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15902379                       # number of overall hits
system.cpu0.icache.overall_hits::total       15902379                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           22                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           22                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           22                       # number of overall misses
system.cpu0.icache.overall_misses::total           22                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3448735                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3448735                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3448735                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3448735                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3448735                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3448735                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15902401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15902401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15902401                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15902401                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15902401                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15902401                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156760.681818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156760.681818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156760.681818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2762790                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2762790                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2762790                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 172674.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33060                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163643064                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33316                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4911.846080                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.415527                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.584473                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903967                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096033                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10362453                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10362453                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17122                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17122                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17435302                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17435302                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17435302                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17435302                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        66555                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        66555                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        66555                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66555                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        66555                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66555                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2265579193                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2265579193                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2265579193                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2265579193                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2265579193                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2265579193                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10429008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10429008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17501857                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17501857                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17501857                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17501857                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006382                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006382                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003803                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003803                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003803                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003803                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34040.706078                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34040.706078                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34040.706078                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34040.706078                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34040.706078                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34040.706078                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9463                       # number of writebacks
system.cpu0.dcache.writebacks::total             9463                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        33495                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        33495                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        33495                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        33495                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        33495                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        33495                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33060                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33060                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33060                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33060                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    743438769                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    743438769                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    743438769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    743438769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    743438769                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    743438769                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22487.561071                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22487.561071                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22487.561071                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22487.561071                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22487.561071                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22487.561071                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.997675                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008732252                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1834058.640000                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.997675                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016022                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15118280                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15118280                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15118280                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15118280                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15118280                       # number of overall hits
system.cpu1.icache.overall_hits::total       15118280                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1699417                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1699417                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1699417                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1699417                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1699417                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1699417                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15118294                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15118294                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15118294                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15118294                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15118294                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15118294                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 121386.928571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 121386.928571                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 121386.928571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 121386.928571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 121386.928571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 121386.928571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1296226                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1296226                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1296226                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1296226                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1296226                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1296226                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 129622.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 129622.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 129622.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 129622.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 129622.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 129622.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 93275                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               190220714                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 93531                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2033.771840                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.641602                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.358398                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916569                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083431                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11243586                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11243586                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7457652                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7457652                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16223                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16223                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15462                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15462                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18701238                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18701238                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18701238                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18701238                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       348682                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       348682                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           90                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       348772                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        348772                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       348772                       # number of overall misses
system.cpu1.dcache.overall_misses::total       348772                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14134328800                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14134328800                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6117801                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6117801                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14140446601                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14140446601                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14140446601                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14140446601                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11592268                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11592268                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7457742                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7457742                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15462                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15462                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19050010                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19050010                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19050010                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19050010                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.030079                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030079                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018308                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018308                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018308                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018308                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40536.445242                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40536.445242                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 67975.566667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67975.566667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40543.525859                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40543.525859                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40543.525859                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40543.525859                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17201                       # number of writebacks
system.cpu1.dcache.writebacks::total            17201                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       255407                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       255407                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       255497                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       255497                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       255497                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       255497                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        93275                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        93275                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        93275                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        93275                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        93275                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        93275                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2755363217                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2755363217                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2755363217                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2755363217                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2755363217                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2755363217                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008046                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008046                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004896                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004896                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004896                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004896                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29540.211386                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29540.211386                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29540.211386                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29540.211386                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29540.211386                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29540.211386                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.996284                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013263719                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2038759.997988                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996284                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14549283                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14549283                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14549283                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14549283                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14549283                       # number of overall hits
system.cpu2.icache.overall_hits::total       14549283                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2241269                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2241269                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2241269                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2241269                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2241269                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2241269                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14549298                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14549298                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14549298                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14549298                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14549298                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14549298                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 149417.933333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 149417.933333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 149417.933333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 149417.933333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 149417.933333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 149417.933333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1893905                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1893905                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1893905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1893905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1893905                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1893905                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 135278.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 135278.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 135278.928571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 135278.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 135278.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 135278.928571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 69377                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179512354                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 69633                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2577.978171                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.362192                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.637808                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.899852                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.100148                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10055452                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10055452                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6656665                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6656665                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21516                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21516                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15738                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15738                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16712117                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16712117                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16712117                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16712117                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       150594                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       150594                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       150594                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        150594                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       150594                       # number of overall misses
system.cpu2.dcache.overall_misses::total       150594                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8130192006                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8130192006                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8130192006                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8130192006                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8130192006                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8130192006                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10206046                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10206046                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6656665                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6656665                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15738                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15738                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16862711                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16862711                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16862711                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16862711                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014755                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014755                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008931                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008931                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008931                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008931                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53987.489581                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53987.489581                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 53987.489581                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53987.489581                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 53987.489581                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53987.489581                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19639                       # number of writebacks
system.cpu2.dcache.writebacks::total            19639                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81216                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81216                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81216                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81216                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81216                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81216                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        69378                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        69378                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        69378                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        69378                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        69378                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        69378                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2623238809                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2623238809                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2623238809                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2623238809                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2623238809                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2623238809                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006798                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006798                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004114                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004114                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004114                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004114                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37810.816239                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37810.816239                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37810.816239                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37810.816239                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37810.816239                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37810.816239                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
