[2025-09-16 20:22:19] START suite=cs trace=nutch_phase3_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2555290 heartbeat IPC: 3.913 cumulative IPC: 3.913 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5012304 heartbeat IPC: 4.07 cumulative IPC: 3.99 (Simulation time: 00 hr 01 min 02 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5012304 cumulative IPC: 3.99 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5012304 cumulative IPC: 3.99 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 18604327 heartbeat IPC: 0.7357 cumulative IPC: 0.7357 (Simulation time: 00 hr 01 min 52 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 30139041 heartbeat IPC: 0.8669 cumulative IPC: 0.796 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 46594141 heartbeat IPC: 0.6077 cumulative IPC: 0.7215 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 59996198 heartbeat IPC: 0.7462 cumulative IPC: 0.7275 (Simulation time: 00 hr 03 min 59 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 74103193 heartbeat IPC: 0.7089 cumulative IPC: 0.7237 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 90159514 heartbeat IPC: 0.6228 cumulative IPC: 0.7047 (Simulation time: 00 hr 05 min 28 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 102300549 heartbeat IPC: 0.8237 cumulative IPC: 0.7195 (Simulation time: 00 hr 06 min 07 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 132397197 heartbeat IPC: 0.3323 cumulative IPC: 0.628 (Simulation time: 00 hr 07 min 31 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 149613828 heartbeat IPC: 0.5808 cumulative IPC: 0.6224 (Simulation time: 00 hr 08 min 28 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 159463415 cumulative IPC: 0.6271 (Simulation time: 00 hr 09 min 11 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 159463415 cumulative IPC: 0.6271 (Simulation time: 00 hr 09 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6271 instructions: 100000000 cycles: 159463415
CPU 0 Branch Prediction Accuracy: 96.87% MPKI: 0.3407 Average ROB Occupancy at Mispredict: 4486
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01259
BRANCH_INDIRECT: 0.3176
BRANCH_CONDITIONAL: 0.01045
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1255025
LQ_STALL: 45732
SQ_STALL: 494401


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 213.26047
REPLAY_LOAD: 115.53029
NON_REPLAY_LOAD: 8.912973

== Total ==
ADDR_TRANS: 295579
REPLAY_LOAD: 286053
NON_REPLAY_LOAD: 673393

== Counts ==
ADDR_TRANS: 1386
REPLAY_LOAD: 2476
NON_REPLAY_LOAD: 75552

cpu0->cpu0_STLB TOTAL        ACCESS:     199175 HIT:     184454 MISS:      14721 MSHR_MERGE:         13
cpu0->cpu0_STLB LOAD         ACCESS:     199175 HIT:     184454 MISS:      14721 MSHR_MERGE:         13
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 421.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1318662 HIT:     795907 MISS:     522755 MSHR_MERGE:          8
cpu0->cpu0_L2C LOAD         ACCESS:     947140 HIT:     480788 MISS:     466352 MSHR_MERGE:          8
cpu0->cpu0_L2C RFO          ACCESS:      68058 HIT:      36242 MISS:      31816 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     278347 HIT:     277630 MISS:        717 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      25117 HIT:       1247 MISS:      23870 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 110.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7614722 HIT:    6979604 MISS:     635118 MSHR_MERGE:     185417
cpu0->cpu0_L1I LOAD         ACCESS:    7614722 HIT:    6979604 MISS:     635118 MSHR_MERGE:     185417
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 21.91 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24796718 HIT:   23827845 MISS:     968873 MSHR_MERGE:     378253
cpu0->cpu0_L1D LOAD         ACCESS:   15456649 HIT:   14838473 MISS:     618176 MSHR_MERGE:     120735
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9307783 HIT:    8982654 MISS:     325129 MSHR_MERGE:     257067
cpu0->cpu0_L1D TRANSLATION  ACCESS:      32286 HIT:       6718 MISS:      25568 MSHR_MERGE:        451
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 101.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6437178 HIT:    6308218 MISS:     128960 MSHR_MERGE:      61864
cpu0->cpu0_ITLB LOAD         ACCESS:    6437178 HIT:    6308218 MISS:     128960 MSHR_MERGE:      61864
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 17.27 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23982283 HIT:   23787546 MISS:     194737 MSHR_MERGE:      62658
cpu0->cpu0_DTLB LOAD         ACCESS:   23982283 HIT:   23787546 MISS:     194737 MSHR_MERGE:      62658
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 45.46 cycles
cpu0->LLC TOTAL        ACCESS:     751050 HIT:     290984 MISS:     460066 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     466344 HIT:      57408 MISS:     408936 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      31816 HIT:       2600 MISS:      29216 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     229020 HIT:     228891 MISS:        129 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      23870 HIT:       2085 MISS:      21785 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      41136
  ROW_BUFFER_MISS:     418798
  AVG DBUS CONGESTED CYCLE: 4.977
Channel 0 WQ ROW_BUFFER_HIT:      20288
  ROW_BUFFER_MISS:     203379
  FULL:          0
Channel 0 REFRESHES ISSUED:      13289

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       103774        17062         6584        12875
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           32          131          305        11764
  STLB miss resolved @ L2C                0           23          115          249         1389
  STLB miss resolved @ LLC                0           26           96          635         1495
  STLB miss resolved @ MEM                0           33          368         1183        16067

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              29937         4505        67676         4146         3807
---------------------------------------------------------------
  STLB miss resolved @ L1D                2           18           45          144          791
  STLB miss resolved @ L2C                1            8           33          110          328
  STLB miss resolved @ LLC                1            6           56          271          394
  STLB miss resolved @ MEM                8           13          110          530         3778
[2025-09-16 20:31:30] END   suite=cs trace=nutch_phase3_core1 (rc=0)
