/*
 Copyright (C) 2023  Intel Corporation. All rights reserved.
 Your use of Intel Corporation's design tools, logic functions 
 and other software and tools, and any partner logic 
 functions, and any output files from any of the foregoing 
 (including device programming or simulation files), and any 
 associated documentation or information are expressly subject 
 to the terms and conditions of the Intel Program License 
 Subscription Agreement, the Intel Quartus Prime License Agreement,
 the Intel FPGA IP License Agreement, or other applicable license
 agreement, including, without limitation, that your use is for
 the sole purpose of programming logic devices manufactured by
 Intel and sold by Intel or its authorized distributors.  Please
 refer to the applicable agreement for further details, at
 https://fpgasoftware.intel.com/eula.
*/
MODEL
/*MODEL HEADER*/
/*
 This file contains Fast Corner delays for the design using part 5CSXFC6D6F31C6
 with speed grade M, core voltage 1.1V, and temperature 85 Celsius

*/
MODEL_VERSION "1.0";
DESIGN "test0";
DATE "02/17/2024 18:20:35";
PROGRAM "Quartus Prime";



INPUT CLK;
INPUT nRST;
INPUT PB[0];
INPUT PB[1];
INPUT PB[2];
INPUT PB[3];
INPUT SW[0];
INPUT SW[1];
INPUT SW[2];
INPUT SW[3];
INPUT SW[4];
INPUT SW[5];
INPUT SW[6];
INPUT SW[7];
INPUT SW[8];
INPUT SW[9];
INPUT MSEL[0];
INPUT MSEL[1];
INPUT MSEL[2];
INPUT MSEL[3];
INPUT MSEL[4];
OUTPUT LEDR[0];
OUTPUT LEDR[1];
OUTPUT LEDR[2];
OUTPUT LEDR[3];
OUTPUT LEDR[4];
OUTPUT LEDR[5];
OUTPUT LEDR[6];
OUTPUT LEDR[7];
OUTPUT LEDR[8];
OUTPUT LEDR[9];
OUTPUT SS[0][0];
OUTPUT SS[0][1];
OUTPUT SS[0][2];
OUTPUT SS[0][3];
OUTPUT SS[0][4];
OUTPUT SS[0][5];
OUTPUT SS[0][6];
OUTPUT SS[0][7];
OUTPUT SS[1][0];
OUTPUT SS[1][1];
OUTPUT SS[1][2];
OUTPUT SS[1][3];
OUTPUT SS[1][4];
OUTPUT SS[1][5];
OUTPUT SS[1][6];
OUTPUT SS[1][7];
OUTPUT SS[2][0];
OUTPUT SS[2][1];
OUTPUT SS[2][2];
OUTPUT SS[2][3];
OUTPUT SS[2][4];
OUTPUT SS[2][5];
OUTPUT SS[2][6];
OUTPUT SS[2][7];
OUTPUT SS[3][0];
OUTPUT SS[3][1];
OUTPUT SS[3][2];
OUTPUT SS[3][3];
OUTPUT SS[3][4];
OUTPUT SS[3][5];
OUTPUT SS[3][6];
OUTPUT SS[3][7];
OUTPUT SS[4][0];
OUTPUT SS[4][1];
OUTPUT SS[4][2];
OUTPUT SS[4][3];
OUTPUT SS[4][4];
OUTPUT SS[4][5];
OUTPUT SS[4][6];
OUTPUT SS[4][7];
OUTPUT SS[5][0];
OUTPUT SS[5][1];
OUTPUT SS[5][2];
OUTPUT SS[5][3];
OUTPUT SS[5][4];
OUTPUT SS[5][5];
OUTPUT SS[5][6];
OUTPUT SS[5][7];

/*Arc definitions start here*/

ENDMODEL
