
 # CORERESET core configurator parameters 

 # CORERESET master parameter 
set CORERESET_param ""

 # FAB_CCC core configurator parameters 
set DLL_CLK_0_BANKCLK_EN "DLL_CLK_0_BANKCLK_EN:false"
set DLL_CLK_0_DEDICATED_EN "DLL_CLK_0_DEDICATED_EN:false"
set DLL_CLK_0_FABCLK_EN "DLL_CLK_0_FABCLK_EN:false"
set DLL_CLK_1_BANKCLK_EN "DLL_CLK_1_BANKCLK_EN:false"
set DLL_CLK_1_DEDICATED_EN "DLL_CLK_1_DEDICATED_EN:false"
set DLL_CLK_1_FABCLK_EN "DLL_CLK_1_FABCLK_EN:false"
set DLL_CLK_P_EN "DLL_CLK_P_EN:false"
set DLL_CLK_P_OPTIONS_EN "DLL_CLK_P_OPTIONS_EN:false"
set DLL_CLK_REF_OPTION "DLL_CLK_REF_OPTION:DIVIDE_BY_1"
set DLL_CLK_REF_OPTIONS_EN "DLL_CLK_REF_OPTIONS_EN:false"
set DLL_CLK_S_EN "DLL_CLK_S_EN:false"
set DLL_CLK_S_OPTION "DLL_CLK_S_OPTION:DIVIDE_BY_1"
set DLL_CLK_S_OPTIONS_EN "DLL_CLK_S_OPTIONS_EN:false"
set DLL_DELAY4 "DLL_DELAY4:0"
set DLL_DYNAMIC_CODE_EN "DLL_DYNAMIC_CODE_EN:false"
set DLL_DYNAMIC_RECONFIG_INTERFACE_EN "DLL_DYNAMIC_RECONFIG_INTERFACE_EN:false"
set DLL_EXPORT_PWRDWN "DLL_EXPORT_PWRDWN:false"
set DLL_FB_CLK "DLL_FB_CLK:Primary"
set DLL_FB_EN "DLL_FB_EN:false"
set DLL_FINE_PHASE_CODE "DLL_FINE_PHASE_CODE:0"
set DLL_IN "DLL_IN:133"
set DLL_JITTER "DLL_JITTER:0"
set DLL_MODE "DLL_MODE:PHASE_REF_MODE"
set DLL_ONLY_EN "DLL_ONLY_EN:false"
set DLL_OUT_0 "DLL_OUT_0:1"
set DLL_OUT_1 "DLL_OUT_1:1"
set DLL_PRIM_PHASE "DLL_PRIM_PHASE:90"
set DLL_PRIM_PHASE_CODE "DLL_PRIM_PHASE_CODE:0"
set DLL_SEC_PHASE "DLL_SEC_PHASE:90"
set DLL_SEC_PHASE_CODE "DLL_SEC_PHASE_CODE:0"
set DLL_SELECTED_IN "DLL_SELECTED_IN:Output2"
set FF_REQUIRES_LOCK_EN_0 "FF_REQUIRES_LOCK_EN_0:0"
set GL0_0_BANKCLK_USED "GL0_0_BANKCLK_USED:false"
set GL0_0_BYPASS "GL0_0_BYPASS:0"
set GL0_0_BYPASS_EN "GL0_0_BYPASS_EN:false"
set GL0_0_DEDICATED_USED "GL0_0_DEDICATED_USED:false"
set GL0_0_DIV "GL0_0_DIV:4"
set GL0_0_DIVSTART "GL0_0_DIVSTART:0"
set GL0_0_DYNAMIC_PH "GL0_0_DYNAMIC_PH:false"
set GL0_0_EXPOSE_EN "GL0_0_EXPOSE_EN:false"
set GL0_0_FABCLK_GATED_USED "GL0_0_FABCLK_GATED_USED:false"
set GL0_0_FABCLK_USED "GL0_0_FABCLK_USED:true"
set GL0_0_FREQ_SEL "GL0_0_FREQ_SEL:false"
set GL0_0_IS_USED "GL0_0_IS_USED:true"
set GL0_0_OUT_FREQ "GL0_0_OUT_FREQ:125"
set GL0_0_PHASE_INDEX "GL0_0_PHASE_INDEX:0"
set GL0_0_PHASE_SEL "GL0_0_PHASE_SEL:false"
set GL0_0_PLL_PHASE "GL0_0_PLL_PHASE:0"
set GL0_1_BANKCLK_USED "GL0_1_BANKCLK_USED:false"
set GL0_1_BYPASS "GL0_1_BYPASS:0"
set GL0_1_BYPASS_EN "GL0_1_BYPASS_EN:false"
set GL0_1_DEDICATED_USED "GL0_1_DEDICATED_USED:false"
set GL0_1_DIV "GL0_1_DIV:1"
set GL0_1_DIVSTART "GL0_1_DIVSTART:0"
set GL0_1_DYNAMIC_PH "GL0_1_DYNAMIC_PH:false"
set GL0_1_EXPOSE_EN "GL0_1_EXPOSE_EN:false"
set GL0_1_FABCLK_USED "GL0_1_FABCLK_USED:false"
set GL0_1_FREQ_SEL "GL0_1_FREQ_SEL:false"
set GL0_1_IS_USED "GL0_1_IS_USED:true"
set GL0_1_OUT_FREQ "GL0_1_OUT_FREQ:100"
set GL0_1_PHASE_INDEX "GL0_1_PHASE_INDEX:0"
set GL0_1_PHASE_SEL "GL0_1_PHASE_SEL:false"
set GL0_1_PLL_PHASE "GL0_1_PLL_PHASE:0"
set GL1_0_BANKCLK_USED "GL1_0_BANKCLK_USED:false"
set GL1_0_BYPASS "GL1_0_BYPASS:0"
set GL1_0_BYPASS_EN "GL1_0_BYPASS_EN:false"
set GL1_0_DEDICATED_USED "GL1_0_DEDICATED_USED:false"
set GL1_0_DIV "GL1_0_DIV:125"
set GL1_0_DIVSTART "GL1_0_DIVSTART:0"
set GL1_0_DYNAMIC_PH "GL1_0_DYNAMIC_PH:false"
set GL1_0_EXPOSE_EN "GL1_0_EXPOSE_EN:false"
set GL1_0_FABCLK_GATED_USED "GL1_0_FABCLK_GATED_USED:false"
set GL1_0_FABCLK_USED "GL1_0_FABCLK_USED:true"
set GL1_0_FREQ_SEL "GL1_0_FREQ_SEL:false"
set GL1_0_IS_USED "GL1_0_IS_USED:true"
set GL1_0_OUT_FREQ "GL1_0_OUT_FREQ:50"
set GL1_0_PHASE_INDEX "GL1_0_PHASE_INDEX:0"
set GL1_0_PHASE_SEL "GL1_0_PHASE_SEL:false"
set GL1_0_PLL_PHASE "GL1_0_PLL_PHASE:0"
set GL1_1_BANKCLK_USED "GL1_1_BANKCLK_USED:false"
set GL1_1_BYPASS "GL1_1_BYPASS:0"
set GL1_1_BYPASS_EN "GL1_1_BYPASS_EN:false"
set GL1_1_DEDICATED_USED "GL1_1_DEDICATED_USED:false"
set GL1_1_DIV "GL1_1_DIV:1"
set GL1_1_DIVSTART "GL1_1_DIVSTART:0"
set GL1_1_DYNAMIC_PH "GL1_1_DYNAMIC_PH:false"
set GL1_1_EXPOSE_EN "GL1_1_EXPOSE_EN:false"
set GL1_1_FABCLK_USED "GL1_1_FABCLK_USED:false"
set GL1_1_FREQ_SEL "GL1_1_FREQ_SEL:false"
set GL1_1_IS_USED "GL1_1_IS_USED:false"
set GL1_1_OUT_FREQ "GL1_1_OUT_FREQ:0"
set GL1_1_PHASE_INDEX "GL1_1_PHASE_INDEX:0"
set GL1_1_PHASE_SEL "GL1_1_PHASE_SEL:false"
set GL1_1_PLL_PHASE "GL1_1_PLL_PHASE:0"
set GL2_0_BANKCLK_USED "GL2_0_BANKCLK_USED:false"
set GL2_0_BYPASS "GL2_0_BYPASS:0"
set GL2_0_BYPASS_EN "GL2_0_BYPASS_EN:false"
set GL2_0_DEDICATED_USED "GL2_0_DEDICATED_USED:false"
set GL2_0_DIV "GL2_0_DIV:1"
set GL2_0_DIVSTART "GL2_0_DIVSTART:0"
set GL2_0_DYNAMIC_PH "GL2_0_DYNAMIC_PH:false"
set GL2_0_EXPOSE_EN "GL2_0_EXPOSE_EN:false"
set GL2_0_FABCLK_GATED_USED "GL2_0_FABCLK_GATED_USED:false"
set GL2_0_FABCLK_USED "GL2_0_FABCLK_USED:true"
set GL2_0_FREQ_SEL "GL2_0_FREQ_SEL:false"
set GL2_0_IS_USED "GL2_0_IS_USED:false"
set GL2_0_OUT_FREQ "GL2_0_OUT_FREQ:100"
set GL2_0_PHASE_INDEX "GL2_0_PHASE_INDEX:0"
set GL2_0_PHASE_SEL "GL2_0_PHASE_SEL:false"
set GL2_0_PLL_PHASE "GL2_0_PLL_PHASE:0"
set GL2_1_BANKCLK_USED "GL2_1_BANKCLK_USED:false"
set GL2_1_BYPASS "GL2_1_BYPASS:0"
set GL2_1_BYPASS_EN "GL2_1_BYPASS_EN:false"
set GL2_1_DEDICATED_USED "GL2_1_DEDICATED_USED:false"
set GL2_1_DIV "GL2_1_DIV:1"
set GL2_1_DIVSTART "GL2_1_DIVSTART:0"
set GL2_1_DYNAMIC_PH "GL2_1_DYNAMIC_PH:false"
set GL2_1_EXPOSE_EN "GL2_1_EXPOSE_EN:false"
set GL2_1_FABCLK_USED "GL2_1_FABCLK_USED:false"
set GL2_1_FREQ_SEL "GL2_1_FREQ_SEL:false"
set GL2_1_IS_USED "GL2_1_IS_USED:false"
set GL2_1_OUT_FREQ "GL2_1_OUT_FREQ:0"
set GL2_1_PHASE_INDEX "GL2_1_PHASE_INDEX:0"
set GL2_1_PHASE_SEL "GL2_1_PHASE_SEL:false"
set GL2_1_PLL_PHASE "GL2_1_PLL_PHASE:0"
set GL3_0_BANKCLK_USED "GL3_0_BANKCLK_USED:false"
set GL3_0_BYPASS "GL3_0_BYPASS:0"
set GL3_0_BYPASS_EN "GL3_0_BYPASS_EN:false"
set GL3_0_DEDICATED_USED "GL3_0_DEDICATED_USED:false"
set GL3_0_DIV "GL3_0_DIV:1"
set GL3_0_DIVSTART "GL3_0_DIVSTART:0"
set GL3_0_DYNAMIC_PH "GL3_0_DYNAMIC_PH:false"
set GL3_0_EXPOSE_EN "GL3_0_EXPOSE_EN:false"
set GL3_0_FABCLK_GATED_USED "GL3_0_FABCLK_GATED_USED:false"
set GL3_0_FABCLK_USED "GL3_0_FABCLK_USED:true"
set GL3_0_FREQ_SEL "GL3_0_FREQ_SEL:false"
set GL3_0_IS_USED "GL3_0_IS_USED:false"
set GL3_0_OUT_FREQ "GL3_0_OUT_FREQ:100"
set GL3_0_PHASE_INDEX "GL3_0_PHASE_INDEX:0"
set GL3_0_PHASE_SEL "GL3_0_PHASE_SEL:false"
set GL3_0_PLL_PHASE "GL3_0_PLL_PHASE:0"
set GL3_1_BANKCLK_USED "GL3_1_BANKCLK_USED:false"
set GL3_1_BYPASS "GL3_1_BYPASS:0"
set GL3_1_BYPASS_EN "GL3_1_BYPASS_EN:false"
set GL3_1_DEDICATED_USED "GL3_1_DEDICATED_USED:false"
set GL3_1_DIV "GL3_1_DIV:1"
set GL3_1_DIVSTART "GL3_1_DIVSTART:0"
set GL3_1_DYNAMIC_PH "GL3_1_DYNAMIC_PH:false"
set GL3_1_EXPOSE_EN "GL3_1_EXPOSE_EN:false"
set GL3_1_FABCLK_USED "GL3_1_FABCLK_USED:false"
set GL3_1_FREQ_SEL "GL3_1_FREQ_SEL:false"
set GL3_1_IS_USED "GL3_1_IS_USED:false"
set GL3_1_OUT_FREQ "GL3_1_OUT_FREQ:0"
set GL3_1_PHASE_INDEX "GL3_1_PHASE_INDEX:0"
set GL3_1_PHASE_SEL "GL3_1_PHASE_SEL:false"
set GL3_1_PLL_PHASE "GL3_1_PLL_PHASE:0"
set PLL_ALLOW_CCC_EXT_FB "PLL_ALLOW_CCC_EXT_FB:false"
set PLL_BANDWIDTH_0 "PLL_BANDWIDTH_0:2"
set PLL_BANDWIDTH_1 "PLL_BANDWIDTH_1:1"
set PLL_BYPASS_GO_B_0 "PLL_BYPASS_GO_B_0:false"
set PLL_BYPASS_GO_B_1 "PLL_BYPASS_GO_B_1:false"
set PLL_BYPASS_POST_0 "PLL_BYPASS_POST_0:0"
set PLL_BYPASS_POST_0_0 "PLL_BYPASS_POST_0_0:false"
set PLL_BYPASS_POST_0_1 "PLL_BYPASS_POST_0_1:false"
set PLL_BYPASS_POST_0_2 "PLL_BYPASS_POST_0_2:false"
set PLL_BYPASS_POST_0_3 "PLL_BYPASS_POST_0_3:false"
set PLL_BYPASS_POST_1 "PLL_BYPASS_POST_1:0"
set PLL_BYPASS_POST_1_0 "PLL_BYPASS_POST_1_0:false"
set PLL_BYPASS_POST_1_1 "PLL_BYPASS_POST_1_1:false"
set PLL_BYPASS_POST_1_2 "PLL_BYPASS_POST_1_2:false"
set PLL_BYPASS_POST_1_3 "PLL_BYPASS_POST_1_3:false"
set PLL_BYPASS_PRE_0 "PLL_BYPASS_PRE_0:0"
set PLL_BYPASS_PRE_0_0 "PLL_BYPASS_PRE_0_0:false"
set PLL_BYPASS_PRE_0_1 "PLL_BYPASS_PRE_0_1:false"
set PLL_BYPASS_PRE_0_2 "PLL_BYPASS_PRE_0_2:false"
set PLL_BYPASS_PRE_0_3 "PLL_BYPASS_PRE_0_3:false"
set PLL_BYPASS_PRE_1 "PLL_BYPASS_PRE_1:0"
set PLL_BYPASS_PRE_1_0 "PLL_BYPASS_PRE_1_0:false"
set PLL_BYPASS_PRE_1_1 "PLL_BYPASS_PRE_1_1:false"
set PLL_BYPASS_PRE_1_2 "PLL_BYPASS_PRE_1_2:false"
set PLL_BYPASS_PRE_1_3 "PLL_BYPASS_PRE_1_3:false"
set PLL_BYPASS_SEL_0 "PLL_BYPASS_SEL_0:0"
set PLL_BYPASS_SEL_0_0 "PLL_BYPASS_SEL_0_0:false"
set PLL_BYPASS_SEL_0_1 "PLL_BYPASS_SEL_0_1:false"
set PLL_BYPASS_SEL_0_2 "PLL_BYPASS_SEL_0_2:false"
set PLL_BYPASS_SEL_0_3 "PLL_BYPASS_SEL_0_3:false"
set PLL_BYPASS_SEL_1 "PLL_BYPASS_SEL_1:0"
set PLL_BYPASS_SEL_1_0 "PLL_BYPASS_SEL_1_0:false"
set PLL_BYPASS_SEL_1_1 "PLL_BYPASS_SEL_1_1:false"
set PLL_BYPASS_SEL_1_2 "PLL_BYPASS_SEL_1_2:false"
set PLL_BYPASS_SEL_1_3 "PLL_BYPASS_SEL_1_3:false"
set PLL_DELAY_LINE_REF_FB_0 "PLL_DELAY_LINE_REF_FB_0:false"
set PLL_DELAY_LINE_REF_FB_1 "PLL_DELAY_LINE_REF_FB_1:false"
set PLL_DELAY_LINE_USED_0 "PLL_DELAY_LINE_USED_0:false"
set PLL_DELAY_LINE_USED_1 "PLL_DELAY_LINE_USED_1:false"
set PLL_DELAY_STEPS_0 "PLL_DELAY_STEPS_0:1"
set PLL_DELAY_STEPS_1 "PLL_DELAY_STEPS_1:1"
set PLL_DLL_CASCADED_EN "PLL_DLL_CASCADED_EN:false"
set PLL_DYNAMIC_CONTROL_EN_0 "PLL_DYNAMIC_CONTROL_EN_0:true"
set PLL_DYNAMIC_CONTROL_EN_1 "PLL_DYNAMIC_CONTROL_EN_1:false"
set PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0 "PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0:false"
set PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1 "PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1:false"
set PLL_EXPORT_PWRDWN "PLL_EXPORT_PWRDWN:true"
set PLL_EXT_MAX_ADDR_0 "PLL_EXT_MAX_ADDR_0:128"
set PLL_EXT_MAX_ADDR_1 "PLL_EXT_MAX_ADDR_1:128"
set PLL_EXT_WAVE_SEL_0 "PLL_EXT_WAVE_SEL_0:0"
set PLL_EXT_WAVE_SEL_1 "PLL_EXT_WAVE_SEL_1:0"
set PLL_FB_CLK_0 "PLL_FB_CLK_0:GL0_0"
set PLL_FB_CLK_1 "PLL_FB_CLK_1:GL0_1"
set PLL_FEEDBACK_MODE_0 "PLL_FEEDBACK_MODE_0:Post-VCO"
set PLL_FEEDBACK_MODE_1 "PLL_FEEDBACK_MODE_1:Post-VCO"
set PLL_IN_FREQ_0 "PLL_IN_FREQ_0:160"
set PLL_IN_FREQ_1 "PLL_IN_FREQ_1:100"
set PLL_INT_MODE_EN_0 "PLL_INT_MODE_EN_0:false"
set PLL_INT_MODE_EN_1 "PLL_INT_MODE_EN_1:false"
set PLL_LOCK_COUNT_0 "PLL_LOCK_COUNT_0:0"
set PLL_LOCK_COUNT_1 "PLL_LOCK_COUNT_1:0"
set PLL_LP_REQUIRES_LOCK_EN_0 "PLL_LP_REQUIRES_LOCK_EN_0:false"
set PLL_LP_REQUIRES_LOCK_EN_1 "PLL_LP_REQUIRES_LOCK_EN_1:false"
set PLL_PLL_CASCADED_EN "PLL_PLL_CASCADED_EN:false"
set PLL_PLL_CASCADED_SELECTED_CLK "PLL_PLL_CASCADED_SELECTED_CLK:Output2"
set PLL_POSTDIVIDERADDSOFTLOGIC_0 "PLL_POSTDIVIDERADDSOFTLOGIC_0:true"
set PLL_REF_CLK_SEL_0 "PLL_REF_CLK_SEL_0:false"
set PLL_REF_CLK_SEL_1 "PLL_REF_CLK_SEL_1:false"
set PLL_REFDIV_0 "PLL_REFDIV_0:2"
set PLL_REFDIV_1 "PLL_REFDIV_1:1"
set PLL_SPREAD_MODE_0 "PLL_SPREAD_MODE_0:false"
set PLL_SPREAD_MODE_1 "PLL_SPREAD_MODE_1:false"
set PLL_SSM_DEPTH_0 "PLL_SSM_DEPTH_0:5"
set PLL_SSM_DEPTH_1 "PLL_SSM_DEPTH_1:5"
set PLL_SSM_DIVVAL_0 "PLL_SSM_DIVVAL_0:1"
set PLL_SSM_DIVVAL_1 "PLL_SSM_DIVVAL_1:1"
set PLL_SSM_FREQ_0 "PLL_SSM_FREQ_0:32"
set PLL_SSM_FREQ_1 "PLL_SSM_FREQ_1:32"
set PLL_SSM_RAND_PATTERN_0 "PLL_SSM_RAND_PATTERN_0:2"
set PLL_SSM_RAND_PATTERN_1 "PLL_SSM_RAND_PATTERN_1:2"
set PLL_SSMD_EN_0 "PLL_SSMD_EN_0:false"
set PLL_SSMD_EN_1 "PLL_SSMD_EN_1:false"
set PLL_SYNC_CORNER_PLL "PLL_SYNC_CORNER_PLL:false"
set PLL_SYNC_EN "PLL_SYNC_EN:false"
set PLL_VCO_MODE_0 "PLL_VCO_MODE_0:MIN_JITTER"
set PLL_VCO_MODE_1 "PLL_VCO_MODE_1:MIN_JITTER"

 # FAB_CCC master parameter 
set FAB_CCC_param "$DLL_CLK_0_BANKCLK_EN $DLL_CLK_0_DEDICATED_EN $DLL_CLK_0_FABCLK_EN $DLL_CLK_1_BANKCLK_EN $DLL_CLK_1_DEDICATED_EN $DLL_CLK_1_FABCLK_EN $DLL_CLK_P_EN $DLL_CLK_P_OPTIONS_EN $DLL_CLK_REF_OPTION $DLL_CLK_REF_OPTIONS_EN $DLL_CLK_S_EN $DLL_CLK_S_OPTION $DLL_CLK_S_OPTIONS_EN $DLL_DELAY4 $DLL_DYNAMIC_CODE_EN $DLL_DYNAMIC_RECONFIG_INTERFACE_EN $DLL_EXPORT_PWRDWN $DLL_FB_CLK $DLL_FB_EN $DLL_FINE_PHASE_CODE $DLL_IN $DLL_JITTER $DLL_MODE $DLL_ONLY_EN $DLL_OUT_0 $DLL_OUT_1 $DLL_PRIM_PHASE $DLL_PRIM_PHASE_CODE $DLL_SEC_PHASE $DLL_SEC_PHASE_CODE $DLL_SELECTED_IN $FF_REQUIRES_LOCK_EN_0 $GL0_0_BANKCLK_USED $GL0_0_BYPASS $GL0_0_BYPASS_EN $GL0_0_DEDICATED_USED $GL0_0_DIV $GL0_0_DIVSTART $GL0_0_DYNAMIC_PH $GL0_0_EXPOSE_EN $GL0_0_FABCLK_GATED_USED $GL0_0_FABCLK_USED $GL0_0_FREQ_SEL $GL0_0_IS_USED $GL0_0_OUT_FREQ $GL0_0_PHASE_INDEX $GL0_0_PHASE_SEL $GL0_0_PLL_PHASE $GL0_1_BANKCLK_USED $GL0_1_BYPASS $GL0_1_BYPASS_EN $GL0_1_DEDICATED_USED $GL0_1_DIV $GL0_1_DIVSTART $GL0_1_DYNAMIC_PH $GL0_1_EXPOSE_EN $GL0_1_FABCLK_USED $GL0_1_FREQ_SEL $GL0_1_IS_USED $GL0_1_OUT_FREQ $GL0_1_PHASE_INDEX $GL0_1_PHASE_SEL $GL0_1_PLL_PHASE $GL1_0_BANKCLK_USED $GL1_0_BYPASS $GL1_0_BYPASS_EN $GL1_0_DEDICATED_USED $GL1_0_DIV $GL1_0_DIVSTART $GL1_0_DYNAMIC_PH $GL1_0_EXPOSE_EN $GL1_0_FABCLK_GATED_USED $GL1_0_FABCLK_USED $GL1_0_FREQ_SEL $GL1_0_IS_USED $GL1_0_OUT_FREQ $GL1_0_PHASE_INDEX $GL1_0_PHASE_SEL $GL1_0_PLL_PHASE $GL1_1_BANKCLK_USED $GL1_1_BYPASS $GL1_1_BYPASS_EN $GL1_1_DEDICATED_USED $GL1_1_DIV $GL1_1_DIVSTART $GL1_1_DYNAMIC_PH $GL1_1_EXPOSE_EN $GL1_1_FABCLK_USED $GL1_1_FREQ_SEL $GL1_1_IS_USED $GL1_1_OUT_FREQ $GL1_1_PHASE_INDEX $GL1_1_PHASE_SEL $GL1_1_PLL_PHASE $GL2_0_BANKCLK_USED $GL2_0_BYPASS $GL2_0_BYPASS_EN $GL2_0_DEDICATED_USED $GL2_0_DIV $GL2_0_DIVSTART $GL2_0_DYNAMIC_PH $GL2_0_EXPOSE_EN $GL2_0_FABCLK_GATED_USED $GL2_0_FABCLK_USED $GL2_0_FREQ_SEL $GL2_0_IS_USED $GL2_0_OUT_FREQ $GL2_0_PHASE_INDEX $GL2_0_PHASE_SEL $GL2_0_PLL_PHASE $GL2_1_BANKCLK_USED $GL2_1_BYPASS $GL2_1_BYPASS_EN $GL2_1_DEDICATED_USED $GL2_1_DIV $GL2_1_DIVSTART $GL2_1_DYNAMIC_PH $GL2_1_EXPOSE_EN $GL2_1_FABCLK_USED $GL2_1_FREQ_SEL $GL2_1_IS_USED $GL2_1_OUT_FREQ $GL2_1_PHASE_INDEX $GL2_1_PHASE_SEL $GL2_1_PLL_PHASE $GL3_0_BANKCLK_USED $GL3_0_BYPASS $GL3_0_BYPASS_EN $GL3_0_DEDICATED_USED $GL3_0_DIV $GL3_0_DIVSTART $GL3_0_DYNAMIC_PH $GL3_0_EXPOSE_EN $GL3_0_FABCLK_GATED_USED $GL3_0_FABCLK_USED $GL3_0_FREQ_SEL $GL3_0_IS_USED $GL3_0_OUT_FREQ $GL3_0_PHASE_INDEX $GL3_0_PHASE_SEL $GL3_0_PLL_PHASE $GL3_1_BANKCLK_USED $GL3_1_BYPASS $GL3_1_BYPASS_EN $GL3_1_DEDICATED_USED $GL3_1_DIV $GL3_1_DIVSTART $GL3_1_DYNAMIC_PH $GL3_1_EXPOSE_EN $GL3_1_FABCLK_USED $GL3_1_FREQ_SEL $GL3_1_IS_USED $GL3_1_OUT_FREQ $GL3_1_PHASE_INDEX $GL3_1_PHASE_SEL $GL3_1_PLL_PHASE $PLL_ALLOW_CCC_EXT_FB $PLL_BANDWIDTH_0 $PLL_BANDWIDTH_1 $PLL_BYPASS_GO_B_0 $PLL_BYPASS_GO_B_1 $PLL_BYPASS_POST_0 $PLL_BYPASS_POST_0_0 $PLL_BYPASS_POST_0_1 $PLL_BYPASS_POST_0_2 $PLL_BYPASS_POST_0_3 $PLL_BYPASS_POST_1 $PLL_BYPASS_POST_1_0 $PLL_BYPASS_POST_1_1 $PLL_BYPASS_POST_1_2 $PLL_BYPASS_POST_1_3 $PLL_BYPASS_PRE_0 $PLL_BYPASS_PRE_0_0 $PLL_BYPASS_PRE_0_1 $PLL_BYPASS_PRE_0_2 $PLL_BYPASS_PRE_0_3 $PLL_BYPASS_PRE_1 $PLL_BYPASS_PRE_1_0 $PLL_BYPASS_PRE_1_1 $PLL_BYPASS_PRE_1_2 $PLL_BYPASS_PRE_1_3 $PLL_BYPASS_SEL_0 $PLL_BYPASS_SEL_0_0 $PLL_BYPASS_SEL_0_1 $PLL_BYPASS_SEL_0_2 $PLL_BYPASS_SEL_0_3 $PLL_BYPASS_SEL_1 $PLL_BYPASS_SEL_1_0 $PLL_BYPASS_SEL_1_1 $PLL_BYPASS_SEL_1_2 $PLL_BYPASS_SEL_1_3 $PLL_DELAY_LINE_REF_FB_0 $PLL_DELAY_LINE_REF_FB_1 $PLL_DELAY_LINE_USED_0 $PLL_DELAY_LINE_USED_1 $PLL_DELAY_STEPS_0 $PLL_DELAY_STEPS_1 $PLL_DLL_CASCADED_EN $PLL_DYNAMIC_CONTROL_EN_0 $PLL_DYNAMIC_CONTROL_EN_1 $PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0 $PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1 $PLL_EXPORT_PWRDWN $PLL_EXT_MAX_ADDR_0 $PLL_EXT_MAX_ADDR_1 $PLL_EXT_WAVE_SEL_0 $PLL_EXT_WAVE_SEL_1 $PLL_FB_CLK_0 $PLL_FB_CLK_1 $PLL_FEEDBACK_MODE_0 $PLL_FEEDBACK_MODE_1 $PLL_IN_FREQ_0 $PLL_IN_FREQ_1 $PLL_INT_MODE_EN_0 $PLL_INT_MODE_EN_1 $PLL_LOCK_COUNT_0 $PLL_LOCK_COUNT_1 $PLL_LP_REQUIRES_LOCK_EN_0 $PLL_LP_REQUIRES_LOCK_EN_1 $PLL_PLL_CASCADED_EN $PLL_PLL_CASCADED_SELECTED_CLK $PLL_POSTDIVIDERADDSOFTLOGIC_0 $PLL_REF_CLK_SEL_0 $PLL_REF_CLK_SEL_1 $PLL_REFDIV_0 $PLL_REFDIV_1 $PLL_SPREAD_MODE_0 $PLL_SPREAD_MODE_1 $PLL_SSM_DEPTH_0 $PLL_SSM_DEPTH_1 $PLL_SSM_DIVVAL_0 $PLL_SSM_DIVVAL_1 $PLL_SSM_FREQ_0 $PLL_SSM_FREQ_1 $PLL_SSM_RAND_PATTERN_0 $PLL_SSM_RAND_PATTERN_1 $PLL_SSMD_EN_0 $PLL_SSMD_EN_1 $PLL_SYNC_CORNER_PLL $PLL_SYNC_EN $PLL_VCO_MODE_0 $PLL_VCO_MODE_1 "

 # FAB_OSC core configurator parameters 
set RCOSC_2MHZ_CLK_DIV_EN "RCOSC_2MHZ_CLK_DIV_EN:false"
set RCOSC_2MHZ_GL_EN "RCOSC_2MHZ_GL_EN:false"
set RCOSC_2MHZ_NGMUX_EN "RCOSC_2MHZ_NGMUX_EN:false"
set RCOSC_160MHZ_CLK_DIV_EN "RCOSC_160MHZ_CLK_DIV_EN:false"
set RCOSC_160MHZ_GL_EN "RCOSC_160MHZ_GL_EN:true"
set RCOSC_160MHZ_NGMUX_EN "RCOSC_160MHZ_NGMUX_EN:false"

 # FAB_OSC master parameter 
set FAB_OSC_param "$RCOSC_2MHZ_CLK_DIV_EN $RCOSC_2MHZ_GL_EN $RCOSC_2MHZ_NGMUX_EN $RCOSC_160MHZ_CLK_DIV_EN $RCOSC_160MHZ_GL_EN $RCOSC_160MHZ_NGMUX_EN "

 # INIT_MONITOR core configurator parameters 
set BANK_0_CALIB_STATUS_ENABLED "BANK_0_CALIB_STATUS_ENABLED:false"
set BANK_0_CALIB_STATUS_SIMULATION_DELAY "BANK_0_CALIB_STATUS_SIMULATION_DELAY:1"
set BANK_0_VDDI_STATUS_ENABLED "BANK_0_VDDI_STATUS_ENABLED:false"
set BANK_0_VDDI_STATUS_SIMULATION_DELAY "BANK_0_VDDI_STATUS_SIMULATION_DELAY:1"
set BANK_1_CALIB_STATUS_ENABLED "BANK_1_CALIB_STATUS_ENABLED:false"
set BANK_1_CALIB_STATUS_SIMULATION_DELAY "BANK_1_CALIB_STATUS_SIMULATION_DELAY:1"
set BANK_1_VDDI_STATUS_ENABLED "BANK_1_VDDI_STATUS_ENABLED:false"
set BANK_1_VDDI_STATUS_SIMULATION_DELAY "BANK_1_VDDI_STATUS_SIMULATION_DELAY:1"
set BANK_7_CALIB_STATUS_ENABLED "BANK_7_CALIB_STATUS_ENABLED:true"
set BANK_7_CALIB_STATUS_SIMULATION_DELAY "BANK_7_CALIB_STATUS_SIMULATION_DELAY:1"
set BANK_7_VDDI_STATUS_ENABLED "BANK_7_VDDI_STATUS_ENABLED:false"
set BANK_7_VDDI_STATUS_SIMULATION_DELAY "BANK_7_VDDI_STATUS_SIMULATION_DELAY:1"
set BANK_8_CALIB_STATUS_ENABLED "BANK_8_CALIB_STATUS_ENABLED:true"
set BANK_8_CALIB_STATUS_SIMULATION_DELAY "BANK_8_CALIB_STATUS_SIMULATION_DELAY:1"
set BANK_8_VDDI_STATUS_ENABLED "BANK_8_VDDI_STATUS_ENABLED:false"
set BANK_8_VDDI_STATUS_SIMULATION_DELAY "BANK_8_VDDI_STATUS_SIMULATION_DELAY:1"
set BANK_9_CALIB_STATUS_ENABLED "BANK_9_CALIB_STATUS_ENABLED:true"
set BANK_9_CALIB_STATUS_SIMULATION_DELAY "BANK_9_CALIB_STATUS_SIMULATION_DELAY:1"
set BANK_9_VDDI_STATUS_ENABLED "BANK_9_VDDI_STATUS_ENABLED:false"
set BANK_9_VDDI_STATUS_SIMULATION_DELAY "BANK_9_VDDI_STATUS_SIMULATION_DELAY:1"
set DEVICE_INIT_DONE_SIMULATION_DELAY "DEVICE_INIT_DONE_SIMULATION_DELAY:7"
set FABRIC_POR_N_SIMULATION_DELAY "FABRIC_POR_N_SIMULATION_DELAY:1"
set PCIE_INIT_DONE_SIMULATION_DELAY "PCIE_INIT_DONE_SIMULATION_DELAY:4"
set SHOW_BANK_0_CALIB_STATUS_ENABLED "SHOW_BANK_0_CALIB_STATUS_ENABLED:true"
set SHOW_BANK_0_VDDI_STATUS_ENABLED "SHOW_BANK_0_VDDI_STATUS_ENABLED:true"
set SHOW_BANK_1_CALIB_STATUS_ENABLED "SHOW_BANK_1_CALIB_STATUS_ENABLED:true"
set SHOW_BANK_1_VDDI_STATUS_ENABLED "SHOW_BANK_1_VDDI_STATUS_ENABLED:true"
set SHOW_BANK_7_CALIB_STATUS_ENABLED "SHOW_BANK_7_CALIB_STATUS_ENABLED:false"
set SHOW_BANK_7_VDDI_STATUS_ENABLED "SHOW_BANK_7_VDDI_STATUS_ENABLED:false"
set SHOW_BANK_8_CALIB_STATUS_ENABLED "SHOW_BANK_8_CALIB_STATUS_ENABLED:false"
set SHOW_BANK_8_VDDI_STATUS_ENABLED "SHOW_BANK_8_VDDI_STATUS_ENABLED:false"
set SHOW_BANK_9_CALIB_STATUS_ENABLED "SHOW_BANK_9_CALIB_STATUS_ENABLED:true"
set SHOW_BANK_9_VDDI_STATUS_ENABLED "SHOW_BANK_9_VDDI_STATUS_ENABLED:true"
set SRAM_INIT_DONE_SIMULATION_DELAY "SRAM_INIT_DONE_SIMULATION_DELAY:6"
set USRAM_INIT_DONE_SIMULATION_DELAY "USRAM_INIT_DONE_SIMULATION_DELAY:5"

 # INIT_MONITOR master parameter 
set INIT_MONITOR_param "$BANK_0_CALIB_STATUS_ENABLED $BANK_0_CALIB_STATUS_SIMULATION_DELAY $BANK_0_VDDI_STATUS_ENABLED $BANK_0_VDDI_STATUS_SIMULATION_DELAY $BANK_1_CALIB_STATUS_ENABLED $BANK_1_CALIB_STATUS_SIMULATION_DELAY $BANK_1_VDDI_STATUS_ENABLED $BANK_1_VDDI_STATUS_SIMULATION_DELAY $BANK_7_CALIB_STATUS_ENABLED $BANK_7_CALIB_STATUS_SIMULATION_DELAY $BANK_7_VDDI_STATUS_ENABLED $BANK_7_VDDI_STATUS_SIMULATION_DELAY $BANK_8_CALIB_STATUS_ENABLED $BANK_8_CALIB_STATUS_SIMULATION_DELAY $BANK_8_VDDI_STATUS_ENABLED $BANK_8_VDDI_STATUS_SIMULATION_DELAY $BANK_9_CALIB_STATUS_ENABLED $BANK_9_CALIB_STATUS_SIMULATION_DELAY $BANK_9_VDDI_STATUS_ENABLED $BANK_9_VDDI_STATUS_SIMULATION_DELAY $DEVICE_INIT_DONE_SIMULATION_DELAY $FABRIC_POR_N_SIMULATION_DELAY $PCIE_INIT_DONE_SIMULATION_DELAY $SHOW_BANK_0_CALIB_STATUS_ENABLED $SHOW_BANK_0_VDDI_STATUS_ENABLED $SHOW_BANK_1_CALIB_STATUS_ENABLED $SHOW_BANK_1_VDDI_STATUS_ENABLED $SHOW_BANK_7_CALIB_STATUS_ENABLED $SHOW_BANK_7_VDDI_STATUS_ENABLED $SHOW_BANK_8_CALIB_STATUS_ENABLED $SHOW_BANK_8_VDDI_STATUS_ENABLED $SHOW_BANK_9_CALIB_STATUS_ENABLED $SHOW_BANK_9_VDDI_STATUS_ENABLED $SRAM_INIT_DONE_SIMULATION_DELAY $USRAM_INIT_DONE_SIMULATION_DELAY "

 # PCIE_AXI_0 core configurator parameters 
set ADDR_WIDTH "ADDR_WIDTH:38"
set CROSSBAR_MODE "CROSSBAR_MODE:0"
set DATA_WIDTH "DATA_WIDTH:64"
set DWC_ADDR_FIFO_DEPTH_CEILING "DWC_ADDR_FIFO_DEPTH_CEILING:64"
set ID_WIDTH "ID_WIDTH:8"
set MASTER0_CHAN_RS "MASTER0_CHAN_RS:true"
set MASTER0_CLOCK_DOMAIN_CROSSING "MASTER0_CLOCK_DOMAIN_CROSSING:false"
set MASTER0_DATA_WIDTH "MASTER0_DATA_WIDTH:64"
set MASTER0_DWC_DATA_FIFO_DEPTH "MASTER0_DWC_DATA_FIFO_DEPTH:16"
set MASTER0_READ_INTERLEAVE "MASTER0_READ_INTERLEAVE:false"
set MASTER0_READ_SLAVE0 "MASTER0_READ_SLAVE0:true"
set MASTER0_READ_SLAVE1 "MASTER0_READ_SLAVE1:true"
set MASTER0_READ_SLAVE2 "MASTER0_READ_SLAVE2:true"
set MASTER0_READ_SLAVE3 "MASTER0_READ_SLAVE3:true"
set MASTER0_READ_SLAVE4 "MASTER0_READ_SLAVE4:true"
set MASTER0_READ_SLAVE5 "MASTER0_READ_SLAVE5:true"
set MASTER0_READ_SLAVE6 "MASTER0_READ_SLAVE6:true"
set MASTER0_READ_SLAVE7 "MASTER0_READ_SLAVE7:true"
set MASTER0_READ_SLAVE8 "MASTER0_READ_SLAVE8:true"
set MASTER0_READ_SLAVE9 "MASTER0_READ_SLAVE9:true"
set MASTER0_READ_SLAVE10 "MASTER0_READ_SLAVE10:true"
set MASTER0_READ_SLAVE11 "MASTER0_READ_SLAVE11:true"
set MASTER0_READ_SLAVE12 "MASTER0_READ_SLAVE12:true"
set MASTER0_READ_SLAVE13 "MASTER0_READ_SLAVE13:true"
set MASTER0_READ_SLAVE14 "MASTER0_READ_SLAVE14:true"
set MASTER0_READ_SLAVE15 "MASTER0_READ_SLAVE15:true"
set MASTER0_READ_SLAVE16 "MASTER0_READ_SLAVE16:true"
set MASTER0_READ_SLAVE17 "MASTER0_READ_SLAVE17:true"
set MASTER0_READ_SLAVE18 "MASTER0_READ_SLAVE18:true"
set MASTER0_READ_SLAVE19 "MASTER0_READ_SLAVE19:true"
set MASTER0_READ_SLAVE20 "MASTER0_READ_SLAVE20:true"
set MASTER0_READ_SLAVE21 "MASTER0_READ_SLAVE21:true"
set MASTER0_READ_SLAVE22 "MASTER0_READ_SLAVE22:true"
set MASTER0_READ_SLAVE23 "MASTER0_READ_SLAVE23:true"
set MASTER0_READ_SLAVE24 "MASTER0_READ_SLAVE24:true"
set MASTER0_READ_SLAVE25 "MASTER0_READ_SLAVE25:true"
set MASTER0_READ_SLAVE26 "MASTER0_READ_SLAVE26:true"
set MASTER0_READ_SLAVE27 "MASTER0_READ_SLAVE27:true"
set MASTER0_READ_SLAVE28 "MASTER0_READ_SLAVE28:true"
set MASTER0_READ_SLAVE29 "MASTER0_READ_SLAVE29:true"
set MASTER0_READ_SLAVE30 "MASTER0_READ_SLAVE30:true"
set MASTER0_READ_SLAVE31 "MASTER0_READ_SLAVE31:true"
set MASTER0_TYPE "MASTER0_TYPE:0"
set MASTER0_WRITE_SLAVE0 "MASTER0_WRITE_SLAVE0:true"
set MASTER0_WRITE_SLAVE1 "MASTER0_WRITE_SLAVE1:true"
set MASTER0_WRITE_SLAVE2 "MASTER0_WRITE_SLAVE2:true"
set MASTER0_WRITE_SLAVE3 "MASTER0_WRITE_SLAVE3:true"
set MASTER0_WRITE_SLAVE4 "MASTER0_WRITE_SLAVE4:true"
set MASTER0_WRITE_SLAVE5 "MASTER0_WRITE_SLAVE5:true"
set MASTER0_WRITE_SLAVE6 "MASTER0_WRITE_SLAVE6:true"
set MASTER0_WRITE_SLAVE7 "MASTER0_WRITE_SLAVE7:true"
set MASTER0_WRITE_SLAVE8 "MASTER0_WRITE_SLAVE8:true"
set MASTER0_WRITE_SLAVE9 "MASTER0_WRITE_SLAVE9:true"
set MASTER0_WRITE_SLAVE10 "MASTER0_WRITE_SLAVE10:true"
set MASTER0_WRITE_SLAVE11 "MASTER0_WRITE_SLAVE11:true"
set MASTER0_WRITE_SLAVE12 "MASTER0_WRITE_SLAVE12:true"
set MASTER0_WRITE_SLAVE13 "MASTER0_WRITE_SLAVE13:true"
set MASTER0_WRITE_SLAVE14 "MASTER0_WRITE_SLAVE14:true"
set MASTER0_WRITE_SLAVE15 "MASTER0_WRITE_SLAVE15:true"
set MASTER0_WRITE_SLAVE16 "MASTER0_WRITE_SLAVE16:true"
set MASTER0_WRITE_SLAVE17 "MASTER0_WRITE_SLAVE17:true"
set MASTER0_WRITE_SLAVE18 "MASTER0_WRITE_SLAVE18:true"
set MASTER0_WRITE_SLAVE19 "MASTER0_WRITE_SLAVE19:true"
set MASTER0_WRITE_SLAVE20 "MASTER0_WRITE_SLAVE20:true"
set MASTER0_WRITE_SLAVE21 "MASTER0_WRITE_SLAVE21:true"
set MASTER0_WRITE_SLAVE22 "MASTER0_WRITE_SLAVE22:true"
set MASTER0_WRITE_SLAVE23 "MASTER0_WRITE_SLAVE23:true"
set MASTER0_WRITE_SLAVE24 "MASTER0_WRITE_SLAVE24:true"
set MASTER0_WRITE_SLAVE25 "MASTER0_WRITE_SLAVE25:true"
set MASTER0_WRITE_SLAVE26 "MASTER0_WRITE_SLAVE26:true"
set MASTER0_WRITE_SLAVE27 "MASTER0_WRITE_SLAVE27:true"
set MASTER0_WRITE_SLAVE28 "MASTER0_WRITE_SLAVE28:true"
set MASTER0_WRITE_SLAVE29 "MASTER0_WRITE_SLAVE29:true"
set MASTER0_WRITE_SLAVE30 "MASTER0_WRITE_SLAVE30:true"
set MASTER0_WRITE_SLAVE31 "MASTER0_WRITE_SLAVE31:true"
set MASTER1_CHAN_RS "MASTER1_CHAN_RS:true"
set MASTER1_CLOCK_DOMAIN_CROSSING "MASTER1_CLOCK_DOMAIN_CROSSING:false"
set MASTER1_DATA_WIDTH "MASTER1_DATA_WIDTH:64"
set MASTER1_DWC_DATA_FIFO_DEPTH "MASTER1_DWC_DATA_FIFO_DEPTH:16"
set MASTER1_READ_INTERLEAVE "MASTER1_READ_INTERLEAVE:false"
set MASTER1_READ_SLAVE0 "MASTER1_READ_SLAVE0:true"
set MASTER1_READ_SLAVE1 "MASTER1_READ_SLAVE1:true"
set MASTER1_READ_SLAVE2 "MASTER1_READ_SLAVE2:true"
set MASTER1_READ_SLAVE3 "MASTER1_READ_SLAVE3:true"
set MASTER1_READ_SLAVE4 "MASTER1_READ_SLAVE4:true"
set MASTER1_READ_SLAVE5 "MASTER1_READ_SLAVE5:true"
set MASTER1_READ_SLAVE6 "MASTER1_READ_SLAVE6:true"
set MASTER1_READ_SLAVE7 "MASTER1_READ_SLAVE7:true"
set MASTER1_READ_SLAVE8 "MASTER1_READ_SLAVE8:true"
set MASTER1_READ_SLAVE9 "MASTER1_READ_SLAVE9:true"
set MASTER1_READ_SLAVE10 "MASTER1_READ_SLAVE10:true"
set MASTER1_READ_SLAVE11 "MASTER1_READ_SLAVE11:true"
set MASTER1_READ_SLAVE12 "MASTER1_READ_SLAVE12:true"
set MASTER1_READ_SLAVE13 "MASTER1_READ_SLAVE13:true"
set MASTER1_READ_SLAVE14 "MASTER1_READ_SLAVE14:true"
set MASTER1_READ_SLAVE15 "MASTER1_READ_SLAVE15:true"
set MASTER1_READ_SLAVE16 "MASTER1_READ_SLAVE16:true"
set MASTER1_READ_SLAVE17 "MASTER1_READ_SLAVE17:true"
set MASTER1_READ_SLAVE18 "MASTER1_READ_SLAVE18:true"
set MASTER1_READ_SLAVE19 "MASTER1_READ_SLAVE19:true"
set MASTER1_READ_SLAVE20 "MASTER1_READ_SLAVE20:true"
set MASTER1_READ_SLAVE21 "MASTER1_READ_SLAVE21:true"
set MASTER1_READ_SLAVE22 "MASTER1_READ_SLAVE22:true"
set MASTER1_READ_SLAVE23 "MASTER1_READ_SLAVE23:true"
set MASTER1_READ_SLAVE24 "MASTER1_READ_SLAVE24:true"
set MASTER1_READ_SLAVE25 "MASTER1_READ_SLAVE25:true"
set MASTER1_READ_SLAVE26 "MASTER1_READ_SLAVE26:true"
set MASTER1_READ_SLAVE27 "MASTER1_READ_SLAVE27:true"
set MASTER1_READ_SLAVE28 "MASTER1_READ_SLAVE28:true"
set MASTER1_READ_SLAVE29 "MASTER1_READ_SLAVE29:true"
set MASTER1_READ_SLAVE30 "MASTER1_READ_SLAVE30:true"
set MASTER1_READ_SLAVE31 "MASTER1_READ_SLAVE31:true"
set MASTER1_TYPE "MASTER1_TYPE:0"
set MASTER1_WRITE_SLAVE0 "MASTER1_WRITE_SLAVE0:true"
set MASTER1_WRITE_SLAVE1 "MASTER1_WRITE_SLAVE1:true"
set MASTER1_WRITE_SLAVE2 "MASTER1_WRITE_SLAVE2:true"
set MASTER1_WRITE_SLAVE3 "MASTER1_WRITE_SLAVE3:true"
set MASTER1_WRITE_SLAVE4 "MASTER1_WRITE_SLAVE4:true"
set MASTER1_WRITE_SLAVE5 "MASTER1_WRITE_SLAVE5:true"
set MASTER1_WRITE_SLAVE6 "MASTER1_WRITE_SLAVE6:true"
set MASTER1_WRITE_SLAVE7 "MASTER1_WRITE_SLAVE7:true"
set MASTER1_WRITE_SLAVE8 "MASTER1_WRITE_SLAVE8:true"
set MASTER1_WRITE_SLAVE9 "MASTER1_WRITE_SLAVE9:true"
set MASTER1_WRITE_SLAVE10 "MASTER1_WRITE_SLAVE10:true"
set MASTER1_WRITE_SLAVE11 "MASTER1_WRITE_SLAVE11:true"
set MASTER1_WRITE_SLAVE12 "MASTER1_WRITE_SLAVE12:true"
set MASTER1_WRITE_SLAVE13 "MASTER1_WRITE_SLAVE13:true"
set MASTER1_WRITE_SLAVE14 "MASTER1_WRITE_SLAVE14:true"
set MASTER1_WRITE_SLAVE15 "MASTER1_WRITE_SLAVE15:true"
set MASTER1_WRITE_SLAVE16 "MASTER1_WRITE_SLAVE16:true"
set MASTER1_WRITE_SLAVE17 "MASTER1_WRITE_SLAVE17:true"
set MASTER1_WRITE_SLAVE18 "MASTER1_WRITE_SLAVE18:true"
set MASTER1_WRITE_SLAVE19 "MASTER1_WRITE_SLAVE19:true"
set MASTER1_WRITE_SLAVE20 "MASTER1_WRITE_SLAVE20:true"
set MASTER1_WRITE_SLAVE21 "MASTER1_WRITE_SLAVE21:true"
set MASTER1_WRITE_SLAVE22 "MASTER1_WRITE_SLAVE22:true"
set MASTER1_WRITE_SLAVE23 "MASTER1_WRITE_SLAVE23:true"
set MASTER1_WRITE_SLAVE24 "MASTER1_WRITE_SLAVE24:true"
set MASTER1_WRITE_SLAVE25 "MASTER1_WRITE_SLAVE25:true"
set MASTER1_WRITE_SLAVE26 "MASTER1_WRITE_SLAVE26:true"
set MASTER1_WRITE_SLAVE27 "MASTER1_WRITE_SLAVE27:true"
set MASTER1_WRITE_SLAVE28 "MASTER1_WRITE_SLAVE28:true"
set MASTER1_WRITE_SLAVE29 "MASTER1_WRITE_SLAVE29:true"
set MASTER1_WRITE_SLAVE30 "MASTER1_WRITE_SLAVE30:true"
set MASTER1_WRITE_SLAVE31 "MASTER1_WRITE_SLAVE31:true"
set MASTER2_CHAN_RS "MASTER2_CHAN_RS:true"
set MASTER2_CLOCK_DOMAIN_CROSSING "MASTER2_CLOCK_DOMAIN_CROSSING:false"
set MASTER2_DATA_WIDTH "MASTER2_DATA_WIDTH:64"
set MASTER2_DWC_DATA_FIFO_DEPTH "MASTER2_DWC_DATA_FIFO_DEPTH:16"
set MASTER2_READ_INTERLEAVE "MASTER2_READ_INTERLEAVE:false"
set MASTER2_READ_SLAVE0 "MASTER2_READ_SLAVE0:true"
set MASTER2_READ_SLAVE1 "MASTER2_READ_SLAVE1:true"
set MASTER2_READ_SLAVE2 "MASTER2_READ_SLAVE2:true"
set MASTER2_READ_SLAVE3 "MASTER2_READ_SLAVE3:true"
set MASTER2_READ_SLAVE4 "MASTER2_READ_SLAVE4:true"
set MASTER2_READ_SLAVE5 "MASTER2_READ_SLAVE5:true"
set MASTER2_READ_SLAVE6 "MASTER2_READ_SLAVE6:true"
set MASTER2_READ_SLAVE7 "MASTER2_READ_SLAVE7:true"
set MASTER2_READ_SLAVE8 "MASTER2_READ_SLAVE8:true"
set MASTER2_READ_SLAVE9 "MASTER2_READ_SLAVE9:true"
set MASTER2_READ_SLAVE10 "MASTER2_READ_SLAVE10:true"
set MASTER2_READ_SLAVE11 "MASTER2_READ_SLAVE11:true"
set MASTER2_READ_SLAVE12 "MASTER2_READ_SLAVE12:true"
set MASTER2_READ_SLAVE13 "MASTER2_READ_SLAVE13:true"
set MASTER2_READ_SLAVE14 "MASTER2_READ_SLAVE14:true"
set MASTER2_READ_SLAVE15 "MASTER2_READ_SLAVE15:true"
set MASTER2_READ_SLAVE16 "MASTER2_READ_SLAVE16:true"
set MASTER2_READ_SLAVE17 "MASTER2_READ_SLAVE17:true"
set MASTER2_READ_SLAVE18 "MASTER2_READ_SLAVE18:true"
set MASTER2_READ_SLAVE19 "MASTER2_READ_SLAVE19:true"
set MASTER2_READ_SLAVE20 "MASTER2_READ_SLAVE20:true"
set MASTER2_READ_SLAVE21 "MASTER2_READ_SLAVE21:true"
set MASTER2_READ_SLAVE22 "MASTER2_READ_SLAVE22:true"
set MASTER2_READ_SLAVE23 "MASTER2_READ_SLAVE23:true"
set MASTER2_READ_SLAVE24 "MASTER2_READ_SLAVE24:true"
set MASTER2_READ_SLAVE25 "MASTER2_READ_SLAVE25:true"
set MASTER2_READ_SLAVE26 "MASTER2_READ_SLAVE26:true"
set MASTER2_READ_SLAVE27 "MASTER2_READ_SLAVE27:true"
set MASTER2_READ_SLAVE28 "MASTER2_READ_SLAVE28:true"
set MASTER2_READ_SLAVE29 "MASTER2_READ_SLAVE29:true"
set MASTER2_READ_SLAVE30 "MASTER2_READ_SLAVE30:true"
set MASTER2_READ_SLAVE31 "MASTER2_READ_SLAVE31:true"
set MASTER2_TYPE "MASTER2_TYPE:0"
set MASTER2_WRITE_SLAVE0 "MASTER2_WRITE_SLAVE0:true"
set MASTER2_WRITE_SLAVE1 "MASTER2_WRITE_SLAVE1:true"
set MASTER2_WRITE_SLAVE2 "MASTER2_WRITE_SLAVE2:true"
set MASTER2_WRITE_SLAVE3 "MASTER2_WRITE_SLAVE3:true"
set MASTER2_WRITE_SLAVE4 "MASTER2_WRITE_SLAVE4:true"
set MASTER2_WRITE_SLAVE5 "MASTER2_WRITE_SLAVE5:true"
set MASTER2_WRITE_SLAVE6 "MASTER2_WRITE_SLAVE6:true"
set MASTER2_WRITE_SLAVE7 "MASTER2_WRITE_SLAVE7:true"
set MASTER2_WRITE_SLAVE8 "MASTER2_WRITE_SLAVE8:true"
set MASTER2_WRITE_SLAVE9 "MASTER2_WRITE_SLAVE9:true"
set MASTER2_WRITE_SLAVE10 "MASTER2_WRITE_SLAVE10:true"
set MASTER2_WRITE_SLAVE11 "MASTER2_WRITE_SLAVE11:true"
set MASTER2_WRITE_SLAVE12 "MASTER2_WRITE_SLAVE12:true"
set MASTER2_WRITE_SLAVE13 "MASTER2_WRITE_SLAVE13:true"
set MASTER2_WRITE_SLAVE14 "MASTER2_WRITE_SLAVE14:true"
set MASTER2_WRITE_SLAVE15 "MASTER2_WRITE_SLAVE15:true"
set MASTER2_WRITE_SLAVE16 "MASTER2_WRITE_SLAVE16:true"
set MASTER2_WRITE_SLAVE17 "MASTER2_WRITE_SLAVE17:true"
set MASTER2_WRITE_SLAVE18 "MASTER2_WRITE_SLAVE18:true"
set MASTER2_WRITE_SLAVE19 "MASTER2_WRITE_SLAVE19:true"
set MASTER2_WRITE_SLAVE20 "MASTER2_WRITE_SLAVE20:true"
set MASTER2_WRITE_SLAVE21 "MASTER2_WRITE_SLAVE21:true"
set MASTER2_WRITE_SLAVE22 "MASTER2_WRITE_SLAVE22:true"
set MASTER2_WRITE_SLAVE23 "MASTER2_WRITE_SLAVE23:true"
set MASTER2_WRITE_SLAVE24 "MASTER2_WRITE_SLAVE24:true"
set MASTER2_WRITE_SLAVE25 "MASTER2_WRITE_SLAVE25:true"
set MASTER2_WRITE_SLAVE26 "MASTER2_WRITE_SLAVE26:true"
set MASTER2_WRITE_SLAVE27 "MASTER2_WRITE_SLAVE27:true"
set MASTER2_WRITE_SLAVE28 "MASTER2_WRITE_SLAVE28:true"
set MASTER2_WRITE_SLAVE29 "MASTER2_WRITE_SLAVE29:true"
set MASTER2_WRITE_SLAVE30 "MASTER2_WRITE_SLAVE30:true"
set MASTER2_WRITE_SLAVE31 "MASTER2_WRITE_SLAVE31:true"
set MASTER3_CHAN_RS "MASTER3_CHAN_RS:true"
set MASTER3_CLOCK_DOMAIN_CROSSING "MASTER3_CLOCK_DOMAIN_CROSSING:false"
set MASTER3_DATA_WIDTH "MASTER3_DATA_WIDTH:64"
set MASTER3_DWC_DATA_FIFO_DEPTH "MASTER3_DWC_DATA_FIFO_DEPTH:16"
set MASTER3_READ_INTERLEAVE "MASTER3_READ_INTERLEAVE:false"
set MASTER3_READ_SLAVE0 "MASTER3_READ_SLAVE0:true"
set MASTER3_READ_SLAVE1 "MASTER3_READ_SLAVE1:true"
set MASTER3_READ_SLAVE2 "MASTER3_READ_SLAVE2:true"
set MASTER3_READ_SLAVE3 "MASTER3_READ_SLAVE3:true"
set MASTER3_READ_SLAVE4 "MASTER3_READ_SLAVE4:true"
set MASTER3_READ_SLAVE5 "MASTER3_READ_SLAVE5:true"
set MASTER3_READ_SLAVE6 "MASTER3_READ_SLAVE6:true"
set MASTER3_READ_SLAVE7 "MASTER3_READ_SLAVE7:true"
set MASTER3_READ_SLAVE8 "MASTER3_READ_SLAVE8:true"
set MASTER3_READ_SLAVE9 "MASTER3_READ_SLAVE9:true"
set MASTER3_READ_SLAVE10 "MASTER3_READ_SLAVE10:true"
set MASTER3_READ_SLAVE11 "MASTER3_READ_SLAVE11:true"
set MASTER3_READ_SLAVE12 "MASTER3_READ_SLAVE12:true"
set MASTER3_READ_SLAVE13 "MASTER3_READ_SLAVE13:true"
set MASTER3_READ_SLAVE14 "MASTER3_READ_SLAVE14:true"
set MASTER3_READ_SLAVE15 "MASTER3_READ_SLAVE15:true"
set MASTER3_READ_SLAVE16 "MASTER3_READ_SLAVE16:true"
set MASTER3_READ_SLAVE17 "MASTER3_READ_SLAVE17:true"
set MASTER3_READ_SLAVE18 "MASTER3_READ_SLAVE18:true"
set MASTER3_READ_SLAVE19 "MASTER3_READ_SLAVE19:true"
set MASTER3_READ_SLAVE20 "MASTER3_READ_SLAVE20:true"
set MASTER3_READ_SLAVE21 "MASTER3_READ_SLAVE21:true"
set MASTER3_READ_SLAVE22 "MASTER3_READ_SLAVE22:true"
set MASTER3_READ_SLAVE23 "MASTER3_READ_SLAVE23:true"
set MASTER3_READ_SLAVE24 "MASTER3_READ_SLAVE24:true"
set MASTER3_READ_SLAVE25 "MASTER3_READ_SLAVE25:true"
set MASTER3_READ_SLAVE26 "MASTER3_READ_SLAVE26:true"
set MASTER3_READ_SLAVE27 "MASTER3_READ_SLAVE27:true"
set MASTER3_READ_SLAVE28 "MASTER3_READ_SLAVE28:true"
set MASTER3_READ_SLAVE29 "MASTER3_READ_SLAVE29:true"
set MASTER3_READ_SLAVE30 "MASTER3_READ_SLAVE30:true"
set MASTER3_READ_SLAVE31 "MASTER3_READ_SLAVE31:true"
set MASTER3_TYPE "MASTER3_TYPE:0"
set MASTER3_WRITE_SLAVE0 "MASTER3_WRITE_SLAVE0:true"
set MASTER3_WRITE_SLAVE1 "MASTER3_WRITE_SLAVE1:true"
set MASTER3_WRITE_SLAVE2 "MASTER3_WRITE_SLAVE2:true"
set MASTER3_WRITE_SLAVE3 "MASTER3_WRITE_SLAVE3:true"
set MASTER3_WRITE_SLAVE4 "MASTER3_WRITE_SLAVE4:true"
set MASTER3_WRITE_SLAVE5 "MASTER3_WRITE_SLAVE5:true"
set MASTER3_WRITE_SLAVE6 "MASTER3_WRITE_SLAVE6:true"
set MASTER3_WRITE_SLAVE7 "MASTER3_WRITE_SLAVE7:true"
set MASTER3_WRITE_SLAVE8 "MASTER3_WRITE_SLAVE8:true"
set MASTER3_WRITE_SLAVE9 "MASTER3_WRITE_SLAVE9:true"
set MASTER3_WRITE_SLAVE10 "MASTER3_WRITE_SLAVE10:true"
set MASTER3_WRITE_SLAVE11 "MASTER3_WRITE_SLAVE11:true"
set MASTER3_WRITE_SLAVE12 "MASTER3_WRITE_SLAVE12:true"
set MASTER3_WRITE_SLAVE13 "MASTER3_WRITE_SLAVE13:true"
set MASTER3_WRITE_SLAVE14 "MASTER3_WRITE_SLAVE14:true"
set MASTER3_WRITE_SLAVE15 "MASTER3_WRITE_SLAVE15:true"
set MASTER3_WRITE_SLAVE16 "MASTER3_WRITE_SLAVE16:true"
set MASTER3_WRITE_SLAVE17 "MASTER3_WRITE_SLAVE17:true"
set MASTER3_WRITE_SLAVE18 "MASTER3_WRITE_SLAVE18:true"
set MASTER3_WRITE_SLAVE19 "MASTER3_WRITE_SLAVE19:true"
set MASTER3_WRITE_SLAVE20 "MASTER3_WRITE_SLAVE20:true"
set MASTER3_WRITE_SLAVE21 "MASTER3_WRITE_SLAVE21:true"
set MASTER3_WRITE_SLAVE22 "MASTER3_WRITE_SLAVE22:true"
set MASTER3_WRITE_SLAVE23 "MASTER3_WRITE_SLAVE23:true"
set MASTER3_WRITE_SLAVE24 "MASTER3_WRITE_SLAVE24:true"
set MASTER3_WRITE_SLAVE25 "MASTER3_WRITE_SLAVE25:true"
set MASTER3_WRITE_SLAVE26 "MASTER3_WRITE_SLAVE26:true"
set MASTER3_WRITE_SLAVE27 "MASTER3_WRITE_SLAVE27:true"
set MASTER3_WRITE_SLAVE28 "MASTER3_WRITE_SLAVE28:true"
set MASTER3_WRITE_SLAVE29 "MASTER3_WRITE_SLAVE29:true"
set MASTER3_WRITE_SLAVE30 "MASTER3_WRITE_SLAVE30:true"
set MASTER3_WRITE_SLAVE31 "MASTER3_WRITE_SLAVE31:true"
set MASTER4_CHAN_RS "MASTER4_CHAN_RS:true"
set MASTER4_CLOCK_DOMAIN_CROSSING "MASTER4_CLOCK_DOMAIN_CROSSING:false"
set MASTER4_DATA_WIDTH "MASTER4_DATA_WIDTH:64"
set MASTER4_DWC_DATA_FIFO_DEPTH "MASTER4_DWC_DATA_FIFO_DEPTH:16"
set MASTER4_READ_INTERLEAVE "MASTER4_READ_INTERLEAVE:false"
set MASTER4_READ_SLAVE0 "MASTER4_READ_SLAVE0:true"
set MASTER4_READ_SLAVE1 "MASTER4_READ_SLAVE1:true"
set MASTER4_READ_SLAVE2 "MASTER4_READ_SLAVE2:true"
set MASTER4_READ_SLAVE3 "MASTER4_READ_SLAVE3:true"
set MASTER4_READ_SLAVE4 "MASTER4_READ_SLAVE4:true"
set MASTER4_READ_SLAVE5 "MASTER4_READ_SLAVE5:true"
set MASTER4_READ_SLAVE6 "MASTER4_READ_SLAVE6:true"
set MASTER4_READ_SLAVE7 "MASTER4_READ_SLAVE7:true"
set MASTER4_READ_SLAVE8 "MASTER4_READ_SLAVE8:true"
set MASTER4_READ_SLAVE9 "MASTER4_READ_SLAVE9:true"
set MASTER4_READ_SLAVE10 "MASTER4_READ_SLAVE10:true"
set MASTER4_READ_SLAVE11 "MASTER4_READ_SLAVE11:true"
set MASTER4_READ_SLAVE12 "MASTER4_READ_SLAVE12:true"
set MASTER4_READ_SLAVE13 "MASTER4_READ_SLAVE13:true"
set MASTER4_READ_SLAVE14 "MASTER4_READ_SLAVE14:true"
set MASTER4_READ_SLAVE15 "MASTER4_READ_SLAVE15:true"
set MASTER4_READ_SLAVE16 "MASTER4_READ_SLAVE16:true"
set MASTER4_READ_SLAVE17 "MASTER4_READ_SLAVE17:true"
set MASTER4_READ_SLAVE18 "MASTER4_READ_SLAVE18:true"
set MASTER4_READ_SLAVE19 "MASTER4_READ_SLAVE19:true"
set MASTER4_READ_SLAVE20 "MASTER4_READ_SLAVE20:true"
set MASTER4_READ_SLAVE21 "MASTER4_READ_SLAVE21:true"
set MASTER4_READ_SLAVE22 "MASTER4_READ_SLAVE22:true"
set MASTER4_READ_SLAVE23 "MASTER4_READ_SLAVE23:true"
set MASTER4_READ_SLAVE24 "MASTER4_READ_SLAVE24:true"
set MASTER4_READ_SLAVE25 "MASTER4_READ_SLAVE25:true"
set MASTER4_READ_SLAVE26 "MASTER4_READ_SLAVE26:true"
set MASTER4_READ_SLAVE27 "MASTER4_READ_SLAVE27:true"
set MASTER4_READ_SLAVE28 "MASTER4_READ_SLAVE28:true"
set MASTER4_READ_SLAVE29 "MASTER4_READ_SLAVE29:true"
set MASTER4_READ_SLAVE30 "MASTER4_READ_SLAVE30:true"
set MASTER4_READ_SLAVE31 "MASTER4_READ_SLAVE31:true"
set MASTER4_TYPE "MASTER4_TYPE:0"
set MASTER4_WRITE_SLAVE0 "MASTER4_WRITE_SLAVE0:true"
set MASTER4_WRITE_SLAVE1 "MASTER4_WRITE_SLAVE1:true"
set MASTER4_WRITE_SLAVE2 "MASTER4_WRITE_SLAVE2:true"
set MASTER4_WRITE_SLAVE3 "MASTER4_WRITE_SLAVE3:true"
set MASTER4_WRITE_SLAVE4 "MASTER4_WRITE_SLAVE4:true"
set MASTER4_WRITE_SLAVE5 "MASTER4_WRITE_SLAVE5:true"
set MASTER4_WRITE_SLAVE6 "MASTER4_WRITE_SLAVE6:true"
set MASTER4_WRITE_SLAVE7 "MASTER4_WRITE_SLAVE7:true"
set MASTER4_WRITE_SLAVE8 "MASTER4_WRITE_SLAVE8:true"
set MASTER4_WRITE_SLAVE9 "MASTER4_WRITE_SLAVE9:true"
set MASTER4_WRITE_SLAVE10 "MASTER4_WRITE_SLAVE10:true"
set MASTER4_WRITE_SLAVE11 "MASTER4_WRITE_SLAVE11:true"
set MASTER4_WRITE_SLAVE12 "MASTER4_WRITE_SLAVE12:true"
set MASTER4_WRITE_SLAVE13 "MASTER4_WRITE_SLAVE13:true"
set MASTER4_WRITE_SLAVE14 "MASTER4_WRITE_SLAVE14:true"
set MASTER4_WRITE_SLAVE15 "MASTER4_WRITE_SLAVE15:true"
set MASTER4_WRITE_SLAVE16 "MASTER4_WRITE_SLAVE16:true"
set MASTER4_WRITE_SLAVE17 "MASTER4_WRITE_SLAVE17:true"
set MASTER4_WRITE_SLAVE18 "MASTER4_WRITE_SLAVE18:true"
set MASTER4_WRITE_SLAVE19 "MASTER4_WRITE_SLAVE19:true"
set MASTER4_WRITE_SLAVE20 "MASTER4_WRITE_SLAVE20:true"
set MASTER4_WRITE_SLAVE21 "MASTER4_WRITE_SLAVE21:true"
set MASTER4_WRITE_SLAVE22 "MASTER4_WRITE_SLAVE22:true"
set MASTER4_WRITE_SLAVE23 "MASTER4_WRITE_SLAVE23:true"
set MASTER4_WRITE_SLAVE24 "MASTER4_WRITE_SLAVE24:true"
set MASTER4_WRITE_SLAVE25 "MASTER4_WRITE_SLAVE25:true"
set MASTER4_WRITE_SLAVE26 "MASTER4_WRITE_SLAVE26:true"
set MASTER4_WRITE_SLAVE27 "MASTER4_WRITE_SLAVE27:true"
set MASTER4_WRITE_SLAVE28 "MASTER4_WRITE_SLAVE28:true"
set MASTER4_WRITE_SLAVE29 "MASTER4_WRITE_SLAVE29:true"
set MASTER4_WRITE_SLAVE30 "MASTER4_WRITE_SLAVE30:true"
set MASTER4_WRITE_SLAVE31 "MASTER4_WRITE_SLAVE31:true"
set MASTER5_CHAN_RS "MASTER5_CHAN_RS:true"
set MASTER5_CLOCK_DOMAIN_CROSSING "MASTER5_CLOCK_DOMAIN_CROSSING:false"
set MASTER5_DATA_WIDTH "MASTER5_DATA_WIDTH:64"
set MASTER5_DWC_DATA_FIFO_DEPTH "MASTER5_DWC_DATA_FIFO_DEPTH:16"
set MASTER5_READ_INTERLEAVE "MASTER5_READ_INTERLEAVE:false"
set MASTER5_READ_SLAVE0 "MASTER5_READ_SLAVE0:true"
set MASTER5_READ_SLAVE1 "MASTER5_READ_SLAVE1:true"
set MASTER5_READ_SLAVE2 "MASTER5_READ_SLAVE2:true"
set MASTER5_READ_SLAVE3 "MASTER5_READ_SLAVE3:true"
set MASTER5_READ_SLAVE4 "MASTER5_READ_SLAVE4:true"
set MASTER5_READ_SLAVE5 "MASTER5_READ_SLAVE5:true"
set MASTER5_READ_SLAVE6 "MASTER5_READ_SLAVE6:true"
set MASTER5_READ_SLAVE7 "MASTER5_READ_SLAVE7:true"
set MASTER5_READ_SLAVE8 "MASTER5_READ_SLAVE8:true"
set MASTER5_READ_SLAVE9 "MASTER5_READ_SLAVE9:true"
set MASTER5_READ_SLAVE10 "MASTER5_READ_SLAVE10:true"
set MASTER5_READ_SLAVE11 "MASTER5_READ_SLAVE11:true"
set MASTER5_READ_SLAVE12 "MASTER5_READ_SLAVE12:true"
set MASTER5_READ_SLAVE13 "MASTER5_READ_SLAVE13:true"
set MASTER5_READ_SLAVE14 "MASTER5_READ_SLAVE14:true"
set MASTER5_READ_SLAVE15 "MASTER5_READ_SLAVE15:true"
set MASTER5_READ_SLAVE16 "MASTER5_READ_SLAVE16:true"
set MASTER5_READ_SLAVE17 "MASTER5_READ_SLAVE17:true"
set MASTER5_READ_SLAVE18 "MASTER5_READ_SLAVE18:true"
set MASTER5_READ_SLAVE19 "MASTER5_READ_SLAVE19:true"
set MASTER5_READ_SLAVE20 "MASTER5_READ_SLAVE20:true"
set MASTER5_READ_SLAVE21 "MASTER5_READ_SLAVE21:true"
set MASTER5_READ_SLAVE22 "MASTER5_READ_SLAVE22:true"
set MASTER5_READ_SLAVE23 "MASTER5_READ_SLAVE23:true"
set MASTER5_READ_SLAVE24 "MASTER5_READ_SLAVE24:true"
set MASTER5_READ_SLAVE25 "MASTER5_READ_SLAVE25:true"
set MASTER5_READ_SLAVE26 "MASTER5_READ_SLAVE26:true"
set MASTER5_READ_SLAVE27 "MASTER5_READ_SLAVE27:true"
set MASTER5_READ_SLAVE28 "MASTER5_READ_SLAVE28:true"
set MASTER5_READ_SLAVE29 "MASTER5_READ_SLAVE29:true"
set MASTER5_READ_SLAVE30 "MASTER5_READ_SLAVE30:true"
set MASTER5_READ_SLAVE31 "MASTER5_READ_SLAVE31:true"
set MASTER5_TYPE "MASTER5_TYPE:0"
set MASTER5_WRITE_SLAVE0 "MASTER5_WRITE_SLAVE0:true"
set MASTER5_WRITE_SLAVE1 "MASTER5_WRITE_SLAVE1:true"
set MASTER5_WRITE_SLAVE2 "MASTER5_WRITE_SLAVE2:true"
set MASTER5_WRITE_SLAVE3 "MASTER5_WRITE_SLAVE3:true"
set MASTER5_WRITE_SLAVE4 "MASTER5_WRITE_SLAVE4:true"
set MASTER5_WRITE_SLAVE5 "MASTER5_WRITE_SLAVE5:true"
set MASTER5_WRITE_SLAVE6 "MASTER5_WRITE_SLAVE6:true"
set MASTER5_WRITE_SLAVE7 "MASTER5_WRITE_SLAVE7:true"
set MASTER5_WRITE_SLAVE8 "MASTER5_WRITE_SLAVE8:true"
set MASTER5_WRITE_SLAVE9 "MASTER5_WRITE_SLAVE9:true"
set MASTER5_WRITE_SLAVE10 "MASTER5_WRITE_SLAVE10:true"
set MASTER5_WRITE_SLAVE11 "MASTER5_WRITE_SLAVE11:true"
set MASTER5_WRITE_SLAVE12 "MASTER5_WRITE_SLAVE12:true"
set MASTER5_WRITE_SLAVE13 "MASTER5_WRITE_SLAVE13:true"
set MASTER5_WRITE_SLAVE14 "MASTER5_WRITE_SLAVE14:true"
set MASTER5_WRITE_SLAVE15 "MASTER5_WRITE_SLAVE15:true"
set MASTER5_WRITE_SLAVE16 "MASTER5_WRITE_SLAVE16:true"
set MASTER5_WRITE_SLAVE17 "MASTER5_WRITE_SLAVE17:true"
set MASTER5_WRITE_SLAVE18 "MASTER5_WRITE_SLAVE18:true"
set MASTER5_WRITE_SLAVE19 "MASTER5_WRITE_SLAVE19:true"
set MASTER5_WRITE_SLAVE20 "MASTER5_WRITE_SLAVE20:true"
set MASTER5_WRITE_SLAVE21 "MASTER5_WRITE_SLAVE21:true"
set MASTER5_WRITE_SLAVE22 "MASTER5_WRITE_SLAVE22:true"
set MASTER5_WRITE_SLAVE23 "MASTER5_WRITE_SLAVE23:true"
set MASTER5_WRITE_SLAVE24 "MASTER5_WRITE_SLAVE24:true"
set MASTER5_WRITE_SLAVE25 "MASTER5_WRITE_SLAVE25:true"
set MASTER5_WRITE_SLAVE26 "MASTER5_WRITE_SLAVE26:true"
set MASTER5_WRITE_SLAVE27 "MASTER5_WRITE_SLAVE27:true"
set MASTER5_WRITE_SLAVE28 "MASTER5_WRITE_SLAVE28:true"
set MASTER5_WRITE_SLAVE29 "MASTER5_WRITE_SLAVE29:true"
set MASTER5_WRITE_SLAVE30 "MASTER5_WRITE_SLAVE30:true"
set MASTER5_WRITE_SLAVE31 "MASTER5_WRITE_SLAVE31:true"
set MASTER6_CHAN_RS "MASTER6_CHAN_RS:true"
set MASTER6_CLOCK_DOMAIN_CROSSING "MASTER6_CLOCK_DOMAIN_CROSSING:false"
set MASTER6_DATA_WIDTH "MASTER6_DATA_WIDTH:64"
set MASTER6_DWC_DATA_FIFO_DEPTH "MASTER6_DWC_DATA_FIFO_DEPTH:16"
set MASTER6_READ_INTERLEAVE "MASTER6_READ_INTERLEAVE:false"
set MASTER6_READ_SLAVE0 "MASTER6_READ_SLAVE0:true"
set MASTER6_READ_SLAVE1 "MASTER6_READ_SLAVE1:true"
set MASTER6_READ_SLAVE2 "MASTER6_READ_SLAVE2:true"
set MASTER6_READ_SLAVE3 "MASTER6_READ_SLAVE3:true"
set MASTER6_READ_SLAVE4 "MASTER6_READ_SLAVE4:true"
set MASTER6_READ_SLAVE5 "MASTER6_READ_SLAVE5:true"
set MASTER6_READ_SLAVE6 "MASTER6_READ_SLAVE6:true"
set MASTER6_READ_SLAVE7 "MASTER6_READ_SLAVE7:true"
set MASTER6_READ_SLAVE8 "MASTER6_READ_SLAVE8:true"
set MASTER6_READ_SLAVE9 "MASTER6_READ_SLAVE9:true"
set MASTER6_READ_SLAVE10 "MASTER6_READ_SLAVE10:true"
set MASTER6_READ_SLAVE11 "MASTER6_READ_SLAVE11:true"
set MASTER6_READ_SLAVE12 "MASTER6_READ_SLAVE12:true"
set MASTER6_READ_SLAVE13 "MASTER6_READ_SLAVE13:true"
set MASTER6_READ_SLAVE14 "MASTER6_READ_SLAVE14:true"
set MASTER6_READ_SLAVE15 "MASTER6_READ_SLAVE15:true"
set MASTER6_READ_SLAVE16 "MASTER6_READ_SLAVE16:true"
set MASTER6_READ_SLAVE17 "MASTER6_READ_SLAVE17:true"
set MASTER6_READ_SLAVE18 "MASTER6_READ_SLAVE18:true"
set MASTER6_READ_SLAVE19 "MASTER6_READ_SLAVE19:true"
set MASTER6_READ_SLAVE20 "MASTER6_READ_SLAVE20:true"
set MASTER6_READ_SLAVE21 "MASTER6_READ_SLAVE21:true"
set MASTER6_READ_SLAVE22 "MASTER6_READ_SLAVE22:true"
set MASTER6_READ_SLAVE23 "MASTER6_READ_SLAVE23:true"
set MASTER6_READ_SLAVE24 "MASTER6_READ_SLAVE24:true"
set MASTER6_READ_SLAVE25 "MASTER6_READ_SLAVE25:true"
set MASTER6_READ_SLAVE26 "MASTER6_READ_SLAVE26:true"
set MASTER6_READ_SLAVE27 "MASTER6_READ_SLAVE27:true"
set MASTER6_READ_SLAVE28 "MASTER6_READ_SLAVE28:true"
set MASTER6_READ_SLAVE29 "MASTER6_READ_SLAVE29:true"
set MASTER6_READ_SLAVE30 "MASTER6_READ_SLAVE30:true"
set MASTER6_READ_SLAVE31 "MASTER6_READ_SLAVE31:true"
set MASTER6_TYPE "MASTER6_TYPE:0"
set MASTER6_WRITE_SLAVE0 "MASTER6_WRITE_SLAVE0:true"
set MASTER6_WRITE_SLAVE1 "MASTER6_WRITE_SLAVE1:true"
set MASTER6_WRITE_SLAVE2 "MASTER6_WRITE_SLAVE2:true"
set MASTER6_WRITE_SLAVE3 "MASTER6_WRITE_SLAVE3:true"
set MASTER6_WRITE_SLAVE4 "MASTER6_WRITE_SLAVE4:true"
set MASTER6_WRITE_SLAVE5 "MASTER6_WRITE_SLAVE5:true"
set MASTER6_WRITE_SLAVE6 "MASTER6_WRITE_SLAVE6:true"
set MASTER6_WRITE_SLAVE7 "MASTER6_WRITE_SLAVE7:true"
set MASTER6_WRITE_SLAVE8 "MASTER6_WRITE_SLAVE8:true"
set MASTER6_WRITE_SLAVE9 "MASTER6_WRITE_SLAVE9:true"
set MASTER6_WRITE_SLAVE10 "MASTER6_WRITE_SLAVE10:true"
set MASTER6_WRITE_SLAVE11 "MASTER6_WRITE_SLAVE11:true"
set MASTER6_WRITE_SLAVE12 "MASTER6_WRITE_SLAVE12:true"
set MASTER6_WRITE_SLAVE13 "MASTER6_WRITE_SLAVE13:true"
set MASTER6_WRITE_SLAVE14 "MASTER6_WRITE_SLAVE14:true"
set MASTER6_WRITE_SLAVE15 "MASTER6_WRITE_SLAVE15:true"
set MASTER6_WRITE_SLAVE16 "MASTER6_WRITE_SLAVE16:true"
set MASTER6_WRITE_SLAVE17 "MASTER6_WRITE_SLAVE17:true"
set MASTER6_WRITE_SLAVE18 "MASTER6_WRITE_SLAVE18:true"
set MASTER6_WRITE_SLAVE19 "MASTER6_WRITE_SLAVE19:true"
set MASTER6_WRITE_SLAVE20 "MASTER6_WRITE_SLAVE20:true"
set MASTER6_WRITE_SLAVE21 "MASTER6_WRITE_SLAVE21:true"
set MASTER6_WRITE_SLAVE22 "MASTER6_WRITE_SLAVE22:true"
set MASTER6_WRITE_SLAVE23 "MASTER6_WRITE_SLAVE23:true"
set MASTER6_WRITE_SLAVE24 "MASTER6_WRITE_SLAVE24:true"
set MASTER6_WRITE_SLAVE25 "MASTER6_WRITE_SLAVE25:true"
set MASTER6_WRITE_SLAVE26 "MASTER6_WRITE_SLAVE26:true"
set MASTER6_WRITE_SLAVE27 "MASTER6_WRITE_SLAVE27:true"
set MASTER6_WRITE_SLAVE28 "MASTER6_WRITE_SLAVE28:true"
set MASTER6_WRITE_SLAVE29 "MASTER6_WRITE_SLAVE29:true"
set MASTER6_WRITE_SLAVE30 "MASTER6_WRITE_SLAVE30:true"
set MASTER6_WRITE_SLAVE31 "MASTER6_WRITE_SLAVE31:true"
set MASTER7_CHAN_RS "MASTER7_CHAN_RS:true"
set MASTER7_CLOCK_DOMAIN_CROSSING "MASTER7_CLOCK_DOMAIN_CROSSING:false"
set MASTER7_DATA_WIDTH "MASTER7_DATA_WIDTH:64"
set MASTER7_DWC_DATA_FIFO_DEPTH "MASTER7_DWC_DATA_FIFO_DEPTH:16"
set MASTER7_READ_INTERLEAVE "MASTER7_READ_INTERLEAVE:false"
set MASTER7_READ_SLAVE0 "MASTER7_READ_SLAVE0:true"
set MASTER7_READ_SLAVE1 "MASTER7_READ_SLAVE1:true"
set MASTER7_READ_SLAVE2 "MASTER7_READ_SLAVE2:true"
set MASTER7_READ_SLAVE3 "MASTER7_READ_SLAVE3:true"
set MASTER7_READ_SLAVE4 "MASTER7_READ_SLAVE4:true"
set MASTER7_READ_SLAVE5 "MASTER7_READ_SLAVE5:true"
set MASTER7_READ_SLAVE6 "MASTER7_READ_SLAVE6:true"
set MASTER7_READ_SLAVE7 "MASTER7_READ_SLAVE7:true"
set MASTER7_READ_SLAVE8 "MASTER7_READ_SLAVE8:true"
set MASTER7_READ_SLAVE9 "MASTER7_READ_SLAVE9:true"
set MASTER7_READ_SLAVE10 "MASTER7_READ_SLAVE10:true"
set MASTER7_READ_SLAVE11 "MASTER7_READ_SLAVE11:true"
set MASTER7_READ_SLAVE12 "MASTER7_READ_SLAVE12:true"
set MASTER7_READ_SLAVE13 "MASTER7_READ_SLAVE13:true"
set MASTER7_READ_SLAVE14 "MASTER7_READ_SLAVE14:true"
set MASTER7_READ_SLAVE15 "MASTER7_READ_SLAVE15:true"
set MASTER7_READ_SLAVE16 "MASTER7_READ_SLAVE16:true"
set MASTER7_READ_SLAVE17 "MASTER7_READ_SLAVE17:true"
set MASTER7_READ_SLAVE18 "MASTER7_READ_SLAVE18:true"
set MASTER7_READ_SLAVE19 "MASTER7_READ_SLAVE19:true"
set MASTER7_READ_SLAVE20 "MASTER7_READ_SLAVE20:true"
set MASTER7_READ_SLAVE21 "MASTER7_READ_SLAVE21:true"
set MASTER7_READ_SLAVE22 "MASTER7_READ_SLAVE22:true"
set MASTER7_READ_SLAVE23 "MASTER7_READ_SLAVE23:true"
set MASTER7_READ_SLAVE24 "MASTER7_READ_SLAVE24:true"
set MASTER7_READ_SLAVE25 "MASTER7_READ_SLAVE25:true"
set MASTER7_READ_SLAVE26 "MASTER7_READ_SLAVE26:true"
set MASTER7_READ_SLAVE27 "MASTER7_READ_SLAVE27:true"
set MASTER7_READ_SLAVE28 "MASTER7_READ_SLAVE28:true"
set MASTER7_READ_SLAVE29 "MASTER7_READ_SLAVE29:true"
set MASTER7_READ_SLAVE30 "MASTER7_READ_SLAVE30:true"
set MASTER7_READ_SLAVE31 "MASTER7_READ_SLAVE31:true"
set MASTER7_TYPE "MASTER7_TYPE:0"
set MASTER7_WRITE_SLAVE0 "MASTER7_WRITE_SLAVE0:true"
set MASTER7_WRITE_SLAVE1 "MASTER7_WRITE_SLAVE1:true"
set MASTER7_WRITE_SLAVE2 "MASTER7_WRITE_SLAVE2:true"
set MASTER7_WRITE_SLAVE3 "MASTER7_WRITE_SLAVE3:true"
set MASTER7_WRITE_SLAVE4 "MASTER7_WRITE_SLAVE4:true"
set MASTER7_WRITE_SLAVE5 "MASTER7_WRITE_SLAVE5:true"
set MASTER7_WRITE_SLAVE6 "MASTER7_WRITE_SLAVE6:true"
set MASTER7_WRITE_SLAVE7 "MASTER7_WRITE_SLAVE7:true"
set MASTER7_WRITE_SLAVE8 "MASTER7_WRITE_SLAVE8:true"
set MASTER7_WRITE_SLAVE9 "MASTER7_WRITE_SLAVE9:true"
set MASTER7_WRITE_SLAVE10 "MASTER7_WRITE_SLAVE10:true"
set MASTER7_WRITE_SLAVE11 "MASTER7_WRITE_SLAVE11:true"
set MASTER7_WRITE_SLAVE12 "MASTER7_WRITE_SLAVE12:true"
set MASTER7_WRITE_SLAVE13 "MASTER7_WRITE_SLAVE13:true"
set MASTER7_WRITE_SLAVE14 "MASTER7_WRITE_SLAVE14:true"
set MASTER7_WRITE_SLAVE15 "MASTER7_WRITE_SLAVE15:true"
set MASTER7_WRITE_SLAVE16 "MASTER7_WRITE_SLAVE16:true"
set MASTER7_WRITE_SLAVE17 "MASTER7_WRITE_SLAVE17:true"
set MASTER7_WRITE_SLAVE18 "MASTER7_WRITE_SLAVE18:true"
set MASTER7_WRITE_SLAVE19 "MASTER7_WRITE_SLAVE19:true"
set MASTER7_WRITE_SLAVE20 "MASTER7_WRITE_SLAVE20:true"
set MASTER7_WRITE_SLAVE21 "MASTER7_WRITE_SLAVE21:true"
set MASTER7_WRITE_SLAVE22 "MASTER7_WRITE_SLAVE22:true"
set MASTER7_WRITE_SLAVE23 "MASTER7_WRITE_SLAVE23:true"
set MASTER7_WRITE_SLAVE24 "MASTER7_WRITE_SLAVE24:true"
set MASTER7_WRITE_SLAVE25 "MASTER7_WRITE_SLAVE25:true"
set MASTER7_WRITE_SLAVE26 "MASTER7_WRITE_SLAVE26:true"
set MASTER7_WRITE_SLAVE27 "MASTER7_WRITE_SLAVE27:true"
set MASTER7_WRITE_SLAVE28 "MASTER7_WRITE_SLAVE28:true"
set MASTER7_WRITE_SLAVE29 "MASTER7_WRITE_SLAVE29:true"
set MASTER7_WRITE_SLAVE30 "MASTER7_WRITE_SLAVE30:true"
set MASTER7_WRITE_SLAVE31 "MASTER7_WRITE_SLAVE31:true"
set MASTER8_CHAN_RS "MASTER8_CHAN_RS:true"
set MASTER8_CLOCK_DOMAIN_CROSSING "MASTER8_CLOCK_DOMAIN_CROSSING:false"
set MASTER8_DATA_WIDTH "MASTER8_DATA_WIDTH:64"
set MASTER8_DWC_DATA_FIFO_DEPTH "MASTER8_DWC_DATA_FIFO_DEPTH:16"
set MASTER8_READ_INTERLEAVE "MASTER8_READ_INTERLEAVE:false"
set MASTER8_READ_SLAVE0 "MASTER8_READ_SLAVE0:true"
set MASTER8_READ_SLAVE1 "MASTER8_READ_SLAVE1:true"
set MASTER8_READ_SLAVE2 "MASTER8_READ_SLAVE2:true"
set MASTER8_READ_SLAVE3 "MASTER8_READ_SLAVE3:true"
set MASTER8_READ_SLAVE4 "MASTER8_READ_SLAVE4:true"
set MASTER8_READ_SLAVE5 "MASTER8_READ_SLAVE5:true"
set MASTER8_READ_SLAVE6 "MASTER8_READ_SLAVE6:true"
set MASTER8_READ_SLAVE7 "MASTER8_READ_SLAVE7:true"
set MASTER8_READ_SLAVE8 "MASTER8_READ_SLAVE8:true"
set MASTER8_READ_SLAVE9 "MASTER8_READ_SLAVE9:true"
set MASTER8_READ_SLAVE10 "MASTER8_READ_SLAVE10:true"
set MASTER8_READ_SLAVE11 "MASTER8_READ_SLAVE11:true"
set MASTER8_READ_SLAVE12 "MASTER8_READ_SLAVE12:true"
set MASTER8_READ_SLAVE13 "MASTER8_READ_SLAVE13:true"
set MASTER8_READ_SLAVE14 "MASTER8_READ_SLAVE14:true"
set MASTER8_READ_SLAVE15 "MASTER8_READ_SLAVE15:true"
set MASTER8_READ_SLAVE16 "MASTER8_READ_SLAVE16:true"
set MASTER8_READ_SLAVE17 "MASTER8_READ_SLAVE17:true"
set MASTER8_READ_SLAVE18 "MASTER8_READ_SLAVE18:true"
set MASTER8_READ_SLAVE19 "MASTER8_READ_SLAVE19:true"
set MASTER8_READ_SLAVE20 "MASTER8_READ_SLAVE20:true"
set MASTER8_READ_SLAVE21 "MASTER8_READ_SLAVE21:true"
set MASTER8_READ_SLAVE22 "MASTER8_READ_SLAVE22:true"
set MASTER8_READ_SLAVE23 "MASTER8_READ_SLAVE23:true"
set MASTER8_READ_SLAVE24 "MASTER8_READ_SLAVE24:true"
set MASTER8_READ_SLAVE25 "MASTER8_READ_SLAVE25:true"
set MASTER8_READ_SLAVE26 "MASTER8_READ_SLAVE26:true"
set MASTER8_READ_SLAVE27 "MASTER8_READ_SLAVE27:true"
set MASTER8_READ_SLAVE28 "MASTER8_READ_SLAVE28:true"
set MASTER8_READ_SLAVE29 "MASTER8_READ_SLAVE29:true"
set MASTER8_READ_SLAVE30 "MASTER8_READ_SLAVE30:true"
set MASTER8_READ_SLAVE31 "MASTER8_READ_SLAVE31:true"
set MASTER8_TYPE "MASTER8_TYPE:0"
set MASTER8_WRITE_SLAVE0 "MASTER8_WRITE_SLAVE0:true"
set MASTER8_WRITE_SLAVE1 "MASTER8_WRITE_SLAVE1:true"
set MASTER8_WRITE_SLAVE2 "MASTER8_WRITE_SLAVE2:true"
set MASTER8_WRITE_SLAVE3 "MASTER8_WRITE_SLAVE3:true"
set MASTER8_WRITE_SLAVE4 "MASTER8_WRITE_SLAVE4:true"
set MASTER8_WRITE_SLAVE5 "MASTER8_WRITE_SLAVE5:true"
set MASTER8_WRITE_SLAVE6 "MASTER8_WRITE_SLAVE6:true"
set MASTER8_WRITE_SLAVE7 "MASTER8_WRITE_SLAVE7:true"
set MASTER8_WRITE_SLAVE8 "MASTER8_WRITE_SLAVE8:true"
set MASTER8_WRITE_SLAVE9 "MASTER8_WRITE_SLAVE9:true"
set MASTER8_WRITE_SLAVE10 "MASTER8_WRITE_SLAVE10:true"
set MASTER8_WRITE_SLAVE11 "MASTER8_WRITE_SLAVE11:true"
set MASTER8_WRITE_SLAVE12 "MASTER8_WRITE_SLAVE12:true"
set MASTER8_WRITE_SLAVE13 "MASTER8_WRITE_SLAVE13:true"
set MASTER8_WRITE_SLAVE14 "MASTER8_WRITE_SLAVE14:true"
set MASTER8_WRITE_SLAVE15 "MASTER8_WRITE_SLAVE15:true"
set MASTER8_WRITE_SLAVE16 "MASTER8_WRITE_SLAVE16:true"
set MASTER8_WRITE_SLAVE17 "MASTER8_WRITE_SLAVE17:true"
set MASTER8_WRITE_SLAVE18 "MASTER8_WRITE_SLAVE18:true"
set MASTER8_WRITE_SLAVE19 "MASTER8_WRITE_SLAVE19:true"
set MASTER8_WRITE_SLAVE20 "MASTER8_WRITE_SLAVE20:true"
set MASTER8_WRITE_SLAVE21 "MASTER8_WRITE_SLAVE21:true"
set MASTER8_WRITE_SLAVE22 "MASTER8_WRITE_SLAVE22:true"
set MASTER8_WRITE_SLAVE23 "MASTER8_WRITE_SLAVE23:true"
set MASTER8_WRITE_SLAVE24 "MASTER8_WRITE_SLAVE24:true"
set MASTER8_WRITE_SLAVE25 "MASTER8_WRITE_SLAVE25:true"
set MASTER8_WRITE_SLAVE26 "MASTER8_WRITE_SLAVE26:true"
set MASTER8_WRITE_SLAVE27 "MASTER8_WRITE_SLAVE27:true"
set MASTER8_WRITE_SLAVE28 "MASTER8_WRITE_SLAVE28:true"
set MASTER8_WRITE_SLAVE29 "MASTER8_WRITE_SLAVE29:true"
set MASTER8_WRITE_SLAVE30 "MASTER8_WRITE_SLAVE30:true"
set MASTER8_WRITE_SLAVE31 "MASTER8_WRITE_SLAVE31:true"
set MASTER9_CHAN_RS "MASTER9_CHAN_RS:true"
set MASTER9_CLOCK_DOMAIN_CROSSING "MASTER9_CLOCK_DOMAIN_CROSSING:false"
set MASTER9_DATA_WIDTH "MASTER9_DATA_WIDTH:64"
set MASTER9_DWC_DATA_FIFO_DEPTH "MASTER9_DWC_DATA_FIFO_DEPTH:16"
set MASTER9_READ_INTERLEAVE "MASTER9_READ_INTERLEAVE:false"
set MASTER9_READ_SLAVE0 "MASTER9_READ_SLAVE0:true"
set MASTER9_READ_SLAVE1 "MASTER9_READ_SLAVE1:true"
set MASTER9_READ_SLAVE2 "MASTER9_READ_SLAVE2:true"
set MASTER9_READ_SLAVE3 "MASTER9_READ_SLAVE3:true"
set MASTER9_READ_SLAVE4 "MASTER9_READ_SLAVE4:true"
set MASTER9_READ_SLAVE5 "MASTER9_READ_SLAVE5:true"
set MASTER9_READ_SLAVE6 "MASTER9_READ_SLAVE6:true"
set MASTER9_READ_SLAVE7 "MASTER9_READ_SLAVE7:true"
set MASTER9_READ_SLAVE8 "MASTER9_READ_SLAVE8:true"
set MASTER9_READ_SLAVE9 "MASTER9_READ_SLAVE9:true"
set MASTER9_READ_SLAVE10 "MASTER9_READ_SLAVE10:true"
set MASTER9_READ_SLAVE11 "MASTER9_READ_SLAVE11:true"
set MASTER9_READ_SLAVE12 "MASTER9_READ_SLAVE12:true"
set MASTER9_READ_SLAVE13 "MASTER9_READ_SLAVE13:true"
set MASTER9_READ_SLAVE14 "MASTER9_READ_SLAVE14:true"
set MASTER9_READ_SLAVE15 "MASTER9_READ_SLAVE15:true"
set MASTER9_READ_SLAVE16 "MASTER9_READ_SLAVE16:true"
set MASTER9_READ_SLAVE17 "MASTER9_READ_SLAVE17:true"
set MASTER9_READ_SLAVE18 "MASTER9_READ_SLAVE18:true"
set MASTER9_READ_SLAVE19 "MASTER9_READ_SLAVE19:true"
set MASTER9_READ_SLAVE20 "MASTER9_READ_SLAVE20:true"
set MASTER9_READ_SLAVE21 "MASTER9_READ_SLAVE21:true"
set MASTER9_READ_SLAVE22 "MASTER9_READ_SLAVE22:true"
set MASTER9_READ_SLAVE23 "MASTER9_READ_SLAVE23:true"
set MASTER9_READ_SLAVE24 "MASTER9_READ_SLAVE24:true"
set MASTER9_READ_SLAVE25 "MASTER9_READ_SLAVE25:true"
set MASTER9_READ_SLAVE26 "MASTER9_READ_SLAVE26:true"
set MASTER9_READ_SLAVE27 "MASTER9_READ_SLAVE27:true"
set MASTER9_READ_SLAVE28 "MASTER9_READ_SLAVE28:true"
set MASTER9_READ_SLAVE29 "MASTER9_READ_SLAVE29:true"
set MASTER9_READ_SLAVE30 "MASTER9_READ_SLAVE30:true"
set MASTER9_READ_SLAVE31 "MASTER9_READ_SLAVE31:true"
set MASTER9_TYPE "MASTER9_TYPE:0"
set MASTER9_WRITE_SLAVE0 "MASTER9_WRITE_SLAVE0:true"
set MASTER9_WRITE_SLAVE1 "MASTER9_WRITE_SLAVE1:true"
set MASTER9_WRITE_SLAVE2 "MASTER9_WRITE_SLAVE2:true"
set MASTER9_WRITE_SLAVE3 "MASTER9_WRITE_SLAVE3:true"
set MASTER9_WRITE_SLAVE4 "MASTER9_WRITE_SLAVE4:true"
set MASTER9_WRITE_SLAVE5 "MASTER9_WRITE_SLAVE5:true"
set MASTER9_WRITE_SLAVE6 "MASTER9_WRITE_SLAVE6:true"
set MASTER9_WRITE_SLAVE7 "MASTER9_WRITE_SLAVE7:true"
set MASTER9_WRITE_SLAVE8 "MASTER9_WRITE_SLAVE8:true"
set MASTER9_WRITE_SLAVE9 "MASTER9_WRITE_SLAVE9:true"
set MASTER9_WRITE_SLAVE10 "MASTER9_WRITE_SLAVE10:true"
set MASTER9_WRITE_SLAVE11 "MASTER9_WRITE_SLAVE11:true"
set MASTER9_WRITE_SLAVE12 "MASTER9_WRITE_SLAVE12:true"
set MASTER9_WRITE_SLAVE13 "MASTER9_WRITE_SLAVE13:true"
set MASTER9_WRITE_SLAVE14 "MASTER9_WRITE_SLAVE14:true"
set MASTER9_WRITE_SLAVE15 "MASTER9_WRITE_SLAVE15:true"
set MASTER9_WRITE_SLAVE16 "MASTER9_WRITE_SLAVE16:true"
set MASTER9_WRITE_SLAVE17 "MASTER9_WRITE_SLAVE17:true"
set MASTER9_WRITE_SLAVE18 "MASTER9_WRITE_SLAVE18:true"
set MASTER9_WRITE_SLAVE19 "MASTER9_WRITE_SLAVE19:true"
set MASTER9_WRITE_SLAVE20 "MASTER9_WRITE_SLAVE20:true"
set MASTER9_WRITE_SLAVE21 "MASTER9_WRITE_SLAVE21:true"
set MASTER9_WRITE_SLAVE22 "MASTER9_WRITE_SLAVE22:true"
set MASTER9_WRITE_SLAVE23 "MASTER9_WRITE_SLAVE23:true"
set MASTER9_WRITE_SLAVE24 "MASTER9_WRITE_SLAVE24:true"
set MASTER9_WRITE_SLAVE25 "MASTER9_WRITE_SLAVE25:true"
set MASTER9_WRITE_SLAVE26 "MASTER9_WRITE_SLAVE26:true"
set MASTER9_WRITE_SLAVE27 "MASTER9_WRITE_SLAVE27:true"
set MASTER9_WRITE_SLAVE28 "MASTER9_WRITE_SLAVE28:true"
set MASTER9_WRITE_SLAVE29 "MASTER9_WRITE_SLAVE29:true"
set MASTER9_WRITE_SLAVE30 "MASTER9_WRITE_SLAVE30:true"
set MASTER9_WRITE_SLAVE31 "MASTER9_WRITE_SLAVE31:true"
set MASTER10_CHAN_RS "MASTER10_CHAN_RS:true"
set MASTER10_CLOCK_DOMAIN_CROSSING "MASTER10_CLOCK_DOMAIN_CROSSING:false"
set MASTER10_DATA_WIDTH "MASTER10_DATA_WIDTH:64"
set MASTER10_DWC_DATA_FIFO_DEPTH "MASTER10_DWC_DATA_FIFO_DEPTH:16"
set MASTER10_READ_INTERLEAVE "MASTER10_READ_INTERLEAVE:false"
set MASTER10_READ_SLAVE0 "MASTER10_READ_SLAVE0:true"
set MASTER10_READ_SLAVE1 "MASTER10_READ_SLAVE1:true"
set MASTER10_READ_SLAVE2 "MASTER10_READ_SLAVE2:true"
set MASTER10_READ_SLAVE3 "MASTER10_READ_SLAVE3:true"
set MASTER10_READ_SLAVE4 "MASTER10_READ_SLAVE4:true"
set MASTER10_READ_SLAVE5 "MASTER10_READ_SLAVE5:true"
set MASTER10_READ_SLAVE6 "MASTER10_READ_SLAVE6:true"
set MASTER10_READ_SLAVE7 "MASTER10_READ_SLAVE7:true"
set MASTER10_READ_SLAVE8 "MASTER10_READ_SLAVE8:true"
set MASTER10_READ_SLAVE9 "MASTER10_READ_SLAVE9:true"
set MASTER10_READ_SLAVE10 "MASTER10_READ_SLAVE10:true"
set MASTER10_READ_SLAVE11 "MASTER10_READ_SLAVE11:true"
set MASTER10_READ_SLAVE12 "MASTER10_READ_SLAVE12:true"
set MASTER10_READ_SLAVE13 "MASTER10_READ_SLAVE13:true"
set MASTER10_READ_SLAVE14 "MASTER10_READ_SLAVE14:true"
set MASTER10_READ_SLAVE15 "MASTER10_READ_SLAVE15:true"
set MASTER10_READ_SLAVE16 "MASTER10_READ_SLAVE16:true"
set MASTER10_READ_SLAVE17 "MASTER10_READ_SLAVE17:true"
set MASTER10_READ_SLAVE18 "MASTER10_READ_SLAVE18:true"
set MASTER10_READ_SLAVE19 "MASTER10_READ_SLAVE19:true"
set MASTER10_READ_SLAVE20 "MASTER10_READ_SLAVE20:true"
set MASTER10_READ_SLAVE21 "MASTER10_READ_SLAVE21:true"
set MASTER10_READ_SLAVE22 "MASTER10_READ_SLAVE22:true"
set MASTER10_READ_SLAVE23 "MASTER10_READ_SLAVE23:true"
set MASTER10_READ_SLAVE24 "MASTER10_READ_SLAVE24:true"
set MASTER10_READ_SLAVE25 "MASTER10_READ_SLAVE25:true"
set MASTER10_READ_SLAVE26 "MASTER10_READ_SLAVE26:true"
set MASTER10_READ_SLAVE27 "MASTER10_READ_SLAVE27:true"
set MASTER10_READ_SLAVE28 "MASTER10_READ_SLAVE28:true"
set MASTER10_READ_SLAVE29 "MASTER10_READ_SLAVE29:true"
set MASTER10_READ_SLAVE30 "MASTER10_READ_SLAVE30:true"
set MASTER10_READ_SLAVE31 "MASTER10_READ_SLAVE31:true"
set MASTER10_TYPE "MASTER10_TYPE:0"
set MASTER10_WRITE_SLAVE0 "MASTER10_WRITE_SLAVE0:true"
set MASTER10_WRITE_SLAVE1 "MASTER10_WRITE_SLAVE1:true"
set MASTER10_WRITE_SLAVE2 "MASTER10_WRITE_SLAVE2:true"
set MASTER10_WRITE_SLAVE3 "MASTER10_WRITE_SLAVE3:true"
set MASTER10_WRITE_SLAVE4 "MASTER10_WRITE_SLAVE4:true"
set MASTER10_WRITE_SLAVE5 "MASTER10_WRITE_SLAVE5:true"
set MASTER10_WRITE_SLAVE6 "MASTER10_WRITE_SLAVE6:true"
set MASTER10_WRITE_SLAVE7 "MASTER10_WRITE_SLAVE7:true"
set MASTER10_WRITE_SLAVE8 "MASTER10_WRITE_SLAVE8:true"
set MASTER10_WRITE_SLAVE9 "MASTER10_WRITE_SLAVE9:true"
set MASTER10_WRITE_SLAVE10 "MASTER10_WRITE_SLAVE10:true"
set MASTER10_WRITE_SLAVE11 "MASTER10_WRITE_SLAVE11:true"
set MASTER10_WRITE_SLAVE12 "MASTER10_WRITE_SLAVE12:true"
set MASTER10_WRITE_SLAVE13 "MASTER10_WRITE_SLAVE13:true"
set MASTER10_WRITE_SLAVE14 "MASTER10_WRITE_SLAVE14:true"
set MASTER10_WRITE_SLAVE15 "MASTER10_WRITE_SLAVE15:true"
set MASTER10_WRITE_SLAVE16 "MASTER10_WRITE_SLAVE16:true"
set MASTER10_WRITE_SLAVE17 "MASTER10_WRITE_SLAVE17:true"
set MASTER10_WRITE_SLAVE18 "MASTER10_WRITE_SLAVE18:true"
set MASTER10_WRITE_SLAVE19 "MASTER10_WRITE_SLAVE19:true"
set MASTER10_WRITE_SLAVE20 "MASTER10_WRITE_SLAVE20:true"
set MASTER10_WRITE_SLAVE21 "MASTER10_WRITE_SLAVE21:true"
set MASTER10_WRITE_SLAVE22 "MASTER10_WRITE_SLAVE22:true"
set MASTER10_WRITE_SLAVE23 "MASTER10_WRITE_SLAVE23:true"
set MASTER10_WRITE_SLAVE24 "MASTER10_WRITE_SLAVE24:true"
set MASTER10_WRITE_SLAVE25 "MASTER10_WRITE_SLAVE25:true"
set MASTER10_WRITE_SLAVE26 "MASTER10_WRITE_SLAVE26:true"
set MASTER10_WRITE_SLAVE27 "MASTER10_WRITE_SLAVE27:true"
set MASTER10_WRITE_SLAVE28 "MASTER10_WRITE_SLAVE28:true"
set MASTER10_WRITE_SLAVE29 "MASTER10_WRITE_SLAVE29:true"
set MASTER10_WRITE_SLAVE30 "MASTER10_WRITE_SLAVE30:true"
set MASTER10_WRITE_SLAVE31 "MASTER10_WRITE_SLAVE31:true"
set MASTER11_CHAN_RS "MASTER11_CHAN_RS:true"
set MASTER11_CLOCK_DOMAIN_CROSSING "MASTER11_CLOCK_DOMAIN_CROSSING:false"
set MASTER11_DATA_WIDTH "MASTER11_DATA_WIDTH:64"
set MASTER11_DWC_DATA_FIFO_DEPTH "MASTER11_DWC_DATA_FIFO_DEPTH:16"
set MASTER11_READ_INTERLEAVE "MASTER11_READ_INTERLEAVE:false"
set MASTER11_READ_SLAVE0 "MASTER11_READ_SLAVE0:true"
set MASTER11_READ_SLAVE1 "MASTER11_READ_SLAVE1:true"
set MASTER11_READ_SLAVE2 "MASTER11_READ_SLAVE2:true"
set MASTER11_READ_SLAVE3 "MASTER11_READ_SLAVE3:true"
set MASTER11_READ_SLAVE4 "MASTER11_READ_SLAVE4:true"
set MASTER11_READ_SLAVE5 "MASTER11_READ_SLAVE5:true"
set MASTER11_READ_SLAVE6 "MASTER11_READ_SLAVE6:true"
set MASTER11_READ_SLAVE7 "MASTER11_READ_SLAVE7:true"
set MASTER11_READ_SLAVE8 "MASTER11_READ_SLAVE8:true"
set MASTER11_READ_SLAVE9 "MASTER11_READ_SLAVE9:true"
set MASTER11_READ_SLAVE10 "MASTER11_READ_SLAVE10:true"
set MASTER11_READ_SLAVE11 "MASTER11_READ_SLAVE11:true"
set MASTER11_READ_SLAVE12 "MASTER11_READ_SLAVE12:true"
set MASTER11_READ_SLAVE13 "MASTER11_READ_SLAVE13:true"
set MASTER11_READ_SLAVE14 "MASTER11_READ_SLAVE14:true"
set MASTER11_READ_SLAVE15 "MASTER11_READ_SLAVE15:true"
set MASTER11_READ_SLAVE16 "MASTER11_READ_SLAVE16:true"
set MASTER11_READ_SLAVE17 "MASTER11_READ_SLAVE17:true"
set MASTER11_READ_SLAVE18 "MASTER11_READ_SLAVE18:true"
set MASTER11_READ_SLAVE19 "MASTER11_READ_SLAVE19:true"
set MASTER11_READ_SLAVE20 "MASTER11_READ_SLAVE20:true"
set MASTER11_READ_SLAVE21 "MASTER11_READ_SLAVE21:true"
set MASTER11_READ_SLAVE22 "MASTER11_READ_SLAVE22:true"
set MASTER11_READ_SLAVE23 "MASTER11_READ_SLAVE23:true"
set MASTER11_READ_SLAVE24 "MASTER11_READ_SLAVE24:true"
set MASTER11_READ_SLAVE25 "MASTER11_READ_SLAVE25:true"
set MASTER11_READ_SLAVE26 "MASTER11_READ_SLAVE26:true"
set MASTER11_READ_SLAVE27 "MASTER11_READ_SLAVE27:true"
set MASTER11_READ_SLAVE28 "MASTER11_READ_SLAVE28:true"
set MASTER11_READ_SLAVE29 "MASTER11_READ_SLAVE29:true"
set MASTER11_READ_SLAVE30 "MASTER11_READ_SLAVE30:true"
set MASTER11_READ_SLAVE31 "MASTER11_READ_SLAVE31:true"
set MASTER11_TYPE "MASTER11_TYPE:0"
set MASTER11_WRITE_SLAVE0 "MASTER11_WRITE_SLAVE0:true"
set MASTER11_WRITE_SLAVE1 "MASTER11_WRITE_SLAVE1:true"
set MASTER11_WRITE_SLAVE2 "MASTER11_WRITE_SLAVE2:true"
set MASTER11_WRITE_SLAVE3 "MASTER11_WRITE_SLAVE3:true"
set MASTER11_WRITE_SLAVE4 "MASTER11_WRITE_SLAVE4:true"
set MASTER11_WRITE_SLAVE5 "MASTER11_WRITE_SLAVE5:true"
set MASTER11_WRITE_SLAVE6 "MASTER11_WRITE_SLAVE6:true"
set MASTER11_WRITE_SLAVE7 "MASTER11_WRITE_SLAVE7:true"
set MASTER11_WRITE_SLAVE8 "MASTER11_WRITE_SLAVE8:true"
set MASTER11_WRITE_SLAVE9 "MASTER11_WRITE_SLAVE9:true"
set MASTER11_WRITE_SLAVE10 "MASTER11_WRITE_SLAVE10:true"
set MASTER11_WRITE_SLAVE11 "MASTER11_WRITE_SLAVE11:true"
set MASTER11_WRITE_SLAVE12 "MASTER11_WRITE_SLAVE12:true"
set MASTER11_WRITE_SLAVE13 "MASTER11_WRITE_SLAVE13:true"
set MASTER11_WRITE_SLAVE14 "MASTER11_WRITE_SLAVE14:true"
set MASTER11_WRITE_SLAVE15 "MASTER11_WRITE_SLAVE15:true"
set MASTER11_WRITE_SLAVE16 "MASTER11_WRITE_SLAVE16:true"
set MASTER11_WRITE_SLAVE17 "MASTER11_WRITE_SLAVE17:true"
set MASTER11_WRITE_SLAVE18 "MASTER11_WRITE_SLAVE18:true"
set MASTER11_WRITE_SLAVE19 "MASTER11_WRITE_SLAVE19:true"
set MASTER11_WRITE_SLAVE20 "MASTER11_WRITE_SLAVE20:true"
set MASTER11_WRITE_SLAVE21 "MASTER11_WRITE_SLAVE21:true"
set MASTER11_WRITE_SLAVE22 "MASTER11_WRITE_SLAVE22:true"
set MASTER11_WRITE_SLAVE23 "MASTER11_WRITE_SLAVE23:true"
set MASTER11_WRITE_SLAVE24 "MASTER11_WRITE_SLAVE24:true"
set MASTER11_WRITE_SLAVE25 "MASTER11_WRITE_SLAVE25:true"
set MASTER11_WRITE_SLAVE26 "MASTER11_WRITE_SLAVE26:true"
set MASTER11_WRITE_SLAVE27 "MASTER11_WRITE_SLAVE27:true"
set MASTER11_WRITE_SLAVE28 "MASTER11_WRITE_SLAVE28:true"
set MASTER11_WRITE_SLAVE29 "MASTER11_WRITE_SLAVE29:true"
set MASTER11_WRITE_SLAVE30 "MASTER11_WRITE_SLAVE30:true"
set MASTER11_WRITE_SLAVE31 "MASTER11_WRITE_SLAVE31:true"
set MASTER12_CHAN_RS "MASTER12_CHAN_RS:true"
set MASTER12_CLOCK_DOMAIN_CROSSING "MASTER12_CLOCK_DOMAIN_CROSSING:false"
set MASTER12_DATA_WIDTH "MASTER12_DATA_WIDTH:64"
set MASTER12_DWC_DATA_FIFO_DEPTH "MASTER12_DWC_DATA_FIFO_DEPTH:16"
set MASTER12_READ_INTERLEAVE "MASTER12_READ_INTERLEAVE:false"
set MASTER12_READ_SLAVE0 "MASTER12_READ_SLAVE0:true"
set MASTER12_READ_SLAVE1 "MASTER12_READ_SLAVE1:true"
set MASTER12_READ_SLAVE2 "MASTER12_READ_SLAVE2:true"
set MASTER12_READ_SLAVE3 "MASTER12_READ_SLAVE3:true"
set MASTER12_READ_SLAVE4 "MASTER12_READ_SLAVE4:true"
set MASTER12_READ_SLAVE5 "MASTER12_READ_SLAVE5:true"
set MASTER12_READ_SLAVE6 "MASTER12_READ_SLAVE6:true"
set MASTER12_READ_SLAVE7 "MASTER12_READ_SLAVE7:true"
set MASTER12_READ_SLAVE8 "MASTER12_READ_SLAVE8:true"
set MASTER12_READ_SLAVE9 "MASTER12_READ_SLAVE9:true"
set MASTER12_READ_SLAVE10 "MASTER12_READ_SLAVE10:true"
set MASTER12_READ_SLAVE11 "MASTER12_READ_SLAVE11:true"
set MASTER12_READ_SLAVE12 "MASTER12_READ_SLAVE12:true"
set MASTER12_READ_SLAVE13 "MASTER12_READ_SLAVE13:true"
set MASTER12_READ_SLAVE14 "MASTER12_READ_SLAVE14:true"
set MASTER12_READ_SLAVE15 "MASTER12_READ_SLAVE15:true"
set MASTER12_READ_SLAVE16 "MASTER12_READ_SLAVE16:true"
set MASTER12_READ_SLAVE17 "MASTER12_READ_SLAVE17:true"
set MASTER12_READ_SLAVE18 "MASTER12_READ_SLAVE18:true"
set MASTER12_READ_SLAVE19 "MASTER12_READ_SLAVE19:true"
set MASTER12_READ_SLAVE20 "MASTER12_READ_SLAVE20:true"
set MASTER12_READ_SLAVE21 "MASTER12_READ_SLAVE21:true"
set MASTER12_READ_SLAVE22 "MASTER12_READ_SLAVE22:true"
set MASTER12_READ_SLAVE23 "MASTER12_READ_SLAVE23:true"
set MASTER12_READ_SLAVE24 "MASTER12_READ_SLAVE24:true"
set MASTER12_READ_SLAVE25 "MASTER12_READ_SLAVE25:true"
set MASTER12_READ_SLAVE26 "MASTER12_READ_SLAVE26:true"
set MASTER12_READ_SLAVE27 "MASTER12_READ_SLAVE27:true"
set MASTER12_READ_SLAVE28 "MASTER12_READ_SLAVE28:true"
set MASTER12_READ_SLAVE29 "MASTER12_READ_SLAVE29:true"
set MASTER12_READ_SLAVE30 "MASTER12_READ_SLAVE30:true"
set MASTER12_READ_SLAVE31 "MASTER12_READ_SLAVE31:true"
set MASTER12_TYPE "MASTER12_TYPE:0"
set MASTER12_WRITE_SLAVE0 "MASTER12_WRITE_SLAVE0:true"
set MASTER12_WRITE_SLAVE1 "MASTER12_WRITE_SLAVE1:true"
set MASTER12_WRITE_SLAVE2 "MASTER12_WRITE_SLAVE2:true"
set MASTER12_WRITE_SLAVE3 "MASTER12_WRITE_SLAVE3:true"
set MASTER12_WRITE_SLAVE4 "MASTER12_WRITE_SLAVE4:true"
set MASTER12_WRITE_SLAVE5 "MASTER12_WRITE_SLAVE5:true"
set MASTER12_WRITE_SLAVE6 "MASTER12_WRITE_SLAVE6:true"
set MASTER12_WRITE_SLAVE7 "MASTER12_WRITE_SLAVE7:true"
set MASTER12_WRITE_SLAVE8 "MASTER12_WRITE_SLAVE8:true"
set MASTER12_WRITE_SLAVE9 "MASTER12_WRITE_SLAVE9:true"
set MASTER12_WRITE_SLAVE10 "MASTER12_WRITE_SLAVE10:true"
set MASTER12_WRITE_SLAVE11 "MASTER12_WRITE_SLAVE11:true"
set MASTER12_WRITE_SLAVE12 "MASTER12_WRITE_SLAVE12:true"
set MASTER12_WRITE_SLAVE13 "MASTER12_WRITE_SLAVE13:true"
set MASTER12_WRITE_SLAVE14 "MASTER12_WRITE_SLAVE14:true"
set MASTER12_WRITE_SLAVE15 "MASTER12_WRITE_SLAVE15:true"
set MASTER12_WRITE_SLAVE16 "MASTER12_WRITE_SLAVE16:true"
set MASTER12_WRITE_SLAVE17 "MASTER12_WRITE_SLAVE17:true"
set MASTER12_WRITE_SLAVE18 "MASTER12_WRITE_SLAVE18:true"
set MASTER12_WRITE_SLAVE19 "MASTER12_WRITE_SLAVE19:true"
set MASTER12_WRITE_SLAVE20 "MASTER12_WRITE_SLAVE20:true"
set MASTER12_WRITE_SLAVE21 "MASTER12_WRITE_SLAVE21:true"
set MASTER12_WRITE_SLAVE22 "MASTER12_WRITE_SLAVE22:true"
set MASTER12_WRITE_SLAVE23 "MASTER12_WRITE_SLAVE23:true"
set MASTER12_WRITE_SLAVE24 "MASTER12_WRITE_SLAVE24:true"
set MASTER12_WRITE_SLAVE25 "MASTER12_WRITE_SLAVE25:true"
set MASTER12_WRITE_SLAVE26 "MASTER12_WRITE_SLAVE26:true"
set MASTER12_WRITE_SLAVE27 "MASTER12_WRITE_SLAVE27:true"
set MASTER12_WRITE_SLAVE28 "MASTER12_WRITE_SLAVE28:true"
set MASTER12_WRITE_SLAVE29 "MASTER12_WRITE_SLAVE29:true"
set MASTER12_WRITE_SLAVE30 "MASTER12_WRITE_SLAVE30:true"
set MASTER12_WRITE_SLAVE31 "MASTER12_WRITE_SLAVE31:true"
set MASTER13_CHAN_RS "MASTER13_CHAN_RS:true"
set MASTER13_CLOCK_DOMAIN_CROSSING "MASTER13_CLOCK_DOMAIN_CROSSING:false"
set MASTER13_DATA_WIDTH "MASTER13_DATA_WIDTH:64"
set MASTER13_DWC_DATA_FIFO_DEPTH "MASTER13_DWC_DATA_FIFO_DEPTH:16"
set MASTER13_READ_INTERLEAVE "MASTER13_READ_INTERLEAVE:false"
set MASTER13_READ_SLAVE0 "MASTER13_READ_SLAVE0:true"
set MASTER13_READ_SLAVE1 "MASTER13_READ_SLAVE1:true"
set MASTER13_READ_SLAVE2 "MASTER13_READ_SLAVE2:true"
set MASTER13_READ_SLAVE3 "MASTER13_READ_SLAVE3:true"
set MASTER13_READ_SLAVE4 "MASTER13_READ_SLAVE4:true"
set MASTER13_READ_SLAVE5 "MASTER13_READ_SLAVE5:true"
set MASTER13_READ_SLAVE6 "MASTER13_READ_SLAVE6:true"
set MASTER13_READ_SLAVE7 "MASTER13_READ_SLAVE7:true"
set MASTER13_READ_SLAVE8 "MASTER13_READ_SLAVE8:true"
set MASTER13_READ_SLAVE9 "MASTER13_READ_SLAVE9:true"
set MASTER13_READ_SLAVE10 "MASTER13_READ_SLAVE10:true"
set MASTER13_READ_SLAVE11 "MASTER13_READ_SLAVE11:true"
set MASTER13_READ_SLAVE12 "MASTER13_READ_SLAVE12:true"
set MASTER13_READ_SLAVE13 "MASTER13_READ_SLAVE13:true"
set MASTER13_READ_SLAVE14 "MASTER13_READ_SLAVE14:true"
set MASTER13_READ_SLAVE15 "MASTER13_READ_SLAVE15:true"
set MASTER13_READ_SLAVE16 "MASTER13_READ_SLAVE16:true"
set MASTER13_READ_SLAVE17 "MASTER13_READ_SLAVE17:true"
set MASTER13_READ_SLAVE18 "MASTER13_READ_SLAVE18:true"
set MASTER13_READ_SLAVE19 "MASTER13_READ_SLAVE19:true"
set MASTER13_READ_SLAVE20 "MASTER13_READ_SLAVE20:true"
set MASTER13_READ_SLAVE21 "MASTER13_READ_SLAVE21:true"
set MASTER13_READ_SLAVE22 "MASTER13_READ_SLAVE22:true"
set MASTER13_READ_SLAVE23 "MASTER13_READ_SLAVE23:true"
set MASTER13_READ_SLAVE24 "MASTER13_READ_SLAVE24:true"
set MASTER13_READ_SLAVE25 "MASTER13_READ_SLAVE25:true"
set MASTER13_READ_SLAVE26 "MASTER13_READ_SLAVE26:true"
set MASTER13_READ_SLAVE27 "MASTER13_READ_SLAVE27:true"
set MASTER13_READ_SLAVE28 "MASTER13_READ_SLAVE28:true"
set MASTER13_READ_SLAVE29 "MASTER13_READ_SLAVE29:true"
set MASTER13_READ_SLAVE30 "MASTER13_READ_SLAVE30:true"
set MASTER13_READ_SLAVE31 "MASTER13_READ_SLAVE31:true"
set MASTER13_TYPE "MASTER13_TYPE:0"
set MASTER13_WRITE_SLAVE0 "MASTER13_WRITE_SLAVE0:true"
set MASTER13_WRITE_SLAVE1 "MASTER13_WRITE_SLAVE1:true"
set MASTER13_WRITE_SLAVE2 "MASTER13_WRITE_SLAVE2:true"
set MASTER13_WRITE_SLAVE3 "MASTER13_WRITE_SLAVE3:true"
set MASTER13_WRITE_SLAVE4 "MASTER13_WRITE_SLAVE4:true"
set MASTER13_WRITE_SLAVE5 "MASTER13_WRITE_SLAVE5:true"
set MASTER13_WRITE_SLAVE6 "MASTER13_WRITE_SLAVE6:true"
set MASTER13_WRITE_SLAVE7 "MASTER13_WRITE_SLAVE7:true"
set MASTER13_WRITE_SLAVE8 "MASTER13_WRITE_SLAVE8:true"
set MASTER13_WRITE_SLAVE9 "MASTER13_WRITE_SLAVE9:true"
set MASTER13_WRITE_SLAVE10 "MASTER13_WRITE_SLAVE10:true"
set MASTER13_WRITE_SLAVE11 "MASTER13_WRITE_SLAVE11:true"
set MASTER13_WRITE_SLAVE12 "MASTER13_WRITE_SLAVE12:true"
set MASTER13_WRITE_SLAVE13 "MASTER13_WRITE_SLAVE13:true"
set MASTER13_WRITE_SLAVE14 "MASTER13_WRITE_SLAVE14:true"
set MASTER13_WRITE_SLAVE15 "MASTER13_WRITE_SLAVE15:true"
set MASTER13_WRITE_SLAVE16 "MASTER13_WRITE_SLAVE16:true"
set MASTER13_WRITE_SLAVE17 "MASTER13_WRITE_SLAVE17:true"
set MASTER13_WRITE_SLAVE18 "MASTER13_WRITE_SLAVE18:true"
set MASTER13_WRITE_SLAVE19 "MASTER13_WRITE_SLAVE19:true"
set MASTER13_WRITE_SLAVE20 "MASTER13_WRITE_SLAVE20:true"
set MASTER13_WRITE_SLAVE21 "MASTER13_WRITE_SLAVE21:true"
set MASTER13_WRITE_SLAVE22 "MASTER13_WRITE_SLAVE22:true"
set MASTER13_WRITE_SLAVE23 "MASTER13_WRITE_SLAVE23:true"
set MASTER13_WRITE_SLAVE24 "MASTER13_WRITE_SLAVE24:true"
set MASTER13_WRITE_SLAVE25 "MASTER13_WRITE_SLAVE25:true"
set MASTER13_WRITE_SLAVE26 "MASTER13_WRITE_SLAVE26:true"
set MASTER13_WRITE_SLAVE27 "MASTER13_WRITE_SLAVE27:true"
set MASTER13_WRITE_SLAVE28 "MASTER13_WRITE_SLAVE28:true"
set MASTER13_WRITE_SLAVE29 "MASTER13_WRITE_SLAVE29:true"
set MASTER13_WRITE_SLAVE30 "MASTER13_WRITE_SLAVE30:true"
set MASTER13_WRITE_SLAVE31 "MASTER13_WRITE_SLAVE31:true"
set MASTER14_CHAN_RS "MASTER14_CHAN_RS:true"
set MASTER14_CLOCK_DOMAIN_CROSSING "MASTER14_CLOCK_DOMAIN_CROSSING:false"
set MASTER14_DATA_WIDTH "MASTER14_DATA_WIDTH:64"
set MASTER14_DWC_DATA_FIFO_DEPTH "MASTER14_DWC_DATA_FIFO_DEPTH:16"
set MASTER14_READ_INTERLEAVE "MASTER14_READ_INTERLEAVE:false"
set MASTER14_READ_SLAVE0 "MASTER14_READ_SLAVE0:true"
set MASTER14_READ_SLAVE1 "MASTER14_READ_SLAVE1:true"
set MASTER14_READ_SLAVE2 "MASTER14_READ_SLAVE2:true"
set MASTER14_READ_SLAVE3 "MASTER14_READ_SLAVE3:true"
set MASTER14_READ_SLAVE4 "MASTER14_READ_SLAVE4:true"
set MASTER14_READ_SLAVE5 "MASTER14_READ_SLAVE5:true"
set MASTER14_READ_SLAVE6 "MASTER14_READ_SLAVE6:true"
set MASTER14_READ_SLAVE7 "MASTER14_READ_SLAVE7:true"
set MASTER14_READ_SLAVE8 "MASTER14_READ_SLAVE8:true"
set MASTER14_READ_SLAVE9 "MASTER14_READ_SLAVE9:true"
set MASTER14_READ_SLAVE10 "MASTER14_READ_SLAVE10:true"
set MASTER14_READ_SLAVE11 "MASTER14_READ_SLAVE11:true"
set MASTER14_READ_SLAVE12 "MASTER14_READ_SLAVE12:true"
set MASTER14_READ_SLAVE13 "MASTER14_READ_SLAVE13:true"
set MASTER14_READ_SLAVE14 "MASTER14_READ_SLAVE14:true"
set MASTER14_READ_SLAVE15 "MASTER14_READ_SLAVE15:true"
set MASTER14_READ_SLAVE16 "MASTER14_READ_SLAVE16:true"
set MASTER14_READ_SLAVE17 "MASTER14_READ_SLAVE17:true"
set MASTER14_READ_SLAVE18 "MASTER14_READ_SLAVE18:true"
set MASTER14_READ_SLAVE19 "MASTER14_READ_SLAVE19:true"
set MASTER14_READ_SLAVE20 "MASTER14_READ_SLAVE20:true"
set MASTER14_READ_SLAVE21 "MASTER14_READ_SLAVE21:true"
set MASTER14_READ_SLAVE22 "MASTER14_READ_SLAVE22:true"
set MASTER14_READ_SLAVE23 "MASTER14_READ_SLAVE23:true"
set MASTER14_READ_SLAVE24 "MASTER14_READ_SLAVE24:true"
set MASTER14_READ_SLAVE25 "MASTER14_READ_SLAVE25:true"
set MASTER14_READ_SLAVE26 "MASTER14_READ_SLAVE26:true"
set MASTER14_READ_SLAVE27 "MASTER14_READ_SLAVE27:true"
set MASTER14_READ_SLAVE28 "MASTER14_READ_SLAVE28:true"
set MASTER14_READ_SLAVE29 "MASTER14_READ_SLAVE29:true"
set MASTER14_READ_SLAVE30 "MASTER14_READ_SLAVE30:true"
set MASTER14_READ_SLAVE31 "MASTER14_READ_SLAVE31:true"
set MASTER14_TYPE "MASTER14_TYPE:0"
set MASTER14_WRITE_SLAVE0 "MASTER14_WRITE_SLAVE0:true"
set MASTER14_WRITE_SLAVE1 "MASTER14_WRITE_SLAVE1:true"
set MASTER14_WRITE_SLAVE2 "MASTER14_WRITE_SLAVE2:true"
set MASTER14_WRITE_SLAVE3 "MASTER14_WRITE_SLAVE3:true"
set MASTER14_WRITE_SLAVE4 "MASTER14_WRITE_SLAVE4:true"
set MASTER14_WRITE_SLAVE5 "MASTER14_WRITE_SLAVE5:true"
set MASTER14_WRITE_SLAVE6 "MASTER14_WRITE_SLAVE6:true"
set MASTER14_WRITE_SLAVE7 "MASTER14_WRITE_SLAVE7:true"
set MASTER14_WRITE_SLAVE8 "MASTER14_WRITE_SLAVE8:true"
set MASTER14_WRITE_SLAVE9 "MASTER14_WRITE_SLAVE9:true"
set MASTER14_WRITE_SLAVE10 "MASTER14_WRITE_SLAVE10:true"
set MASTER14_WRITE_SLAVE11 "MASTER14_WRITE_SLAVE11:true"
set MASTER14_WRITE_SLAVE12 "MASTER14_WRITE_SLAVE12:true"
set MASTER14_WRITE_SLAVE13 "MASTER14_WRITE_SLAVE13:true"
set MASTER14_WRITE_SLAVE14 "MASTER14_WRITE_SLAVE14:true"
set MASTER14_WRITE_SLAVE15 "MASTER14_WRITE_SLAVE15:true"
set MASTER14_WRITE_SLAVE16 "MASTER14_WRITE_SLAVE16:true"
set MASTER14_WRITE_SLAVE17 "MASTER14_WRITE_SLAVE17:true"
set MASTER14_WRITE_SLAVE18 "MASTER14_WRITE_SLAVE18:true"
set MASTER14_WRITE_SLAVE19 "MASTER14_WRITE_SLAVE19:true"
set MASTER14_WRITE_SLAVE20 "MASTER14_WRITE_SLAVE20:true"
set MASTER14_WRITE_SLAVE21 "MASTER14_WRITE_SLAVE21:true"
set MASTER14_WRITE_SLAVE22 "MASTER14_WRITE_SLAVE22:true"
set MASTER14_WRITE_SLAVE23 "MASTER14_WRITE_SLAVE23:true"
set MASTER14_WRITE_SLAVE24 "MASTER14_WRITE_SLAVE24:true"
set MASTER14_WRITE_SLAVE25 "MASTER14_WRITE_SLAVE25:true"
set MASTER14_WRITE_SLAVE26 "MASTER14_WRITE_SLAVE26:true"
set MASTER14_WRITE_SLAVE27 "MASTER14_WRITE_SLAVE27:true"
set MASTER14_WRITE_SLAVE28 "MASTER14_WRITE_SLAVE28:true"
set MASTER14_WRITE_SLAVE29 "MASTER14_WRITE_SLAVE29:true"
set MASTER14_WRITE_SLAVE30 "MASTER14_WRITE_SLAVE30:true"
set MASTER14_WRITE_SLAVE31 "MASTER14_WRITE_SLAVE31:true"
set MASTER15_CHAN_RS "MASTER15_CHAN_RS:true"
set MASTER15_CLOCK_DOMAIN_CROSSING "MASTER15_CLOCK_DOMAIN_CROSSING:false"
set MASTER15_DATA_WIDTH "MASTER15_DATA_WIDTH:64"
set MASTER15_DWC_DATA_FIFO_DEPTH "MASTER15_DWC_DATA_FIFO_DEPTH:16"
set MASTER15_READ_INTERLEAVE "MASTER15_READ_INTERLEAVE:false"
set MASTER15_READ_SLAVE0 "MASTER15_READ_SLAVE0:true"
set MASTER15_READ_SLAVE1 "MASTER15_READ_SLAVE1:true"
set MASTER15_READ_SLAVE2 "MASTER15_READ_SLAVE2:true"
set MASTER15_READ_SLAVE3 "MASTER15_READ_SLAVE3:true"
set MASTER15_READ_SLAVE4 "MASTER15_READ_SLAVE4:true"
set MASTER15_READ_SLAVE5 "MASTER15_READ_SLAVE5:true"
set MASTER15_READ_SLAVE6 "MASTER15_READ_SLAVE6:true"
set MASTER15_READ_SLAVE7 "MASTER15_READ_SLAVE7:true"
set MASTER15_READ_SLAVE8 "MASTER15_READ_SLAVE8:true"
set MASTER15_READ_SLAVE9 "MASTER15_READ_SLAVE9:true"
set MASTER15_READ_SLAVE10 "MASTER15_READ_SLAVE10:true"
set MASTER15_READ_SLAVE11 "MASTER15_READ_SLAVE11:true"
set MASTER15_READ_SLAVE12 "MASTER15_READ_SLAVE12:true"
set MASTER15_READ_SLAVE13 "MASTER15_READ_SLAVE13:true"
set MASTER15_READ_SLAVE14 "MASTER15_READ_SLAVE14:true"
set MASTER15_READ_SLAVE15 "MASTER15_READ_SLAVE15:true"
set MASTER15_READ_SLAVE16 "MASTER15_READ_SLAVE16:true"
set MASTER15_READ_SLAVE17 "MASTER15_READ_SLAVE17:true"
set MASTER15_READ_SLAVE18 "MASTER15_READ_SLAVE18:true"
set MASTER15_READ_SLAVE19 "MASTER15_READ_SLAVE19:true"
set MASTER15_READ_SLAVE20 "MASTER15_READ_SLAVE20:true"
set MASTER15_READ_SLAVE21 "MASTER15_READ_SLAVE21:true"
set MASTER15_READ_SLAVE22 "MASTER15_READ_SLAVE22:true"
set MASTER15_READ_SLAVE23 "MASTER15_READ_SLAVE23:true"
set MASTER15_READ_SLAVE24 "MASTER15_READ_SLAVE24:true"
set MASTER15_READ_SLAVE25 "MASTER15_READ_SLAVE25:true"
set MASTER15_READ_SLAVE26 "MASTER15_READ_SLAVE26:true"
set MASTER15_READ_SLAVE27 "MASTER15_READ_SLAVE27:true"
set MASTER15_READ_SLAVE28 "MASTER15_READ_SLAVE28:true"
set MASTER15_READ_SLAVE29 "MASTER15_READ_SLAVE29:true"
set MASTER15_READ_SLAVE30 "MASTER15_READ_SLAVE30:true"
set MASTER15_READ_SLAVE31 "MASTER15_READ_SLAVE31:true"
set MASTER15_TYPE "MASTER15_TYPE:0"
set MASTER15_WRITE_SLAVE0 "MASTER15_WRITE_SLAVE0:true"
set MASTER15_WRITE_SLAVE1 "MASTER15_WRITE_SLAVE1:true"
set MASTER15_WRITE_SLAVE2 "MASTER15_WRITE_SLAVE2:true"
set MASTER15_WRITE_SLAVE3 "MASTER15_WRITE_SLAVE3:true"
set MASTER15_WRITE_SLAVE4 "MASTER15_WRITE_SLAVE4:true"
set MASTER15_WRITE_SLAVE5 "MASTER15_WRITE_SLAVE5:true"
set MASTER15_WRITE_SLAVE6 "MASTER15_WRITE_SLAVE6:true"
set MASTER15_WRITE_SLAVE7 "MASTER15_WRITE_SLAVE7:true"
set MASTER15_WRITE_SLAVE8 "MASTER15_WRITE_SLAVE8:true"
set MASTER15_WRITE_SLAVE9 "MASTER15_WRITE_SLAVE9:true"
set MASTER15_WRITE_SLAVE10 "MASTER15_WRITE_SLAVE10:true"
set MASTER15_WRITE_SLAVE11 "MASTER15_WRITE_SLAVE11:true"
set MASTER15_WRITE_SLAVE12 "MASTER15_WRITE_SLAVE12:true"
set MASTER15_WRITE_SLAVE13 "MASTER15_WRITE_SLAVE13:true"
set MASTER15_WRITE_SLAVE14 "MASTER15_WRITE_SLAVE14:true"
set MASTER15_WRITE_SLAVE15 "MASTER15_WRITE_SLAVE15:true"
set MASTER15_WRITE_SLAVE16 "MASTER15_WRITE_SLAVE16:true"
set MASTER15_WRITE_SLAVE17 "MASTER15_WRITE_SLAVE17:true"
set MASTER15_WRITE_SLAVE18 "MASTER15_WRITE_SLAVE18:true"
set MASTER15_WRITE_SLAVE19 "MASTER15_WRITE_SLAVE19:true"
set MASTER15_WRITE_SLAVE20 "MASTER15_WRITE_SLAVE20:true"
set MASTER15_WRITE_SLAVE21 "MASTER15_WRITE_SLAVE21:true"
set MASTER15_WRITE_SLAVE22 "MASTER15_WRITE_SLAVE22:true"
set MASTER15_WRITE_SLAVE23 "MASTER15_WRITE_SLAVE23:true"
set MASTER15_WRITE_SLAVE24 "MASTER15_WRITE_SLAVE24:true"
set MASTER15_WRITE_SLAVE25 "MASTER15_WRITE_SLAVE25:true"
set MASTER15_WRITE_SLAVE26 "MASTER15_WRITE_SLAVE26:true"
set MASTER15_WRITE_SLAVE27 "MASTER15_WRITE_SLAVE27:true"
set MASTER15_WRITE_SLAVE28 "MASTER15_WRITE_SLAVE28:true"
set MASTER15_WRITE_SLAVE29 "MASTER15_WRITE_SLAVE29:true"
set MASTER15_WRITE_SLAVE30 "MASTER15_WRITE_SLAVE30:true"
set MASTER15_WRITE_SLAVE31 "MASTER15_WRITE_SLAVE31:true"
set NUM_MASTERS "NUM_MASTERS:1"
set NUM_MASTERS_WIDTH "NUM_MASTERS_WIDTH:1"
set NUM_SLAVES "NUM_SLAVES:1"
set NUM_THREADS "NUM_THREADS:4"
set OPEN_TRANS_MAX "OPEN_TRANS_MAX:8"
set OPTIMIZATION "OPTIMIZATION:1"
set RD_ARB_EN "RD_ARB_EN:false"
set SLAVE0_CHAN_RS "SLAVE0_CHAN_RS:true"
set SLAVE0_CLOCK_DOMAIN_CROSSING "SLAVE0_CLOCK_DOMAIN_CROSSING:false"
set SLAVE0_DATA_WIDTH "SLAVE0_DATA_WIDTH:64"
set SLAVE0_DWC_DATA_FIFO_DEPTH "SLAVE0_DWC_DATA_FIFO_DEPTH:16"
set SLAVE0_END_ADDR "SLAVE0_END_ADDR:0xbfffffff"
set SLAVE0_END_ADDR_UPPER "SLAVE0_END_ADDR_UPPER:0x2f"
set SLAVE0_READ_INTERLEAVE "SLAVE0_READ_INTERLEAVE:false"
set SLAVE0_START_ADDR "SLAVE0_START_ADDR:0x0"
set SLAVE0_START_ADDR_UPPER "SLAVE0_START_ADDR_UPPER:0x20"
set SLAVE0_TYPE "SLAVE0_TYPE:0"
set SLAVE1_CHAN_RS "SLAVE1_CHAN_RS:true"
set SLAVE1_CLOCK_DOMAIN_CROSSING "SLAVE1_CLOCK_DOMAIN_CROSSING:false"
set SLAVE1_DATA_WIDTH "SLAVE1_DATA_WIDTH:64"
set SLAVE1_DWC_DATA_FIFO_DEPTH "SLAVE1_DWC_DATA_FIFO_DEPTH:16"
set SLAVE1_END_ADDR "SLAVE1_END_ADDR:0x8fffffff"
set SLAVE1_END_ADDR_UPPER "SLAVE1_END_ADDR_UPPER:0x0"
set SLAVE1_READ_INTERLEAVE "SLAVE1_READ_INTERLEAVE:false"
set SLAVE1_START_ADDR "SLAVE1_START_ADDR:0x80000000"
set SLAVE1_START_ADDR_UPPER "SLAVE1_START_ADDR_UPPER:0x0"
set SLAVE1_TYPE "SLAVE1_TYPE:0"
set SLAVE2_CHAN_RS "SLAVE2_CHAN_RS:true"
set SLAVE2_CLOCK_DOMAIN_CROSSING "SLAVE2_CLOCK_DOMAIN_CROSSING:false"
set SLAVE2_DATA_WIDTH "SLAVE2_DATA_WIDTH:64"
set SLAVE2_DWC_DATA_FIFO_DEPTH "SLAVE2_DWC_DATA_FIFO_DEPTH:16"
set SLAVE2_END_ADDR "SLAVE2_END_ADDR:0x17ffffff"
set SLAVE2_END_ADDR_UPPER "SLAVE2_END_ADDR_UPPER:0x0"
set SLAVE2_READ_INTERLEAVE "SLAVE2_READ_INTERLEAVE:false"
set SLAVE2_START_ADDR "SLAVE2_START_ADDR:0x10000000"
set SLAVE2_START_ADDR_UPPER "SLAVE2_START_ADDR_UPPER:0x0"
set SLAVE2_TYPE "SLAVE2_TYPE:0"
set SLAVE3_CHAN_RS "SLAVE3_CHAN_RS:true"
set SLAVE3_CLOCK_DOMAIN_CROSSING "SLAVE3_CLOCK_DOMAIN_CROSSING:false"
set SLAVE3_DATA_WIDTH "SLAVE3_DATA_WIDTH:64"
set SLAVE3_DWC_DATA_FIFO_DEPTH "SLAVE3_DWC_DATA_FIFO_DEPTH:16"
set SLAVE3_END_ADDR "SLAVE3_END_ADDR:0x1fffffff"
set SLAVE3_END_ADDR_UPPER "SLAVE3_END_ADDR_UPPER:0x0"
set SLAVE3_READ_INTERLEAVE "SLAVE3_READ_INTERLEAVE:false"
set SLAVE3_START_ADDR "SLAVE3_START_ADDR:0x18000000"
set SLAVE3_START_ADDR_UPPER "SLAVE3_START_ADDR_UPPER:0x0"
set SLAVE3_TYPE "SLAVE3_TYPE:0"
set SLAVE4_CHAN_RS "SLAVE4_CHAN_RS:true"
set SLAVE4_CLOCK_DOMAIN_CROSSING "SLAVE4_CLOCK_DOMAIN_CROSSING:false"
set SLAVE4_DATA_WIDTH "SLAVE4_DATA_WIDTH:64"
set SLAVE4_DWC_DATA_FIFO_DEPTH "SLAVE4_DWC_DATA_FIFO_DEPTH:16"
set SLAVE4_END_ADDR "SLAVE4_END_ADDR:0x27ffffff"
set SLAVE4_END_ADDR_UPPER "SLAVE4_END_ADDR_UPPER:0x0"
set SLAVE4_READ_INTERLEAVE "SLAVE4_READ_INTERLEAVE:false"
set SLAVE4_START_ADDR "SLAVE4_START_ADDR:0x20000000"
set SLAVE4_START_ADDR_UPPER "SLAVE4_START_ADDR_UPPER:0x0"
set SLAVE4_TYPE "SLAVE4_TYPE:0"
set SLAVE5_CHAN_RS "SLAVE5_CHAN_RS:true"
set SLAVE5_CLOCK_DOMAIN_CROSSING "SLAVE5_CLOCK_DOMAIN_CROSSING:false"
set SLAVE5_DATA_WIDTH "SLAVE5_DATA_WIDTH:64"
set SLAVE5_DWC_DATA_FIFO_DEPTH "SLAVE5_DWC_DATA_FIFO_DEPTH:16"
set SLAVE5_END_ADDR "SLAVE5_END_ADDR:0x2fffffff"
set SLAVE5_END_ADDR_UPPER "SLAVE5_END_ADDR_UPPER:0x0"
set SLAVE5_READ_INTERLEAVE "SLAVE5_READ_INTERLEAVE:false"
set SLAVE5_START_ADDR "SLAVE5_START_ADDR:0x28000000"
set SLAVE5_START_ADDR_UPPER "SLAVE5_START_ADDR_UPPER:0x0"
set SLAVE5_TYPE "SLAVE5_TYPE:0"
set SLAVE6_CHAN_RS "SLAVE6_CHAN_RS:true"
set SLAVE6_CLOCK_DOMAIN_CROSSING "SLAVE6_CLOCK_DOMAIN_CROSSING:false"
set SLAVE6_DATA_WIDTH "SLAVE6_DATA_WIDTH:64"
set SLAVE6_DWC_DATA_FIFO_DEPTH "SLAVE6_DWC_DATA_FIFO_DEPTH:16"
set SLAVE6_END_ADDR "SLAVE6_END_ADDR:0x37ffffff"
set SLAVE6_END_ADDR_UPPER "SLAVE6_END_ADDR_UPPER:0x0"
set SLAVE6_READ_INTERLEAVE "SLAVE6_READ_INTERLEAVE:false"
set SLAVE6_START_ADDR "SLAVE6_START_ADDR:0x30000000"
set SLAVE6_START_ADDR_UPPER "SLAVE6_START_ADDR_UPPER:0x0"
set SLAVE6_TYPE "SLAVE6_TYPE:0"
set SLAVE7_CHAN_RS "SLAVE7_CHAN_RS:true"
set SLAVE7_CLOCK_DOMAIN_CROSSING "SLAVE7_CLOCK_DOMAIN_CROSSING:false"
set SLAVE7_DATA_WIDTH "SLAVE7_DATA_WIDTH:64"
set SLAVE7_DWC_DATA_FIFO_DEPTH "SLAVE7_DWC_DATA_FIFO_DEPTH:16"
set SLAVE7_END_ADDR "SLAVE7_END_ADDR:0x3fffffff"
set SLAVE7_END_ADDR_UPPER "SLAVE7_END_ADDR_UPPER:0x0"
set SLAVE7_READ_INTERLEAVE "SLAVE7_READ_INTERLEAVE:false"
set SLAVE7_START_ADDR "SLAVE7_START_ADDR:0x38000000"
set SLAVE7_START_ADDR_UPPER "SLAVE7_START_ADDR_UPPER:0x0"
set SLAVE7_TYPE "SLAVE7_TYPE:0"
set SLAVE8_CHAN_RS "SLAVE8_CHAN_RS:true"
set SLAVE8_CLOCK_DOMAIN_CROSSING "SLAVE8_CLOCK_DOMAIN_CROSSING:false"
set SLAVE8_DATA_WIDTH "SLAVE8_DATA_WIDTH:64"
set SLAVE8_DWC_DATA_FIFO_DEPTH "SLAVE8_DWC_DATA_FIFO_DEPTH:16"
set SLAVE8_END_ADDR "SLAVE8_END_ADDR:0x47ffffff"
set SLAVE8_END_ADDR_UPPER "SLAVE8_END_ADDR_UPPER:0x0"
set SLAVE8_READ_INTERLEAVE "SLAVE8_READ_INTERLEAVE:false"
set SLAVE8_START_ADDR "SLAVE8_START_ADDR:0x40000000"
set SLAVE8_START_ADDR_UPPER "SLAVE8_START_ADDR_UPPER:0x0"
set SLAVE8_TYPE "SLAVE8_TYPE:0"
set SLAVE9_CHAN_RS "SLAVE9_CHAN_RS:true"
set SLAVE9_CLOCK_DOMAIN_CROSSING "SLAVE9_CLOCK_DOMAIN_CROSSING:false"
set SLAVE9_DATA_WIDTH "SLAVE9_DATA_WIDTH:64"
set SLAVE9_DWC_DATA_FIFO_DEPTH "SLAVE9_DWC_DATA_FIFO_DEPTH:16"
set SLAVE9_END_ADDR "SLAVE9_END_ADDR:0x4fffffff"
set SLAVE9_END_ADDR_UPPER "SLAVE9_END_ADDR_UPPER:0x0"
set SLAVE9_READ_INTERLEAVE "SLAVE9_READ_INTERLEAVE:false"
set SLAVE9_START_ADDR "SLAVE9_START_ADDR:0x48000000"
set SLAVE9_START_ADDR_UPPER "SLAVE9_START_ADDR_UPPER:0x0"
set SLAVE9_TYPE "SLAVE9_TYPE:0"
set SLAVE10_CHAN_RS "SLAVE10_CHAN_RS:true"
set SLAVE10_CLOCK_DOMAIN_CROSSING "SLAVE10_CLOCK_DOMAIN_CROSSING:false"
set SLAVE10_DATA_WIDTH "SLAVE10_DATA_WIDTH:64"
set SLAVE10_DWC_DATA_FIFO_DEPTH "SLAVE10_DWC_DATA_FIFO_DEPTH:16"
set SLAVE10_END_ADDR "SLAVE10_END_ADDR:0x57ffffff"
set SLAVE10_END_ADDR_UPPER "SLAVE10_END_ADDR_UPPER:0x0"
set SLAVE10_READ_INTERLEAVE "SLAVE10_READ_INTERLEAVE:false"
set SLAVE10_START_ADDR "SLAVE10_START_ADDR:0x50000000"
set SLAVE10_START_ADDR_UPPER "SLAVE10_START_ADDR_UPPER:0x0"
set SLAVE10_TYPE "SLAVE10_TYPE:0"
set SLAVE11_CHAN_RS "SLAVE11_CHAN_RS:true"
set SLAVE11_CLOCK_DOMAIN_CROSSING "SLAVE11_CLOCK_DOMAIN_CROSSING:false"
set SLAVE11_DATA_WIDTH "SLAVE11_DATA_WIDTH:64"
set SLAVE11_DWC_DATA_FIFO_DEPTH "SLAVE11_DWC_DATA_FIFO_DEPTH:16"
set SLAVE11_END_ADDR "SLAVE11_END_ADDR:0x5fffffff"
set SLAVE11_END_ADDR_UPPER "SLAVE11_END_ADDR_UPPER:0x0"
set SLAVE11_READ_INTERLEAVE "SLAVE11_READ_INTERLEAVE:false"
set SLAVE11_START_ADDR "SLAVE11_START_ADDR:0x58000000"
set SLAVE11_START_ADDR_UPPER "SLAVE11_START_ADDR_UPPER:0x0"
set SLAVE11_TYPE "SLAVE11_TYPE:0"
set SLAVE12_CHAN_RS "SLAVE12_CHAN_RS:true"
set SLAVE12_CLOCK_DOMAIN_CROSSING "SLAVE12_CLOCK_DOMAIN_CROSSING:false"
set SLAVE12_DATA_WIDTH "SLAVE12_DATA_WIDTH:64"
set SLAVE12_DWC_DATA_FIFO_DEPTH "SLAVE12_DWC_DATA_FIFO_DEPTH:16"
set SLAVE12_END_ADDR "SLAVE12_END_ADDR:0x902fffff"
set SLAVE12_END_ADDR_UPPER "SLAVE12_END_ADDR_UPPER:0x0"
set SLAVE12_READ_INTERLEAVE "SLAVE12_READ_INTERLEAVE:false"
set SLAVE12_START_ADDR "SLAVE12_START_ADDR:0x90000000"
set SLAVE12_START_ADDR_UPPER "SLAVE12_START_ADDR_UPPER:0x0"
set SLAVE12_TYPE "SLAVE12_TYPE:0"
set SLAVE13_CHAN_RS "SLAVE13_CHAN_RS:true"
set SLAVE13_CLOCK_DOMAIN_CROSSING "SLAVE13_CLOCK_DOMAIN_CROSSING:false"
set SLAVE13_DATA_WIDTH "SLAVE13_DATA_WIDTH:64"
set SLAVE13_DWC_DATA_FIFO_DEPTH "SLAVE13_DWC_DATA_FIFO_DEPTH:16"
set SLAVE13_END_ADDR "SLAVE13_END_ADDR:0x905fffff"
set SLAVE13_END_ADDR_UPPER "SLAVE13_END_ADDR_UPPER:0x0"
set SLAVE13_READ_INTERLEAVE "SLAVE13_READ_INTERLEAVE:false"
set SLAVE13_START_ADDR "SLAVE13_START_ADDR:0x90300000"
set SLAVE13_START_ADDR_UPPER "SLAVE13_START_ADDR_UPPER:0x0"
set SLAVE13_TYPE "SLAVE13_TYPE:0"
set SLAVE14_CHAN_RS "SLAVE14_CHAN_RS:true"
set SLAVE14_CLOCK_DOMAIN_CROSSING "SLAVE14_CLOCK_DOMAIN_CROSSING:false"
set SLAVE14_DATA_WIDTH "SLAVE14_DATA_WIDTH:64"
set SLAVE14_DWC_DATA_FIFO_DEPTH "SLAVE14_DWC_DATA_FIFO_DEPTH:16"
set SLAVE14_END_ADDR "SLAVE14_END_ADDR:0x908fffff"
set SLAVE14_END_ADDR_UPPER "SLAVE14_END_ADDR_UPPER:0x0"
set SLAVE14_READ_INTERLEAVE "SLAVE14_READ_INTERLEAVE:false"
set SLAVE14_START_ADDR "SLAVE14_START_ADDR:0x90600000"
set SLAVE14_START_ADDR_UPPER "SLAVE14_START_ADDR_UPPER:0x0"
set SLAVE14_TYPE "SLAVE14_TYPE:0"
set SLAVE15_CHAN_RS "SLAVE15_CHAN_RS:true"
set SLAVE15_CLOCK_DOMAIN_CROSSING "SLAVE15_CLOCK_DOMAIN_CROSSING:false"
set SLAVE15_DATA_WIDTH "SLAVE15_DATA_WIDTH:64"
set SLAVE15_DWC_DATA_FIFO_DEPTH "SLAVE15_DWC_DATA_FIFO_DEPTH:16"
set SLAVE15_END_ADDR "SLAVE15_END_ADDR:0x90bfffff"
set SLAVE15_END_ADDR_UPPER "SLAVE15_END_ADDR_UPPER:0x0"
set SLAVE15_READ_INTERLEAVE "SLAVE15_READ_INTERLEAVE:false"
set SLAVE15_START_ADDR "SLAVE15_START_ADDR:0x90900000"
set SLAVE15_START_ADDR_UPPER "SLAVE15_START_ADDR_UPPER:0x0"
set SLAVE15_TYPE "SLAVE15_TYPE:0"
set SLAVE16_CHAN_RS "SLAVE16_CHAN_RS:true"
set SLAVE16_CLOCK_DOMAIN_CROSSING "SLAVE16_CLOCK_DOMAIN_CROSSING:false"
set SLAVE16_DATA_WIDTH "SLAVE16_DATA_WIDTH:64"
set SLAVE16_DWC_DATA_FIFO_DEPTH "SLAVE16_DWC_DATA_FIFO_DEPTH:16"
set SLAVE16_END_ADDR "SLAVE16_END_ADDR:0x90efffff"
set SLAVE16_END_ADDR_UPPER "SLAVE16_END_ADDR_UPPER:0x0"
set SLAVE16_READ_INTERLEAVE "SLAVE16_READ_INTERLEAVE:false"
set SLAVE16_START_ADDR "SLAVE16_START_ADDR:0x90c00000"
set SLAVE16_START_ADDR_UPPER "SLAVE16_START_ADDR_UPPER:0x0"
set SLAVE16_TYPE "SLAVE16_TYPE:0"
set SLAVE17_CHAN_RS "SLAVE17_CHAN_RS:true"
set SLAVE17_CLOCK_DOMAIN_CROSSING "SLAVE17_CLOCK_DOMAIN_CROSSING:false"
set SLAVE17_DATA_WIDTH "SLAVE17_DATA_WIDTH:64"
set SLAVE17_DWC_DATA_FIFO_DEPTH "SLAVE17_DWC_DATA_FIFO_DEPTH:16"
set SLAVE17_END_ADDR "SLAVE17_END_ADDR:0x911fffff"
set SLAVE17_END_ADDR_UPPER "SLAVE17_END_ADDR_UPPER:0x0"
set SLAVE17_READ_INTERLEAVE "SLAVE17_READ_INTERLEAVE:false"
set SLAVE17_START_ADDR "SLAVE17_START_ADDR:0x90f00000"
set SLAVE17_START_ADDR_UPPER "SLAVE17_START_ADDR_UPPER:0x0"
set SLAVE17_TYPE "SLAVE17_TYPE:0"
set SLAVE18_CHAN_RS "SLAVE18_CHAN_RS:true"
set SLAVE18_CLOCK_DOMAIN_CROSSING "SLAVE18_CLOCK_DOMAIN_CROSSING:false"
set SLAVE18_DATA_WIDTH "SLAVE18_DATA_WIDTH:64"
set SLAVE18_DWC_DATA_FIFO_DEPTH "SLAVE18_DWC_DATA_FIFO_DEPTH:16"
set SLAVE18_END_ADDR "SLAVE18_END_ADDR:0x914fffff"
set SLAVE18_END_ADDR_UPPER "SLAVE18_END_ADDR_UPPER:0x0"
set SLAVE18_READ_INTERLEAVE "SLAVE18_READ_INTERLEAVE:false"
set SLAVE18_START_ADDR "SLAVE18_START_ADDR:0x91200000"
set SLAVE18_START_ADDR_UPPER "SLAVE18_START_ADDR_UPPER:0x0"
set SLAVE18_TYPE "SLAVE18_TYPE:0"
set SLAVE19_CHAN_RS "SLAVE19_CHAN_RS:true"
set SLAVE19_CLOCK_DOMAIN_CROSSING "SLAVE19_CLOCK_DOMAIN_CROSSING:false"
set SLAVE19_DATA_WIDTH "SLAVE19_DATA_WIDTH:64"
set SLAVE19_DWC_DATA_FIFO_DEPTH "SLAVE19_DWC_DATA_FIFO_DEPTH:16"
set SLAVE19_END_ADDR "SLAVE19_END_ADDR:0x917fffff"
set SLAVE19_END_ADDR_UPPER "SLAVE19_END_ADDR_UPPER:0x0"
set SLAVE19_READ_INTERLEAVE "SLAVE19_READ_INTERLEAVE:false"
set SLAVE19_START_ADDR "SLAVE19_START_ADDR:0x91500000"
set SLAVE19_START_ADDR_UPPER "SLAVE19_START_ADDR_UPPER:0x0"
set SLAVE19_TYPE "SLAVE19_TYPE:0"
set SLAVE20_CHAN_RS "SLAVE20_CHAN_RS:true"
set SLAVE20_CLOCK_DOMAIN_CROSSING "SLAVE20_CLOCK_DOMAIN_CROSSING:false"
set SLAVE20_DATA_WIDTH "SLAVE20_DATA_WIDTH:64"
set SLAVE20_DWC_DATA_FIFO_DEPTH "SLAVE20_DWC_DATA_FIFO_DEPTH:16"
set SLAVE20_END_ADDR "SLAVE20_END_ADDR:0x91afffff"
set SLAVE20_END_ADDR_UPPER "SLAVE20_END_ADDR_UPPER:0x0"
set SLAVE20_READ_INTERLEAVE "SLAVE20_READ_INTERLEAVE:false"
set SLAVE20_START_ADDR "SLAVE20_START_ADDR:0x91800000"
set SLAVE20_START_ADDR_UPPER "SLAVE20_START_ADDR_UPPER:0x0"
set SLAVE20_TYPE "SLAVE20_TYPE:0"
set SLAVE21_CHAN_RS "SLAVE21_CHAN_RS:true"
set SLAVE21_CLOCK_DOMAIN_CROSSING "SLAVE21_CLOCK_DOMAIN_CROSSING:false"
set SLAVE21_DATA_WIDTH "SLAVE21_DATA_WIDTH:64"
set SLAVE21_DWC_DATA_FIFO_DEPTH "SLAVE21_DWC_DATA_FIFO_DEPTH:16"
set SLAVE21_END_ADDR "SLAVE21_END_ADDR:0x91dfffff"
set SLAVE21_END_ADDR_UPPER "SLAVE21_END_ADDR_UPPER:0x0"
set SLAVE21_READ_INTERLEAVE "SLAVE21_READ_INTERLEAVE:false"
set SLAVE21_START_ADDR "SLAVE21_START_ADDR:0x91b00000"
set SLAVE21_START_ADDR_UPPER "SLAVE21_START_ADDR_UPPER:0x0"
set SLAVE21_TYPE "SLAVE21_TYPE:0"
set SLAVE22_CHAN_RS "SLAVE22_CHAN_RS:true"
set SLAVE22_CLOCK_DOMAIN_CROSSING "SLAVE22_CLOCK_DOMAIN_CROSSING:false"
set SLAVE22_DATA_WIDTH "SLAVE22_DATA_WIDTH:64"
set SLAVE22_DWC_DATA_FIFO_DEPTH "SLAVE22_DWC_DATA_FIFO_DEPTH:16"
set SLAVE22_END_ADDR "SLAVE22_END_ADDR:0x920fffff"
set SLAVE22_END_ADDR_UPPER "SLAVE22_END_ADDR_UPPER:0x0"
set SLAVE22_READ_INTERLEAVE "SLAVE22_READ_INTERLEAVE:false"
set SLAVE22_START_ADDR "SLAVE22_START_ADDR:0x91e00000"
set SLAVE22_START_ADDR_UPPER "SLAVE22_START_ADDR_UPPER:0x0"
set SLAVE22_TYPE "SLAVE22_TYPE:0"
set SLAVE23_CHAN_RS "SLAVE23_CHAN_RS:true"
set SLAVE23_CLOCK_DOMAIN_CROSSING "SLAVE23_CLOCK_DOMAIN_CROSSING:false"
set SLAVE23_DATA_WIDTH "SLAVE23_DATA_WIDTH:64"
set SLAVE23_DWC_DATA_FIFO_DEPTH "SLAVE23_DWC_DATA_FIFO_DEPTH:16"
set SLAVE23_END_ADDR "SLAVE23_END_ADDR:0x923fffff"
set SLAVE23_END_ADDR_UPPER "SLAVE23_END_ADDR_UPPER:0x0"
set SLAVE23_READ_INTERLEAVE "SLAVE23_READ_INTERLEAVE:false"
set SLAVE23_START_ADDR "SLAVE23_START_ADDR:0x92100000"
set SLAVE23_START_ADDR_UPPER "SLAVE23_START_ADDR_UPPER:0x0"
set SLAVE23_TYPE "SLAVE23_TYPE:0"
set SLAVE24_CHAN_RS "SLAVE24_CHAN_RS:true"
set SLAVE24_CLOCK_DOMAIN_CROSSING "SLAVE24_CLOCK_DOMAIN_CROSSING:false"
set SLAVE24_DATA_WIDTH "SLAVE24_DATA_WIDTH:64"
set SLAVE24_DWC_DATA_FIFO_DEPTH "SLAVE24_DWC_DATA_FIFO_DEPTH:16"
set SLAVE24_END_ADDR "SLAVE24_END_ADDR:0x926fffff"
set SLAVE24_END_ADDR_UPPER "SLAVE24_END_ADDR_UPPER:0x0"
set SLAVE24_READ_INTERLEAVE "SLAVE24_READ_INTERLEAVE:false"
set SLAVE24_START_ADDR "SLAVE24_START_ADDR:0x92400000"
set SLAVE24_START_ADDR_UPPER "SLAVE24_START_ADDR_UPPER:0x0"
set SLAVE24_TYPE "SLAVE24_TYPE:0"
set SLAVE25_CHAN_RS "SLAVE25_CHAN_RS:true"
set SLAVE25_CLOCK_DOMAIN_CROSSING "SLAVE25_CLOCK_DOMAIN_CROSSING:false"
set SLAVE25_DATA_WIDTH "SLAVE25_DATA_WIDTH:64"
set SLAVE25_DWC_DATA_FIFO_DEPTH "SLAVE25_DWC_DATA_FIFO_DEPTH:16"
set SLAVE25_END_ADDR "SLAVE25_END_ADDR:0x929fffff"
set SLAVE25_END_ADDR_UPPER "SLAVE25_END_ADDR_UPPER:0x0"
set SLAVE25_READ_INTERLEAVE "SLAVE25_READ_INTERLEAVE:false"
set SLAVE25_START_ADDR "SLAVE25_START_ADDR:0x92700000"
set SLAVE25_START_ADDR_UPPER "SLAVE25_START_ADDR_UPPER:0x0"
set SLAVE25_TYPE "SLAVE25_TYPE:0"
set SLAVE26_CHAN_RS "SLAVE26_CHAN_RS:true"
set SLAVE26_CLOCK_DOMAIN_CROSSING "SLAVE26_CLOCK_DOMAIN_CROSSING:false"
set SLAVE26_DATA_WIDTH "SLAVE26_DATA_WIDTH:64"
set SLAVE26_DWC_DATA_FIFO_DEPTH "SLAVE26_DWC_DATA_FIFO_DEPTH:16"
set SLAVE26_END_ADDR "SLAVE26_END_ADDR:0x92cfffff"
set SLAVE26_END_ADDR_UPPER "SLAVE26_END_ADDR_UPPER:0x0"
set SLAVE26_READ_INTERLEAVE "SLAVE26_READ_INTERLEAVE:false"
set SLAVE26_START_ADDR "SLAVE26_START_ADDR:0x92a00000"
set SLAVE26_START_ADDR_UPPER "SLAVE26_START_ADDR_UPPER:0x0"
set SLAVE26_TYPE "SLAVE26_TYPE:0"
set SLAVE27_CHAN_RS "SLAVE27_CHAN_RS:true"
set SLAVE27_CLOCK_DOMAIN_CROSSING "SLAVE27_CLOCK_DOMAIN_CROSSING:false"
set SLAVE27_DATA_WIDTH "SLAVE27_DATA_WIDTH:64"
set SLAVE27_DWC_DATA_FIFO_DEPTH "SLAVE27_DWC_DATA_FIFO_DEPTH:16"
set SLAVE27_END_ADDR "SLAVE27_END_ADDR:0x92ffffff"
set SLAVE27_END_ADDR_UPPER "SLAVE27_END_ADDR_UPPER:0x0"
set SLAVE27_READ_INTERLEAVE "SLAVE27_READ_INTERLEAVE:false"
set SLAVE27_START_ADDR "SLAVE27_START_ADDR:0x92d00000"
set SLAVE27_START_ADDR_UPPER "SLAVE27_START_ADDR_UPPER:0x0"
set SLAVE27_TYPE "SLAVE27_TYPE:0"
set SLAVE28_CHAN_RS "SLAVE28_CHAN_RS:true"
set SLAVE28_CLOCK_DOMAIN_CROSSING "SLAVE28_CLOCK_DOMAIN_CROSSING:false"
set SLAVE28_DATA_WIDTH "SLAVE28_DATA_WIDTH:64"
set SLAVE28_DWC_DATA_FIFO_DEPTH "SLAVE28_DWC_DATA_FIFO_DEPTH:16"
set SLAVE28_END_ADDR "SLAVE28_END_ADDR:0x932fffff"
set SLAVE28_END_ADDR_UPPER "SLAVE28_END_ADDR_UPPER:0x0"
set SLAVE28_READ_INTERLEAVE "SLAVE28_READ_INTERLEAVE:false"
set SLAVE28_START_ADDR "SLAVE28_START_ADDR:0x93000000"
set SLAVE28_START_ADDR_UPPER "SLAVE28_START_ADDR_UPPER:0x0"
set SLAVE28_TYPE "SLAVE28_TYPE:0"
set SLAVE29_CHAN_RS "SLAVE29_CHAN_RS:true"
set SLAVE29_CLOCK_DOMAIN_CROSSING "SLAVE29_CLOCK_DOMAIN_CROSSING:false"
set SLAVE29_DATA_WIDTH "SLAVE29_DATA_WIDTH:64"
set SLAVE29_DWC_DATA_FIFO_DEPTH "SLAVE29_DWC_DATA_FIFO_DEPTH:16"
set SLAVE29_END_ADDR "SLAVE29_END_ADDR:0x935fffff"
set SLAVE29_END_ADDR_UPPER "SLAVE29_END_ADDR_UPPER:0x0"
set SLAVE29_READ_INTERLEAVE "SLAVE29_READ_INTERLEAVE:false"
set SLAVE29_START_ADDR "SLAVE29_START_ADDR:0x93300000"
set SLAVE29_START_ADDR_UPPER "SLAVE29_START_ADDR_UPPER:0x0"
set SLAVE29_TYPE "SLAVE29_TYPE:0"
set SLAVE30_CHAN_RS "SLAVE30_CHAN_RS:true"
set SLAVE30_CLOCK_DOMAIN_CROSSING "SLAVE30_CLOCK_DOMAIN_CROSSING:false"
set SLAVE30_DATA_WIDTH "SLAVE30_DATA_WIDTH:64"
set SLAVE30_DWC_DATA_FIFO_DEPTH "SLAVE30_DWC_DATA_FIFO_DEPTH:16"
set SLAVE30_END_ADDR "SLAVE30_END_ADDR:0x938fffff"
set SLAVE30_END_ADDR_UPPER "SLAVE30_END_ADDR_UPPER:0x0"
set SLAVE30_READ_INTERLEAVE "SLAVE30_READ_INTERLEAVE:false"
set SLAVE30_START_ADDR "SLAVE30_START_ADDR:0x93600000"
set SLAVE30_START_ADDR_UPPER "SLAVE30_START_ADDR_UPPER:0x0"
set SLAVE30_TYPE "SLAVE30_TYPE:0"
set SLAVE31_CHAN_RS "SLAVE31_CHAN_RS:true"
set SLAVE31_CLOCK_DOMAIN_CROSSING "SLAVE31_CLOCK_DOMAIN_CROSSING:false"
set SLAVE31_DATA_WIDTH "SLAVE31_DATA_WIDTH:64"
set SLAVE31_DWC_DATA_FIFO_DEPTH "SLAVE31_DWC_DATA_FIFO_DEPTH:16"
set SLAVE31_END_ADDR "SLAVE31_END_ADDR:0x93bfffff"
set SLAVE31_END_ADDR_UPPER "SLAVE31_END_ADDR_UPPER:0x0"
set SLAVE31_READ_INTERLEAVE "SLAVE31_READ_INTERLEAVE:false"
set SLAVE31_START_ADDR "SLAVE31_START_ADDR:0x93900000"
set SLAVE31_START_ADDR_UPPER "SLAVE31_START_ADDR_UPPER:0x0"
set SLAVE31_TYPE "SLAVE31_TYPE:0"
set SLV_AXI4PRT_ADDRDEPTH "SLV_AXI4PRT_ADDRDEPTH:8"
set SLV_AXI4PRT_DATADEPTH "SLV_AXI4PRT_DATADEPTH:9"
set USER_WIDTH "USER_WIDTH:1"

 # PCIE_AXI_0 master parameter 
set PCIE_AXI_0_param "$ADDR_WIDTH $CROSSBAR_MODE $DATA_WIDTH $DWC_ADDR_FIFO_DEPTH_CEILING $ID_WIDTH $MASTER0_CHAN_RS $MASTER0_CLOCK_DOMAIN_CROSSING $MASTER0_DATA_WIDTH $MASTER0_DWC_DATA_FIFO_DEPTH $MASTER0_READ_INTERLEAVE $MASTER0_READ_SLAVE0 $MASTER0_READ_SLAVE1 $MASTER0_READ_SLAVE2 $MASTER0_READ_SLAVE3 $MASTER0_READ_SLAVE4 $MASTER0_READ_SLAVE5 $MASTER0_READ_SLAVE6 $MASTER0_READ_SLAVE7 $MASTER0_READ_SLAVE8 $MASTER0_READ_SLAVE9 $MASTER0_READ_SLAVE10 $MASTER0_READ_SLAVE11 $MASTER0_READ_SLAVE12 $MASTER0_READ_SLAVE13 $MASTER0_READ_SLAVE14 $MASTER0_READ_SLAVE15 $MASTER0_READ_SLAVE16 $MASTER0_READ_SLAVE17 $MASTER0_READ_SLAVE18 $MASTER0_READ_SLAVE19 $MASTER0_READ_SLAVE20 $MASTER0_READ_SLAVE21 $MASTER0_READ_SLAVE22 $MASTER0_READ_SLAVE23 $MASTER0_READ_SLAVE24 $MASTER0_READ_SLAVE25 $MASTER0_READ_SLAVE26 $MASTER0_READ_SLAVE27 $MASTER0_READ_SLAVE28 $MASTER0_READ_SLAVE29 $MASTER0_READ_SLAVE30 $MASTER0_READ_SLAVE31 $MASTER0_TYPE $MASTER0_WRITE_SLAVE0 $MASTER0_WRITE_SLAVE1 $MASTER0_WRITE_SLAVE2 $MASTER0_WRITE_SLAVE3 $MASTER0_WRITE_SLAVE4 $MASTER0_WRITE_SLAVE5 $MASTER0_WRITE_SLAVE6 $MASTER0_WRITE_SLAVE7 $MASTER0_WRITE_SLAVE8 $MASTER0_WRITE_SLAVE9 $MASTER0_WRITE_SLAVE10 $MASTER0_WRITE_SLAVE11 $MASTER0_WRITE_SLAVE12 $MASTER0_WRITE_SLAVE13 $MASTER0_WRITE_SLAVE14 $MASTER0_WRITE_SLAVE15 $MASTER0_WRITE_SLAVE16 $MASTER0_WRITE_SLAVE17 $MASTER0_WRITE_SLAVE18 $MASTER0_WRITE_SLAVE19 $MASTER0_WRITE_SLAVE20 $MASTER0_WRITE_SLAVE21 $MASTER0_WRITE_SLAVE22 $MASTER0_WRITE_SLAVE23 $MASTER0_WRITE_SLAVE24 $MASTER0_WRITE_SLAVE25 $MASTER0_WRITE_SLAVE26 $MASTER0_WRITE_SLAVE27 $MASTER0_WRITE_SLAVE28 $MASTER0_WRITE_SLAVE29 $MASTER0_WRITE_SLAVE30 $MASTER0_WRITE_SLAVE31 $MASTER1_CHAN_RS $MASTER1_CLOCK_DOMAIN_CROSSING $MASTER1_DATA_WIDTH $MASTER1_DWC_DATA_FIFO_DEPTH $MASTER1_READ_INTERLEAVE $MASTER1_READ_SLAVE0 $MASTER1_READ_SLAVE1 $MASTER1_READ_SLAVE2 $MASTER1_READ_SLAVE3 $MASTER1_READ_SLAVE4 $MASTER1_READ_SLAVE5 $MASTER1_READ_SLAVE6 $MASTER1_READ_SLAVE7 $MASTER1_READ_SLAVE8 $MASTER1_READ_SLAVE9 $MASTER1_READ_SLAVE10 $MASTER1_READ_SLAVE11 $MASTER1_READ_SLAVE12 $MASTER1_READ_SLAVE13 $MASTER1_READ_SLAVE14 $MASTER1_READ_SLAVE15 $MASTER1_READ_SLAVE16 $MASTER1_READ_SLAVE17 $MASTER1_READ_SLAVE18 $MASTER1_READ_SLAVE19 $MASTER1_READ_SLAVE20 $MASTER1_READ_SLAVE21 $MASTER1_READ_SLAVE22 $MASTER1_READ_SLAVE23 $MASTER1_READ_SLAVE24 $MASTER1_READ_SLAVE25 $MASTER1_READ_SLAVE26 $MASTER1_READ_SLAVE27 $MASTER1_READ_SLAVE28 $MASTER1_READ_SLAVE29 $MASTER1_READ_SLAVE30 $MASTER1_READ_SLAVE31 $MASTER1_TYPE $MASTER1_WRITE_SLAVE0 $MASTER1_WRITE_SLAVE1 $MASTER1_WRITE_SLAVE2 $MASTER1_WRITE_SLAVE3 $MASTER1_WRITE_SLAVE4 $MASTER1_WRITE_SLAVE5 $MASTER1_WRITE_SLAVE6 $MASTER1_WRITE_SLAVE7 $MASTER1_WRITE_SLAVE8 $MASTER1_WRITE_SLAVE9 $MASTER1_WRITE_SLAVE10 $MASTER1_WRITE_SLAVE11 $MASTER1_WRITE_SLAVE12 $MASTER1_WRITE_SLAVE13 $MASTER1_WRITE_SLAVE14 $MASTER1_WRITE_SLAVE15 $MASTER1_WRITE_SLAVE16 $MASTER1_WRITE_SLAVE17 $MASTER1_WRITE_SLAVE18 $MASTER1_WRITE_SLAVE19 $MASTER1_WRITE_SLAVE20 $MASTER1_WRITE_SLAVE21 $MASTER1_WRITE_SLAVE22 $MASTER1_WRITE_SLAVE23 $MASTER1_WRITE_SLAVE24 $MASTER1_WRITE_SLAVE25 $MASTER1_WRITE_SLAVE26 $MASTER1_WRITE_SLAVE27 $MASTER1_WRITE_SLAVE28 $MASTER1_WRITE_SLAVE29 $MASTER1_WRITE_SLAVE30 $MASTER1_WRITE_SLAVE31 $MASTER2_CHAN_RS $MASTER2_CLOCK_DOMAIN_CROSSING $MASTER2_DATA_WIDTH $MASTER2_DWC_DATA_FIFO_DEPTH $MASTER2_READ_INTERLEAVE $MASTER2_READ_SLAVE0 $MASTER2_READ_SLAVE1 $MASTER2_READ_SLAVE2 $MASTER2_READ_SLAVE3 $MASTER2_READ_SLAVE4 $MASTER2_READ_SLAVE5 $MASTER2_READ_SLAVE6 $MASTER2_READ_SLAVE7 $MASTER2_READ_SLAVE8 $MASTER2_READ_SLAVE9 $MASTER2_READ_SLAVE10 $MASTER2_READ_SLAVE11 $MASTER2_READ_SLAVE12 $MASTER2_READ_SLAVE13 $MASTER2_READ_SLAVE14 $MASTER2_READ_SLAVE15 $MASTER2_READ_SLAVE16 $MASTER2_READ_SLAVE17 $MASTER2_READ_SLAVE18 $MASTER2_READ_SLAVE19 $MASTER2_READ_SLAVE20 $MASTER2_READ_SLAVE21 $MASTER2_READ_SLAVE22 $MASTER2_READ_SLAVE23 $MASTER2_READ_SLAVE24 $MASTER2_READ_SLAVE25 $MASTER2_READ_SLAVE26 $MASTER2_READ_SLAVE27 $MASTER2_READ_SLAVE28 $MASTER2_READ_SLAVE29 $MASTER2_READ_SLAVE30 $MASTER2_READ_SLAVE31 $MASTER2_TYPE $MASTER2_WRITE_SLAVE0 $MASTER2_WRITE_SLAVE1 $MASTER2_WRITE_SLAVE2 $MASTER2_WRITE_SLAVE3 $MASTER2_WRITE_SLAVE4 $MASTER2_WRITE_SLAVE5 $MASTER2_WRITE_SLAVE6 $MASTER2_WRITE_SLAVE7 $MASTER2_WRITE_SLAVE8 $MASTER2_WRITE_SLAVE9 $MASTER2_WRITE_SLAVE10 $MASTER2_WRITE_SLAVE11 $MASTER2_WRITE_SLAVE12 $MASTER2_WRITE_SLAVE13 $MASTER2_WRITE_SLAVE14 $MASTER2_WRITE_SLAVE15 $MASTER2_WRITE_SLAVE16 $MASTER2_WRITE_SLAVE17 $MASTER2_WRITE_SLAVE18 $MASTER2_WRITE_SLAVE19 $MASTER2_WRITE_SLAVE20 $MASTER2_WRITE_SLAVE21 $MASTER2_WRITE_SLAVE22 $MASTER2_WRITE_SLAVE23 $MASTER2_WRITE_SLAVE24 $MASTER2_WRITE_SLAVE25 $MASTER2_WRITE_SLAVE26 $MASTER2_WRITE_SLAVE27 $MASTER2_WRITE_SLAVE28 $MASTER2_WRITE_SLAVE29 $MASTER2_WRITE_SLAVE30 $MASTER2_WRITE_SLAVE31 $MASTER3_CHAN_RS $MASTER3_CLOCK_DOMAIN_CROSSING $MASTER3_DATA_WIDTH $MASTER3_DWC_DATA_FIFO_DEPTH $MASTER3_READ_INTERLEAVE $MASTER3_READ_SLAVE0 $MASTER3_READ_SLAVE1 $MASTER3_READ_SLAVE2 $MASTER3_READ_SLAVE3 $MASTER3_READ_SLAVE4 $MASTER3_READ_SLAVE5 $MASTER3_READ_SLAVE6 $MASTER3_READ_SLAVE7 $MASTER3_READ_SLAVE8 $MASTER3_READ_SLAVE9 $MASTER3_READ_SLAVE10 $MASTER3_READ_SLAVE11 $MASTER3_READ_SLAVE12 $MASTER3_READ_SLAVE13 $MASTER3_READ_SLAVE14 $MASTER3_READ_SLAVE15 $MASTER3_READ_SLAVE16 $MASTER3_READ_SLAVE17 $MASTER3_READ_SLAVE18 $MASTER3_READ_SLAVE19 $MASTER3_READ_SLAVE20 $MASTER3_READ_SLAVE21 $MASTER3_READ_SLAVE22 $MASTER3_READ_SLAVE23 $MASTER3_READ_SLAVE24 $MASTER3_READ_SLAVE25 $MASTER3_READ_SLAVE26 $MASTER3_READ_SLAVE27 $MASTER3_READ_SLAVE28 $MASTER3_READ_SLAVE29 $MASTER3_READ_SLAVE30 $MASTER3_READ_SLAVE31 $MASTER3_TYPE $MASTER3_WRITE_SLAVE0 $MASTER3_WRITE_SLAVE1 $MASTER3_WRITE_SLAVE2 $MASTER3_WRITE_SLAVE3 $MASTER3_WRITE_SLAVE4 $MASTER3_WRITE_SLAVE5 $MASTER3_WRITE_SLAVE6 $MASTER3_WRITE_SLAVE7 $MASTER3_WRITE_SLAVE8 $MASTER3_WRITE_SLAVE9 $MASTER3_WRITE_SLAVE10 $MASTER3_WRITE_SLAVE11 $MASTER3_WRITE_SLAVE12 $MASTER3_WRITE_SLAVE13 $MASTER3_WRITE_SLAVE14 $MASTER3_WRITE_SLAVE15 $MASTER3_WRITE_SLAVE16 $MASTER3_WRITE_SLAVE17 $MASTER3_WRITE_SLAVE18 $MASTER3_WRITE_SLAVE19 $MASTER3_WRITE_SLAVE20 $MASTER3_WRITE_SLAVE21 $MASTER3_WRITE_SLAVE22 $MASTER3_WRITE_SLAVE23 $MASTER3_WRITE_SLAVE24 $MASTER3_WRITE_SLAVE25 $MASTER3_WRITE_SLAVE26 $MASTER3_WRITE_SLAVE27 $MASTER3_WRITE_SLAVE28 $MASTER3_WRITE_SLAVE29 $MASTER3_WRITE_SLAVE30 $MASTER3_WRITE_SLAVE31 $MASTER4_CHAN_RS $MASTER4_CLOCK_DOMAIN_CROSSING $MASTER4_DATA_WIDTH $MASTER4_DWC_DATA_FIFO_DEPTH $MASTER4_READ_INTERLEAVE $MASTER4_READ_SLAVE0 $MASTER4_READ_SLAVE1 $MASTER4_READ_SLAVE2 $MASTER4_READ_SLAVE3 $MASTER4_READ_SLAVE4 $MASTER4_READ_SLAVE5 $MASTER4_READ_SLAVE6 $MASTER4_READ_SLAVE7 $MASTER4_READ_SLAVE8 $MASTER4_READ_SLAVE9 $MASTER4_READ_SLAVE10 $MASTER4_READ_SLAVE11 $MASTER4_READ_SLAVE12 $MASTER4_READ_SLAVE13 $MASTER4_READ_SLAVE14 $MASTER4_READ_SLAVE15 $MASTER4_READ_SLAVE16 $MASTER4_READ_SLAVE17 $MASTER4_READ_SLAVE18 $MASTER4_READ_SLAVE19 $MASTER4_READ_SLAVE20 $MASTER4_READ_SLAVE21 $MASTER4_READ_SLAVE22 $MASTER4_READ_SLAVE23 $MASTER4_READ_SLAVE24 $MASTER4_READ_SLAVE25 $MASTER4_READ_SLAVE26 $MASTER4_READ_SLAVE27 $MASTER4_READ_SLAVE28 $MASTER4_READ_SLAVE29 $MASTER4_READ_SLAVE30 $MASTER4_READ_SLAVE31 $MASTER4_TYPE $MASTER4_WRITE_SLAVE0 $MASTER4_WRITE_SLAVE1 $MASTER4_WRITE_SLAVE2 $MASTER4_WRITE_SLAVE3 $MASTER4_WRITE_SLAVE4 $MASTER4_WRITE_SLAVE5 $MASTER4_WRITE_SLAVE6 $MASTER4_WRITE_SLAVE7 $MASTER4_WRITE_SLAVE8 $MASTER4_WRITE_SLAVE9 $MASTER4_WRITE_SLAVE10 $MASTER4_WRITE_SLAVE11 $MASTER4_WRITE_SLAVE12 $MASTER4_WRITE_SLAVE13 $MASTER4_WRITE_SLAVE14 $MASTER4_WRITE_SLAVE15 $MASTER4_WRITE_SLAVE16 $MASTER4_WRITE_SLAVE17 $MASTER4_WRITE_SLAVE18 $MASTER4_WRITE_SLAVE19 $MASTER4_WRITE_SLAVE20 $MASTER4_WRITE_SLAVE21 $MASTER4_WRITE_SLAVE22 $MASTER4_WRITE_SLAVE23 $MASTER4_WRITE_SLAVE24 $MASTER4_WRITE_SLAVE25 $MASTER4_WRITE_SLAVE26 $MASTER4_WRITE_SLAVE27 $MASTER4_WRITE_SLAVE28 $MASTER4_WRITE_SLAVE29 $MASTER4_WRITE_SLAVE30 $MASTER4_WRITE_SLAVE31 $MASTER5_CHAN_RS $MASTER5_CLOCK_DOMAIN_CROSSING $MASTER5_DATA_WIDTH $MASTER5_DWC_DATA_FIFO_DEPTH $MASTER5_READ_INTERLEAVE $MASTER5_READ_SLAVE0 $MASTER5_READ_SLAVE1 $MASTER5_READ_SLAVE2 $MASTER5_READ_SLAVE3 $MASTER5_READ_SLAVE4 $MASTER5_READ_SLAVE5 $MASTER5_READ_SLAVE6 $MASTER5_READ_SLAVE7 $MASTER5_READ_SLAVE8 $MASTER5_READ_SLAVE9 $MASTER5_READ_SLAVE10 $MASTER5_READ_SLAVE11 $MASTER5_READ_SLAVE12 $MASTER5_READ_SLAVE13 $MASTER5_READ_SLAVE14 $MASTER5_READ_SLAVE15 $MASTER5_READ_SLAVE16 $MASTER5_READ_SLAVE17 $MASTER5_READ_SLAVE18 $MASTER5_READ_SLAVE19 $MASTER5_READ_SLAVE20 $MASTER5_READ_SLAVE21 $MASTER5_READ_SLAVE22 $MASTER5_READ_SLAVE23 $MASTER5_READ_SLAVE24 $MASTER5_READ_SLAVE25 $MASTER5_READ_SLAVE26 $MASTER5_READ_SLAVE27 $MASTER5_READ_SLAVE28 $MASTER5_READ_SLAVE29 $MASTER5_READ_SLAVE30 $MASTER5_READ_SLAVE31 $MASTER5_TYPE $MASTER5_WRITE_SLAVE0 $MASTER5_WRITE_SLAVE1 $MASTER5_WRITE_SLAVE2 $MASTER5_WRITE_SLAVE3 $MASTER5_WRITE_SLAVE4 $MASTER5_WRITE_SLAVE5 $MASTER5_WRITE_SLAVE6 $MASTER5_WRITE_SLAVE7 $MASTER5_WRITE_SLAVE8 $MASTER5_WRITE_SLAVE9 $MASTER5_WRITE_SLAVE10 $MASTER5_WRITE_SLAVE11 $MASTER5_WRITE_SLAVE12 $MASTER5_WRITE_SLAVE13 $MASTER5_WRITE_SLAVE14 $MASTER5_WRITE_SLAVE15 $MASTER5_WRITE_SLAVE16 $MASTER5_WRITE_SLAVE17 $MASTER5_WRITE_SLAVE18 $MASTER5_WRITE_SLAVE19 $MASTER5_WRITE_SLAVE20 $MASTER5_WRITE_SLAVE21 $MASTER5_WRITE_SLAVE22 $MASTER5_WRITE_SLAVE23 $MASTER5_WRITE_SLAVE24 $MASTER5_WRITE_SLAVE25 $MASTER5_WRITE_SLAVE26 $MASTER5_WRITE_SLAVE27 $MASTER5_WRITE_SLAVE28 $MASTER5_WRITE_SLAVE29 $MASTER5_WRITE_SLAVE30 $MASTER5_WRITE_SLAVE31 $MASTER6_CHAN_RS $MASTER6_CLOCK_DOMAIN_CROSSING $MASTER6_DATA_WIDTH $MASTER6_DWC_DATA_FIFO_DEPTH $MASTER6_READ_INTERLEAVE $MASTER6_READ_SLAVE0 $MASTER6_READ_SLAVE1 $MASTER6_READ_SLAVE2 $MASTER6_READ_SLAVE3 $MASTER6_READ_SLAVE4 $MASTER6_READ_SLAVE5 $MASTER6_READ_SLAVE6 $MASTER6_READ_SLAVE7 $MASTER6_READ_SLAVE8 $MASTER6_READ_SLAVE9 $MASTER6_READ_SLAVE10 $MASTER6_READ_SLAVE11 $MASTER6_READ_SLAVE12 $MASTER6_READ_SLAVE13 $MASTER6_READ_SLAVE14 $MASTER6_READ_SLAVE15 $MASTER6_READ_SLAVE16 $MASTER6_READ_SLAVE17 $MASTER6_READ_SLAVE18 $MASTER6_READ_SLAVE19 $MASTER6_READ_SLAVE20 $MASTER6_READ_SLAVE21 $MASTER6_READ_SLAVE22 $MASTER6_READ_SLAVE23 $MASTER6_READ_SLAVE24 $MASTER6_READ_SLAVE25 $MASTER6_READ_SLAVE26 $MASTER6_READ_SLAVE27 $MASTER6_READ_SLAVE28 $MASTER6_READ_SLAVE29 $MASTER6_READ_SLAVE30 $MASTER6_READ_SLAVE31 $MASTER6_TYPE $MASTER6_WRITE_SLAVE0 $MASTER6_WRITE_SLAVE1 $MASTER6_WRITE_SLAVE2 $MASTER6_WRITE_SLAVE3 $MASTER6_WRITE_SLAVE4 $MASTER6_WRITE_SLAVE5 $MASTER6_WRITE_SLAVE6 $MASTER6_WRITE_SLAVE7 $MASTER6_WRITE_SLAVE8 $MASTER6_WRITE_SLAVE9 $MASTER6_WRITE_SLAVE10 $MASTER6_WRITE_SLAVE11 $MASTER6_WRITE_SLAVE12 $MASTER6_WRITE_SLAVE13 $MASTER6_WRITE_SLAVE14 $MASTER6_WRITE_SLAVE15 $MASTER6_WRITE_SLAVE16 $MASTER6_WRITE_SLAVE17 $MASTER6_WRITE_SLAVE18 $MASTER6_WRITE_SLAVE19 $MASTER6_WRITE_SLAVE20 $MASTER6_WRITE_SLAVE21 $MASTER6_WRITE_SLAVE22 $MASTER6_WRITE_SLAVE23 $MASTER6_WRITE_SLAVE24 $MASTER6_WRITE_SLAVE25 $MASTER6_WRITE_SLAVE26 $MASTER6_WRITE_SLAVE27 $MASTER6_WRITE_SLAVE28 $MASTER6_WRITE_SLAVE29 $MASTER6_WRITE_SLAVE30 $MASTER6_WRITE_SLAVE31 $MASTER7_CHAN_RS $MASTER7_CLOCK_DOMAIN_CROSSING $MASTER7_DATA_WIDTH $MASTER7_DWC_DATA_FIFO_DEPTH $MASTER7_READ_INTERLEAVE $MASTER7_READ_SLAVE0 $MASTER7_READ_SLAVE1 $MASTER7_READ_SLAVE2 $MASTER7_READ_SLAVE3 $MASTER7_READ_SLAVE4 $MASTER7_READ_SLAVE5 $MASTER7_READ_SLAVE6 $MASTER7_READ_SLAVE7 $MASTER7_READ_SLAVE8 $MASTER7_READ_SLAVE9 $MASTER7_READ_SLAVE10 $MASTER7_READ_SLAVE11 $MASTER7_READ_SLAVE12 $MASTER7_READ_SLAVE13 $MASTER7_READ_SLAVE14 $MASTER7_READ_SLAVE15 $MASTER7_READ_SLAVE16 $MASTER7_READ_SLAVE17 $MASTER7_READ_SLAVE18 $MASTER7_READ_SLAVE19 $MASTER7_READ_SLAVE20 $MASTER7_READ_SLAVE21 $MASTER7_READ_SLAVE22 $MASTER7_READ_SLAVE23 $MASTER7_READ_SLAVE24 $MASTER7_READ_SLAVE25 $MASTER7_READ_SLAVE26 $MASTER7_READ_SLAVE27 $MASTER7_READ_SLAVE28 $MASTER7_READ_SLAVE29 $MASTER7_READ_SLAVE30 $MASTER7_READ_SLAVE31 $MASTER7_TYPE $MASTER7_WRITE_SLAVE0 $MASTER7_WRITE_SLAVE1 $MASTER7_WRITE_SLAVE2 $MASTER7_WRITE_SLAVE3 $MASTER7_WRITE_SLAVE4 $MASTER7_WRITE_SLAVE5 $MASTER7_WRITE_SLAVE6 $MASTER7_WRITE_SLAVE7 $MASTER7_WRITE_SLAVE8 $MASTER7_WRITE_SLAVE9 $MASTER7_WRITE_SLAVE10 $MASTER7_WRITE_SLAVE11 $MASTER7_WRITE_SLAVE12 $MASTER7_WRITE_SLAVE13 $MASTER7_WRITE_SLAVE14 $MASTER7_WRITE_SLAVE15 $MASTER7_WRITE_SLAVE16 $MASTER7_WRITE_SLAVE17 $MASTER7_WRITE_SLAVE18 $MASTER7_WRITE_SLAVE19 $MASTER7_WRITE_SLAVE20 $MASTER7_WRITE_SLAVE21 $MASTER7_WRITE_SLAVE22 $MASTER7_WRITE_SLAVE23 $MASTER7_WRITE_SLAVE24 $MASTER7_WRITE_SLAVE25 $MASTER7_WRITE_SLAVE26 $MASTER7_WRITE_SLAVE27 $MASTER7_WRITE_SLAVE28 $MASTER7_WRITE_SLAVE29 $MASTER7_WRITE_SLAVE30 $MASTER7_WRITE_SLAVE31 $MASTER8_CHAN_RS $MASTER8_CLOCK_DOMAIN_CROSSING $MASTER8_DATA_WIDTH $MASTER8_DWC_DATA_FIFO_DEPTH $MASTER8_READ_INTERLEAVE $MASTER8_READ_SLAVE0 $MASTER8_READ_SLAVE1 $MASTER8_READ_SLAVE2 $MASTER8_READ_SLAVE3 $MASTER8_READ_SLAVE4 $MASTER8_READ_SLAVE5 $MASTER8_READ_SLAVE6 $MASTER8_READ_SLAVE7 $MASTER8_READ_SLAVE8 $MASTER8_READ_SLAVE9 $MASTER8_READ_SLAVE10 $MASTER8_READ_SLAVE11 $MASTER8_READ_SLAVE12 $MASTER8_READ_SLAVE13 $MASTER8_READ_SLAVE14 $MASTER8_READ_SLAVE15 $MASTER8_READ_SLAVE16 $MASTER8_READ_SLAVE17 $MASTER8_READ_SLAVE18 $MASTER8_READ_SLAVE19 $MASTER8_READ_SLAVE20 $MASTER8_READ_SLAVE21 $MASTER8_READ_SLAVE22 $MASTER8_READ_SLAVE23 $MASTER8_READ_SLAVE24 $MASTER8_READ_SLAVE25 $MASTER8_READ_SLAVE26 $MASTER8_READ_SLAVE27 $MASTER8_READ_SLAVE28 $MASTER8_READ_SLAVE29 $MASTER8_READ_SLAVE30 $MASTER8_READ_SLAVE31 $MASTER8_TYPE $MASTER8_WRITE_SLAVE0 $MASTER8_WRITE_SLAVE1 $MASTER8_WRITE_SLAVE2 $MASTER8_WRITE_SLAVE3 $MASTER8_WRITE_SLAVE4 $MASTER8_WRITE_SLAVE5 $MASTER8_WRITE_SLAVE6 $MASTER8_WRITE_SLAVE7 $MASTER8_WRITE_SLAVE8 $MASTER8_WRITE_SLAVE9 $MASTER8_WRITE_SLAVE10 $MASTER8_WRITE_SLAVE11 $MASTER8_WRITE_SLAVE12 $MASTER8_WRITE_SLAVE13 $MASTER8_WRITE_SLAVE14 $MASTER8_WRITE_SLAVE15 $MASTER8_WRITE_SLAVE16 $MASTER8_WRITE_SLAVE17 $MASTER8_WRITE_SLAVE18 $MASTER8_WRITE_SLAVE19 $MASTER8_WRITE_SLAVE20 $MASTER8_WRITE_SLAVE21 $MASTER8_WRITE_SLAVE22 $MASTER8_WRITE_SLAVE23 $MASTER8_WRITE_SLAVE24 $MASTER8_WRITE_SLAVE25 $MASTER8_WRITE_SLAVE26 $MASTER8_WRITE_SLAVE27 $MASTER8_WRITE_SLAVE28 $MASTER8_WRITE_SLAVE29 $MASTER8_WRITE_SLAVE30 $MASTER8_WRITE_SLAVE31 $MASTER9_CHAN_RS $MASTER9_CLOCK_DOMAIN_CROSSING $MASTER9_DATA_WIDTH $MASTER9_DWC_DATA_FIFO_DEPTH $MASTER9_READ_INTERLEAVE $MASTER9_READ_SLAVE0 $MASTER9_READ_SLAVE1 $MASTER9_READ_SLAVE2 $MASTER9_READ_SLAVE3 $MASTER9_READ_SLAVE4 $MASTER9_READ_SLAVE5 $MASTER9_READ_SLAVE6 $MASTER9_READ_SLAVE7 $MASTER9_READ_SLAVE8 $MASTER9_READ_SLAVE9 $MASTER9_READ_SLAVE10 $MASTER9_READ_SLAVE11 $MASTER9_READ_SLAVE12 $MASTER9_READ_SLAVE13 $MASTER9_READ_SLAVE14 $MASTER9_READ_SLAVE15 $MASTER9_READ_SLAVE16 $MASTER9_READ_SLAVE17 $MASTER9_READ_SLAVE18 $MASTER9_READ_SLAVE19 $MASTER9_READ_SLAVE20 $MASTER9_READ_SLAVE21 $MASTER9_READ_SLAVE22 $MASTER9_READ_SLAVE23 $MASTER9_READ_SLAVE24 $MASTER9_READ_SLAVE25 $MASTER9_READ_SLAVE26 $MASTER9_READ_SLAVE27 $MASTER9_READ_SLAVE28 $MASTER9_READ_SLAVE29 $MASTER9_READ_SLAVE30 $MASTER9_READ_SLAVE31 $MASTER9_TYPE $MASTER9_WRITE_SLAVE0 $MASTER9_WRITE_SLAVE1 $MASTER9_WRITE_SLAVE2 $MASTER9_WRITE_SLAVE3 $MASTER9_WRITE_SLAVE4 $MASTER9_WRITE_SLAVE5 $MASTER9_WRITE_SLAVE6 $MASTER9_WRITE_SLAVE7 $MASTER9_WRITE_SLAVE8 $MASTER9_WRITE_SLAVE9 $MASTER9_WRITE_SLAVE10 $MASTER9_WRITE_SLAVE11 $MASTER9_WRITE_SLAVE12 $MASTER9_WRITE_SLAVE13 $MASTER9_WRITE_SLAVE14 $MASTER9_WRITE_SLAVE15 $MASTER9_WRITE_SLAVE16 $MASTER9_WRITE_SLAVE17 $MASTER9_WRITE_SLAVE18 $MASTER9_WRITE_SLAVE19 $MASTER9_WRITE_SLAVE20 $MASTER9_WRITE_SLAVE21 $MASTER9_WRITE_SLAVE22 $MASTER9_WRITE_SLAVE23 $MASTER9_WRITE_SLAVE24 $MASTER9_WRITE_SLAVE25 $MASTER9_WRITE_SLAVE26 $MASTER9_WRITE_SLAVE27 $MASTER9_WRITE_SLAVE28 $MASTER9_WRITE_SLAVE29 $MASTER9_WRITE_SLAVE30 $MASTER9_WRITE_SLAVE31 $MASTER10_CHAN_RS $MASTER10_CLOCK_DOMAIN_CROSSING $MASTER10_DATA_WIDTH $MASTER10_DWC_DATA_FIFO_DEPTH $MASTER10_READ_INTERLEAVE $MASTER10_READ_SLAVE0 $MASTER10_READ_SLAVE1 $MASTER10_READ_SLAVE2 $MASTER10_READ_SLAVE3 $MASTER10_READ_SLAVE4 $MASTER10_READ_SLAVE5 $MASTER10_READ_SLAVE6 $MASTER10_READ_SLAVE7 $MASTER10_READ_SLAVE8 $MASTER10_READ_SLAVE9 $MASTER10_READ_SLAVE10 $MASTER10_READ_SLAVE11 $MASTER10_READ_SLAVE12 $MASTER10_READ_SLAVE13 $MASTER10_READ_SLAVE14 $MASTER10_READ_SLAVE15 $MASTER10_READ_SLAVE16 $MASTER10_READ_SLAVE17 $MASTER10_READ_SLAVE18 $MASTER10_READ_SLAVE19 $MASTER10_READ_SLAVE20 $MASTER10_READ_SLAVE21 $MASTER10_READ_SLAVE22 $MASTER10_READ_SLAVE23 $MASTER10_READ_SLAVE24 $MASTER10_READ_SLAVE25 $MASTER10_READ_SLAVE26 $MASTER10_READ_SLAVE27 $MASTER10_READ_SLAVE28 $MASTER10_READ_SLAVE29 $MASTER10_READ_SLAVE30 $MASTER10_READ_SLAVE31 $MASTER10_TYPE $MASTER10_WRITE_SLAVE0 $MASTER10_WRITE_SLAVE1 $MASTER10_WRITE_SLAVE2 $MASTER10_WRITE_SLAVE3 $MASTER10_WRITE_SLAVE4 $MASTER10_WRITE_SLAVE5 $MASTER10_WRITE_SLAVE6 $MASTER10_WRITE_SLAVE7 $MASTER10_WRITE_SLAVE8 $MASTER10_WRITE_SLAVE9 $MASTER10_WRITE_SLAVE10 $MASTER10_WRITE_SLAVE11 $MASTER10_WRITE_SLAVE12 $MASTER10_WRITE_SLAVE13 $MASTER10_WRITE_SLAVE14 $MASTER10_WRITE_SLAVE15 $MASTER10_WRITE_SLAVE16 $MASTER10_WRITE_SLAVE17 $MASTER10_WRITE_SLAVE18 $MASTER10_WRITE_SLAVE19 $MASTER10_WRITE_SLAVE20 $MASTER10_WRITE_SLAVE21 $MASTER10_WRITE_SLAVE22 $MASTER10_WRITE_SLAVE23 $MASTER10_WRITE_SLAVE24 $MASTER10_WRITE_SLAVE25 $MASTER10_WRITE_SLAVE26 $MASTER10_WRITE_SLAVE27 $MASTER10_WRITE_SLAVE28 $MASTER10_WRITE_SLAVE29 $MASTER10_WRITE_SLAVE30 $MASTER10_WRITE_SLAVE31 $MASTER11_CHAN_RS $MASTER11_CLOCK_DOMAIN_CROSSING $MASTER11_DATA_WIDTH $MASTER11_DWC_DATA_FIFO_DEPTH $MASTER11_READ_INTERLEAVE $MASTER11_READ_SLAVE0 $MASTER11_READ_SLAVE1 $MASTER11_READ_SLAVE2 $MASTER11_READ_SLAVE3 $MASTER11_READ_SLAVE4 $MASTER11_READ_SLAVE5 $MASTER11_READ_SLAVE6 $MASTER11_READ_SLAVE7 $MASTER11_READ_SLAVE8 $MASTER11_READ_SLAVE9 $MASTER11_READ_SLAVE10 $MASTER11_READ_SLAVE11 $MASTER11_READ_SLAVE12 $MASTER11_READ_SLAVE13 $MASTER11_READ_SLAVE14 $MASTER11_READ_SLAVE15 $MASTER11_READ_SLAVE16 $MASTER11_READ_SLAVE17 $MASTER11_READ_SLAVE18 $MASTER11_READ_SLAVE19 $MASTER11_READ_SLAVE20 $MASTER11_READ_SLAVE21 $MASTER11_READ_SLAVE22 $MASTER11_READ_SLAVE23 $MASTER11_READ_SLAVE24 $MASTER11_READ_SLAVE25 $MASTER11_READ_SLAVE26 $MASTER11_READ_SLAVE27 $MASTER11_READ_SLAVE28 $MASTER11_READ_SLAVE29 $MASTER11_READ_SLAVE30 $MASTER11_READ_SLAVE31 $MASTER11_TYPE $MASTER11_WRITE_SLAVE0 $MASTER11_WRITE_SLAVE1 $MASTER11_WRITE_SLAVE2 $MASTER11_WRITE_SLAVE3 $MASTER11_WRITE_SLAVE4 $MASTER11_WRITE_SLAVE5 $MASTER11_WRITE_SLAVE6 $MASTER11_WRITE_SLAVE7 $MASTER11_WRITE_SLAVE8 $MASTER11_WRITE_SLAVE9 $MASTER11_WRITE_SLAVE10 $MASTER11_WRITE_SLAVE11 $MASTER11_WRITE_SLAVE12 $MASTER11_WRITE_SLAVE13 $MASTER11_WRITE_SLAVE14 $MASTER11_WRITE_SLAVE15 $MASTER11_WRITE_SLAVE16 $MASTER11_WRITE_SLAVE17 $MASTER11_WRITE_SLAVE18 $MASTER11_WRITE_SLAVE19 $MASTER11_WRITE_SLAVE20 $MASTER11_WRITE_SLAVE21 $MASTER11_WRITE_SLAVE22 $MASTER11_WRITE_SLAVE23 $MASTER11_WRITE_SLAVE24 $MASTER11_WRITE_SLAVE25 $MASTER11_WRITE_SLAVE26 $MASTER11_WRITE_SLAVE27 $MASTER11_WRITE_SLAVE28 $MASTER11_WRITE_SLAVE29 $MASTER11_WRITE_SLAVE30 $MASTER11_WRITE_SLAVE31 $MASTER12_CHAN_RS $MASTER12_CLOCK_DOMAIN_CROSSING $MASTER12_DATA_WIDTH $MASTER12_DWC_DATA_FIFO_DEPTH $MASTER12_READ_INTERLEAVE $MASTER12_READ_SLAVE0 $MASTER12_READ_SLAVE1 $MASTER12_READ_SLAVE2 $MASTER12_READ_SLAVE3 $MASTER12_READ_SLAVE4 $MASTER12_READ_SLAVE5 $MASTER12_READ_SLAVE6 $MASTER12_READ_SLAVE7 $MASTER12_READ_SLAVE8 $MASTER12_READ_SLAVE9 $MASTER12_READ_SLAVE10 $MASTER12_READ_SLAVE11 $MASTER12_READ_SLAVE12 $MASTER12_READ_SLAVE13 $MASTER12_READ_SLAVE14 $MASTER12_READ_SLAVE15 $MASTER12_READ_SLAVE16 $MASTER12_READ_SLAVE17 $MASTER12_READ_SLAVE18 $MASTER12_READ_SLAVE19 $MASTER12_READ_SLAVE20 $MASTER12_READ_SLAVE21 $MASTER12_READ_SLAVE22 $MASTER12_READ_SLAVE23 $MASTER12_READ_SLAVE24 $MASTER12_READ_SLAVE25 $MASTER12_READ_SLAVE26 $MASTER12_READ_SLAVE27 $MASTER12_READ_SLAVE28 $MASTER12_READ_SLAVE29 $MASTER12_READ_SLAVE30 $MASTER12_READ_SLAVE31 $MASTER12_TYPE $MASTER12_WRITE_SLAVE0 $MASTER12_WRITE_SLAVE1 $MASTER12_WRITE_SLAVE2 $MASTER12_WRITE_SLAVE3 $MASTER12_WRITE_SLAVE4 $MASTER12_WRITE_SLAVE5 $MASTER12_WRITE_SLAVE6 $MASTER12_WRITE_SLAVE7 $MASTER12_WRITE_SLAVE8 $MASTER12_WRITE_SLAVE9 $MASTER12_WRITE_SLAVE10 $MASTER12_WRITE_SLAVE11 $MASTER12_WRITE_SLAVE12 $MASTER12_WRITE_SLAVE13 $MASTER12_WRITE_SLAVE14 $MASTER12_WRITE_SLAVE15 $MASTER12_WRITE_SLAVE16 $MASTER12_WRITE_SLAVE17 $MASTER12_WRITE_SLAVE18 $MASTER12_WRITE_SLAVE19 $MASTER12_WRITE_SLAVE20 $MASTER12_WRITE_SLAVE21 $MASTER12_WRITE_SLAVE22 $MASTER12_WRITE_SLAVE23 $MASTER12_WRITE_SLAVE24 $MASTER12_WRITE_SLAVE25 $MASTER12_WRITE_SLAVE26 $MASTER12_WRITE_SLAVE27 $MASTER12_WRITE_SLAVE28 $MASTER12_WRITE_SLAVE29 $MASTER12_WRITE_SLAVE30 $MASTER12_WRITE_SLAVE31 $MASTER13_CHAN_RS $MASTER13_CLOCK_DOMAIN_CROSSING $MASTER13_DATA_WIDTH $MASTER13_DWC_DATA_FIFO_DEPTH $MASTER13_READ_INTERLEAVE $MASTER13_READ_SLAVE0 $MASTER13_READ_SLAVE1 $MASTER13_READ_SLAVE2 $MASTER13_READ_SLAVE3 $MASTER13_READ_SLAVE4 $MASTER13_READ_SLAVE5 $MASTER13_READ_SLAVE6 $MASTER13_READ_SLAVE7 $MASTER13_READ_SLAVE8 $MASTER13_READ_SLAVE9 $MASTER13_READ_SLAVE10 $MASTER13_READ_SLAVE11 $MASTER13_READ_SLAVE12 $MASTER13_READ_SLAVE13 $MASTER13_READ_SLAVE14 $MASTER13_READ_SLAVE15 $MASTER13_READ_SLAVE16 $MASTER13_READ_SLAVE17 $MASTER13_READ_SLAVE18 $MASTER13_READ_SLAVE19 $MASTER13_READ_SLAVE20 $MASTER13_READ_SLAVE21 $MASTER13_READ_SLAVE22 $MASTER13_READ_SLAVE23 $MASTER13_READ_SLAVE24 $MASTER13_READ_SLAVE25 $MASTER13_READ_SLAVE26 $MASTER13_READ_SLAVE27 $MASTER13_READ_SLAVE28 $MASTER13_READ_SLAVE29 $MASTER13_READ_SLAVE30 $MASTER13_READ_SLAVE31 $MASTER13_TYPE $MASTER13_WRITE_SLAVE0 $MASTER13_WRITE_SLAVE1 $MASTER13_WRITE_SLAVE2 $MASTER13_WRITE_SLAVE3 $MASTER13_WRITE_SLAVE4 $MASTER13_WRITE_SLAVE5 $MASTER13_WRITE_SLAVE6 $MASTER13_WRITE_SLAVE7 $MASTER13_WRITE_SLAVE8 $MASTER13_WRITE_SLAVE9 $MASTER13_WRITE_SLAVE10 $MASTER13_WRITE_SLAVE11 $MASTER13_WRITE_SLAVE12 $MASTER13_WRITE_SLAVE13 $MASTER13_WRITE_SLAVE14 $MASTER13_WRITE_SLAVE15 $MASTER13_WRITE_SLAVE16 $MASTER13_WRITE_SLAVE17 $MASTER13_WRITE_SLAVE18 $MASTER13_WRITE_SLAVE19 $MASTER13_WRITE_SLAVE20 $MASTER13_WRITE_SLAVE21 $MASTER13_WRITE_SLAVE22 $MASTER13_WRITE_SLAVE23 $MASTER13_WRITE_SLAVE24 $MASTER13_WRITE_SLAVE25 $MASTER13_WRITE_SLAVE26 $MASTER13_WRITE_SLAVE27 $MASTER13_WRITE_SLAVE28 $MASTER13_WRITE_SLAVE29 $MASTER13_WRITE_SLAVE30 $MASTER13_WRITE_SLAVE31 $MASTER14_CHAN_RS $MASTER14_CLOCK_DOMAIN_CROSSING $MASTER14_DATA_WIDTH $MASTER14_DWC_DATA_FIFO_DEPTH $MASTER14_READ_INTERLEAVE $MASTER14_READ_SLAVE0 $MASTER14_READ_SLAVE1 $MASTER14_READ_SLAVE2 $MASTER14_READ_SLAVE3 $MASTER14_READ_SLAVE4 $MASTER14_READ_SLAVE5 $MASTER14_READ_SLAVE6 $MASTER14_READ_SLAVE7 $MASTER14_READ_SLAVE8 $MASTER14_READ_SLAVE9 $MASTER14_READ_SLAVE10 $MASTER14_READ_SLAVE11 $MASTER14_READ_SLAVE12 $MASTER14_READ_SLAVE13 $MASTER14_READ_SLAVE14 $MASTER14_READ_SLAVE15 $MASTER14_READ_SLAVE16 $MASTER14_READ_SLAVE17 $MASTER14_READ_SLAVE18 $MASTER14_READ_SLAVE19 $MASTER14_READ_SLAVE20 $MASTER14_READ_SLAVE21 $MASTER14_READ_SLAVE22 $MASTER14_READ_SLAVE23 $MASTER14_READ_SLAVE24 $MASTER14_READ_SLAVE25 $MASTER14_READ_SLAVE26 $MASTER14_READ_SLAVE27 $MASTER14_READ_SLAVE28 $MASTER14_READ_SLAVE29 $MASTER14_READ_SLAVE30 $MASTER14_READ_SLAVE31 $MASTER14_TYPE $MASTER14_WRITE_SLAVE0 $MASTER14_WRITE_SLAVE1 $MASTER14_WRITE_SLAVE2 $MASTER14_WRITE_SLAVE3 $MASTER14_WRITE_SLAVE4 $MASTER14_WRITE_SLAVE5 $MASTER14_WRITE_SLAVE6 $MASTER14_WRITE_SLAVE7 $MASTER14_WRITE_SLAVE8 $MASTER14_WRITE_SLAVE9 $MASTER14_WRITE_SLAVE10 $MASTER14_WRITE_SLAVE11 $MASTER14_WRITE_SLAVE12 $MASTER14_WRITE_SLAVE13 $MASTER14_WRITE_SLAVE14 $MASTER14_WRITE_SLAVE15 $MASTER14_WRITE_SLAVE16 $MASTER14_WRITE_SLAVE17 $MASTER14_WRITE_SLAVE18 $MASTER14_WRITE_SLAVE19 $MASTER14_WRITE_SLAVE20 $MASTER14_WRITE_SLAVE21 $MASTER14_WRITE_SLAVE22 $MASTER14_WRITE_SLAVE23 $MASTER14_WRITE_SLAVE24 $MASTER14_WRITE_SLAVE25 $MASTER14_WRITE_SLAVE26 $MASTER14_WRITE_SLAVE27 $MASTER14_WRITE_SLAVE28 $MASTER14_WRITE_SLAVE29 $MASTER14_WRITE_SLAVE30 $MASTER14_WRITE_SLAVE31 $MASTER15_CHAN_RS $MASTER15_CLOCK_DOMAIN_CROSSING $MASTER15_DATA_WIDTH $MASTER15_DWC_DATA_FIFO_DEPTH $MASTER15_READ_INTERLEAVE $MASTER15_READ_SLAVE0 $MASTER15_READ_SLAVE1 $MASTER15_READ_SLAVE2 $MASTER15_READ_SLAVE3 $MASTER15_READ_SLAVE4 $MASTER15_READ_SLAVE5 $MASTER15_READ_SLAVE6 $MASTER15_READ_SLAVE7 $MASTER15_READ_SLAVE8 $MASTER15_READ_SLAVE9 $MASTER15_READ_SLAVE10 $MASTER15_READ_SLAVE11 $MASTER15_READ_SLAVE12 $MASTER15_READ_SLAVE13 $MASTER15_READ_SLAVE14 $MASTER15_READ_SLAVE15 $MASTER15_READ_SLAVE16 $MASTER15_READ_SLAVE17 $MASTER15_READ_SLAVE18 $MASTER15_READ_SLAVE19 $MASTER15_READ_SLAVE20 $MASTER15_READ_SLAVE21 $MASTER15_READ_SLAVE22 $MASTER15_READ_SLAVE23 $MASTER15_READ_SLAVE24 $MASTER15_READ_SLAVE25 $MASTER15_READ_SLAVE26 $MASTER15_READ_SLAVE27 $MASTER15_READ_SLAVE28 $MASTER15_READ_SLAVE29 $MASTER15_READ_SLAVE30 $MASTER15_READ_SLAVE31 $MASTER15_TYPE $MASTER15_WRITE_SLAVE0 $MASTER15_WRITE_SLAVE1 $MASTER15_WRITE_SLAVE2 $MASTER15_WRITE_SLAVE3 $MASTER15_WRITE_SLAVE4 $MASTER15_WRITE_SLAVE5 $MASTER15_WRITE_SLAVE6 $MASTER15_WRITE_SLAVE7 $MASTER15_WRITE_SLAVE8 $MASTER15_WRITE_SLAVE9 $MASTER15_WRITE_SLAVE10 $MASTER15_WRITE_SLAVE11 $MASTER15_WRITE_SLAVE12 $MASTER15_WRITE_SLAVE13 $MASTER15_WRITE_SLAVE14 $MASTER15_WRITE_SLAVE15 $MASTER15_WRITE_SLAVE16 $MASTER15_WRITE_SLAVE17 $MASTER15_WRITE_SLAVE18 $MASTER15_WRITE_SLAVE19 $MASTER15_WRITE_SLAVE20 $MASTER15_WRITE_SLAVE21 $MASTER15_WRITE_SLAVE22 $MASTER15_WRITE_SLAVE23 $MASTER15_WRITE_SLAVE24 $MASTER15_WRITE_SLAVE25 $MASTER15_WRITE_SLAVE26 $MASTER15_WRITE_SLAVE27 $MASTER15_WRITE_SLAVE28 $MASTER15_WRITE_SLAVE29 $MASTER15_WRITE_SLAVE30 $MASTER15_WRITE_SLAVE31 $NUM_MASTERS $NUM_MASTERS_WIDTH $NUM_SLAVES $NUM_THREADS $OPEN_TRANS_MAX $OPTIMIZATION $RD_ARB_EN $SLAVE0_CHAN_RS $SLAVE0_CLOCK_DOMAIN_CROSSING $SLAVE0_DATA_WIDTH $SLAVE0_DWC_DATA_FIFO_DEPTH $SLAVE0_END_ADDR $SLAVE0_END_ADDR_UPPER $SLAVE0_READ_INTERLEAVE $SLAVE0_START_ADDR $SLAVE0_START_ADDR_UPPER $SLAVE0_TYPE $SLAVE1_CHAN_RS $SLAVE1_CLOCK_DOMAIN_CROSSING $SLAVE1_DATA_WIDTH $SLAVE1_DWC_DATA_FIFO_DEPTH $SLAVE1_END_ADDR $SLAVE1_END_ADDR_UPPER $SLAVE1_READ_INTERLEAVE $SLAVE1_START_ADDR $SLAVE1_START_ADDR_UPPER $SLAVE1_TYPE $SLAVE2_CHAN_RS $SLAVE2_CLOCK_DOMAIN_CROSSING $SLAVE2_DATA_WIDTH $SLAVE2_DWC_DATA_FIFO_DEPTH $SLAVE2_END_ADDR $SLAVE2_END_ADDR_UPPER $SLAVE2_READ_INTERLEAVE $SLAVE2_START_ADDR $SLAVE2_START_ADDR_UPPER $SLAVE2_TYPE $SLAVE3_CHAN_RS $SLAVE3_CLOCK_DOMAIN_CROSSING $SLAVE3_DATA_WIDTH $SLAVE3_DWC_DATA_FIFO_DEPTH $SLAVE3_END_ADDR $SLAVE3_END_ADDR_UPPER $SLAVE3_READ_INTERLEAVE $SLAVE3_START_ADDR $SLAVE3_START_ADDR_UPPER $SLAVE3_TYPE $SLAVE4_CHAN_RS $SLAVE4_CLOCK_DOMAIN_CROSSING $SLAVE4_DATA_WIDTH $SLAVE4_DWC_DATA_FIFO_DEPTH $SLAVE4_END_ADDR $SLAVE4_END_ADDR_UPPER $SLAVE4_READ_INTERLEAVE $SLAVE4_START_ADDR $SLAVE4_START_ADDR_UPPER $SLAVE4_TYPE $SLAVE5_CHAN_RS $SLAVE5_CLOCK_DOMAIN_CROSSING $SLAVE5_DATA_WIDTH $SLAVE5_DWC_DATA_FIFO_DEPTH $SLAVE5_END_ADDR $SLAVE5_END_ADDR_UPPER $SLAVE5_READ_INTERLEAVE $SLAVE5_START_ADDR $SLAVE5_START_ADDR_UPPER $SLAVE5_TYPE $SLAVE6_CHAN_RS $SLAVE6_CLOCK_DOMAIN_CROSSING $SLAVE6_DATA_WIDTH $SLAVE6_DWC_DATA_FIFO_DEPTH $SLAVE6_END_ADDR $SLAVE6_END_ADDR_UPPER $SLAVE6_READ_INTERLEAVE $SLAVE6_START_ADDR $SLAVE6_START_ADDR_UPPER $SLAVE6_TYPE $SLAVE7_CHAN_RS $SLAVE7_CLOCK_DOMAIN_CROSSING $SLAVE7_DATA_WIDTH $SLAVE7_DWC_DATA_FIFO_DEPTH $SLAVE7_END_ADDR $SLAVE7_END_ADDR_UPPER $SLAVE7_READ_INTERLEAVE $SLAVE7_START_ADDR $SLAVE7_START_ADDR_UPPER $SLAVE7_TYPE $SLAVE8_CHAN_RS $SLAVE8_CLOCK_DOMAIN_CROSSING $SLAVE8_DATA_WIDTH $SLAVE8_DWC_DATA_FIFO_DEPTH $SLAVE8_END_ADDR $SLAVE8_END_ADDR_UPPER $SLAVE8_READ_INTERLEAVE $SLAVE8_START_ADDR $SLAVE8_START_ADDR_UPPER $SLAVE8_TYPE $SLAVE9_CHAN_RS $SLAVE9_CLOCK_DOMAIN_CROSSING $SLAVE9_DATA_WIDTH $SLAVE9_DWC_DATA_FIFO_DEPTH $SLAVE9_END_ADDR $SLAVE9_END_ADDR_UPPER $SLAVE9_READ_INTERLEAVE $SLAVE9_START_ADDR $SLAVE9_START_ADDR_UPPER $SLAVE9_TYPE $SLAVE10_CHAN_RS $SLAVE10_CLOCK_DOMAIN_CROSSING $SLAVE10_DATA_WIDTH $SLAVE10_DWC_DATA_FIFO_DEPTH $SLAVE10_END_ADDR $SLAVE10_END_ADDR_UPPER $SLAVE10_READ_INTERLEAVE $SLAVE10_START_ADDR $SLAVE10_START_ADDR_UPPER $SLAVE10_TYPE $SLAVE11_CHAN_RS $SLAVE11_CLOCK_DOMAIN_CROSSING $SLAVE11_DATA_WIDTH $SLAVE11_DWC_DATA_FIFO_DEPTH $SLAVE11_END_ADDR $SLAVE11_END_ADDR_UPPER $SLAVE11_READ_INTERLEAVE $SLAVE11_START_ADDR $SLAVE11_START_ADDR_UPPER $SLAVE11_TYPE $SLAVE12_CHAN_RS $SLAVE12_CLOCK_DOMAIN_CROSSING $SLAVE12_DATA_WIDTH $SLAVE12_DWC_DATA_FIFO_DEPTH $SLAVE12_END_ADDR $SLAVE12_END_ADDR_UPPER $SLAVE12_READ_INTERLEAVE $SLAVE12_START_ADDR $SLAVE12_START_ADDR_UPPER $SLAVE12_TYPE $SLAVE13_CHAN_RS $SLAVE13_CLOCK_DOMAIN_CROSSING $SLAVE13_DATA_WIDTH $SLAVE13_DWC_DATA_FIFO_DEPTH $SLAVE13_END_ADDR $SLAVE13_END_ADDR_UPPER $SLAVE13_READ_INTERLEAVE $SLAVE13_START_ADDR $SLAVE13_START_ADDR_UPPER $SLAVE13_TYPE $SLAVE14_CHAN_RS $SLAVE14_CLOCK_DOMAIN_CROSSING $SLAVE14_DATA_WIDTH $SLAVE14_DWC_DATA_FIFO_DEPTH $SLAVE14_END_ADDR $SLAVE14_END_ADDR_UPPER $SLAVE14_READ_INTERLEAVE $SLAVE14_START_ADDR $SLAVE14_START_ADDR_UPPER $SLAVE14_TYPE $SLAVE15_CHAN_RS $SLAVE15_CLOCK_DOMAIN_CROSSING $SLAVE15_DATA_WIDTH $SLAVE15_DWC_DATA_FIFO_DEPTH $SLAVE15_END_ADDR $SLAVE15_END_ADDR_UPPER $SLAVE15_READ_INTERLEAVE $SLAVE15_START_ADDR $SLAVE15_START_ADDR_UPPER $SLAVE15_TYPE $SLAVE16_CHAN_RS $SLAVE16_CLOCK_DOMAIN_CROSSING $SLAVE16_DATA_WIDTH $SLAVE16_DWC_DATA_FIFO_DEPTH $SLAVE16_END_ADDR $SLAVE16_END_ADDR_UPPER $SLAVE16_READ_INTERLEAVE $SLAVE16_START_ADDR $SLAVE16_START_ADDR_UPPER $SLAVE16_TYPE $SLAVE17_CHAN_RS $SLAVE17_CLOCK_DOMAIN_CROSSING $SLAVE17_DATA_WIDTH $SLAVE17_DWC_DATA_FIFO_DEPTH $SLAVE17_END_ADDR $SLAVE17_END_ADDR_UPPER $SLAVE17_READ_INTERLEAVE $SLAVE17_START_ADDR $SLAVE17_START_ADDR_UPPER $SLAVE17_TYPE $SLAVE18_CHAN_RS $SLAVE18_CLOCK_DOMAIN_CROSSING $SLAVE18_DATA_WIDTH $SLAVE18_DWC_DATA_FIFO_DEPTH $SLAVE18_END_ADDR $SLAVE18_END_ADDR_UPPER $SLAVE18_READ_INTERLEAVE $SLAVE18_START_ADDR $SLAVE18_START_ADDR_UPPER $SLAVE18_TYPE $SLAVE19_CHAN_RS $SLAVE19_CLOCK_DOMAIN_CROSSING $SLAVE19_DATA_WIDTH $SLAVE19_DWC_DATA_FIFO_DEPTH $SLAVE19_END_ADDR $SLAVE19_END_ADDR_UPPER $SLAVE19_READ_INTERLEAVE $SLAVE19_START_ADDR $SLAVE19_START_ADDR_UPPER $SLAVE19_TYPE $SLAVE20_CHAN_RS $SLAVE20_CLOCK_DOMAIN_CROSSING $SLAVE20_DATA_WIDTH $SLAVE20_DWC_DATA_FIFO_DEPTH $SLAVE20_END_ADDR $SLAVE20_END_ADDR_UPPER $SLAVE20_READ_INTERLEAVE $SLAVE20_START_ADDR $SLAVE20_START_ADDR_UPPER $SLAVE20_TYPE $SLAVE21_CHAN_RS $SLAVE21_CLOCK_DOMAIN_CROSSING $SLAVE21_DATA_WIDTH $SLAVE21_DWC_DATA_FIFO_DEPTH $SLAVE21_END_ADDR $SLAVE21_END_ADDR_UPPER $SLAVE21_READ_INTERLEAVE $SLAVE21_START_ADDR $SLAVE21_START_ADDR_UPPER $SLAVE21_TYPE $SLAVE22_CHAN_RS $SLAVE22_CLOCK_DOMAIN_CROSSING $SLAVE22_DATA_WIDTH $SLAVE22_DWC_DATA_FIFO_DEPTH $SLAVE22_END_ADDR $SLAVE22_END_ADDR_UPPER $SLAVE22_READ_INTERLEAVE $SLAVE22_START_ADDR $SLAVE22_START_ADDR_UPPER $SLAVE22_TYPE $SLAVE23_CHAN_RS $SLAVE23_CLOCK_DOMAIN_CROSSING $SLAVE23_DATA_WIDTH $SLAVE23_DWC_DATA_FIFO_DEPTH $SLAVE23_END_ADDR $SLAVE23_END_ADDR_UPPER $SLAVE23_READ_INTERLEAVE $SLAVE23_START_ADDR $SLAVE23_START_ADDR_UPPER $SLAVE23_TYPE $SLAVE24_CHAN_RS $SLAVE24_CLOCK_DOMAIN_CROSSING $SLAVE24_DATA_WIDTH $SLAVE24_DWC_DATA_FIFO_DEPTH $SLAVE24_END_ADDR $SLAVE24_END_ADDR_UPPER $SLAVE24_READ_INTERLEAVE $SLAVE24_START_ADDR $SLAVE24_START_ADDR_UPPER $SLAVE24_TYPE $SLAVE25_CHAN_RS $SLAVE25_CLOCK_DOMAIN_CROSSING $SLAVE25_DATA_WIDTH $SLAVE25_DWC_DATA_FIFO_DEPTH $SLAVE25_END_ADDR $SLAVE25_END_ADDR_UPPER $SLAVE25_READ_INTERLEAVE $SLAVE25_START_ADDR $SLAVE25_START_ADDR_UPPER $SLAVE25_TYPE $SLAVE26_CHAN_RS $SLAVE26_CLOCK_DOMAIN_CROSSING $SLAVE26_DATA_WIDTH $SLAVE26_DWC_DATA_FIFO_DEPTH $SLAVE26_END_ADDR $SLAVE26_END_ADDR_UPPER $SLAVE26_READ_INTERLEAVE $SLAVE26_START_ADDR $SLAVE26_START_ADDR_UPPER $SLAVE26_TYPE $SLAVE27_CHAN_RS $SLAVE27_CLOCK_DOMAIN_CROSSING $SLAVE27_DATA_WIDTH $SLAVE27_DWC_DATA_FIFO_DEPTH $SLAVE27_END_ADDR $SLAVE27_END_ADDR_UPPER $SLAVE27_READ_INTERLEAVE $SLAVE27_START_ADDR $SLAVE27_START_ADDR_UPPER $SLAVE27_TYPE $SLAVE28_CHAN_RS $SLAVE28_CLOCK_DOMAIN_CROSSING $SLAVE28_DATA_WIDTH $SLAVE28_DWC_DATA_FIFO_DEPTH $SLAVE28_END_ADDR $SLAVE28_END_ADDR_UPPER $SLAVE28_READ_INTERLEAVE $SLAVE28_START_ADDR $SLAVE28_START_ADDR_UPPER $SLAVE28_TYPE $SLAVE29_CHAN_RS $SLAVE29_CLOCK_DOMAIN_CROSSING $SLAVE29_DATA_WIDTH $SLAVE29_DWC_DATA_FIFO_DEPTH $SLAVE29_END_ADDR $SLAVE29_END_ADDR_UPPER $SLAVE29_READ_INTERLEAVE $SLAVE29_START_ADDR $SLAVE29_START_ADDR_UPPER $SLAVE29_TYPE $SLAVE30_CHAN_RS $SLAVE30_CLOCK_DOMAIN_CROSSING $SLAVE30_DATA_WIDTH $SLAVE30_DWC_DATA_FIFO_DEPTH $SLAVE30_END_ADDR $SLAVE30_END_ADDR_UPPER $SLAVE30_READ_INTERLEAVE $SLAVE30_START_ADDR $SLAVE30_START_ADDR_UPPER $SLAVE30_TYPE $SLAVE31_CHAN_RS $SLAVE31_CLOCK_DOMAIN_CROSSING $SLAVE31_DATA_WIDTH $SLAVE31_DWC_DATA_FIFO_DEPTH $SLAVE31_END_ADDR $SLAVE31_END_ADDR_UPPER $SLAVE31_READ_INTERLEAVE $SLAVE31_START_ADDR $SLAVE31_START_ADDR_UPPER $SLAVE31_TYPE $SLV_AXI4PRT_ADDRDEPTH $SLV_AXI4PRT_DATADEPTH $USER_WIDTH "

 # PCIE_AXI_1 core configurator parameters 
set ADDR_WIDTH "ADDR_WIDTH:38"
set CROSSBAR_MODE "CROSSBAR_MODE:0"
set DATA_WIDTH "DATA_WIDTH:64"
set DWC_ADDR_FIFO_DEPTH_CEILING "DWC_ADDR_FIFO_DEPTH_CEILING:64"
set ID_WIDTH "ID_WIDTH:8"
set MASTER0_CHAN_RS "MASTER0_CHAN_RS:true"
set MASTER0_CLOCK_DOMAIN_CROSSING "MASTER0_CLOCK_DOMAIN_CROSSING:false"
set MASTER0_DATA_WIDTH "MASTER0_DATA_WIDTH:64"
set MASTER0_DWC_DATA_FIFO_DEPTH "MASTER0_DWC_DATA_FIFO_DEPTH:16"
set MASTER0_READ_INTERLEAVE "MASTER0_READ_INTERLEAVE:false"
set MASTER0_READ_SLAVE0 "MASTER0_READ_SLAVE0:true"
set MASTER0_READ_SLAVE1 "MASTER0_READ_SLAVE1:true"
set MASTER0_READ_SLAVE2 "MASTER0_READ_SLAVE2:true"
set MASTER0_READ_SLAVE3 "MASTER0_READ_SLAVE3:true"
set MASTER0_READ_SLAVE4 "MASTER0_READ_SLAVE4:true"
set MASTER0_READ_SLAVE5 "MASTER0_READ_SLAVE5:true"
set MASTER0_READ_SLAVE6 "MASTER0_READ_SLAVE6:true"
set MASTER0_READ_SLAVE7 "MASTER0_READ_SLAVE7:true"
set MASTER0_READ_SLAVE8 "MASTER0_READ_SLAVE8:true"
set MASTER0_READ_SLAVE9 "MASTER0_READ_SLAVE9:true"
set MASTER0_READ_SLAVE10 "MASTER0_READ_SLAVE10:true"
set MASTER0_READ_SLAVE11 "MASTER0_READ_SLAVE11:true"
set MASTER0_READ_SLAVE12 "MASTER0_READ_SLAVE12:true"
set MASTER0_READ_SLAVE13 "MASTER0_READ_SLAVE13:true"
set MASTER0_READ_SLAVE14 "MASTER0_READ_SLAVE14:true"
set MASTER0_READ_SLAVE15 "MASTER0_READ_SLAVE15:true"
set MASTER0_READ_SLAVE16 "MASTER0_READ_SLAVE16:true"
set MASTER0_READ_SLAVE17 "MASTER0_READ_SLAVE17:true"
set MASTER0_READ_SLAVE18 "MASTER0_READ_SLAVE18:true"
set MASTER0_READ_SLAVE19 "MASTER0_READ_SLAVE19:true"
set MASTER0_READ_SLAVE20 "MASTER0_READ_SLAVE20:true"
set MASTER0_READ_SLAVE21 "MASTER0_READ_SLAVE21:true"
set MASTER0_READ_SLAVE22 "MASTER0_READ_SLAVE22:true"
set MASTER0_READ_SLAVE23 "MASTER0_READ_SLAVE23:true"
set MASTER0_READ_SLAVE24 "MASTER0_READ_SLAVE24:true"
set MASTER0_READ_SLAVE25 "MASTER0_READ_SLAVE25:true"
set MASTER0_READ_SLAVE26 "MASTER0_READ_SLAVE26:true"
set MASTER0_READ_SLAVE27 "MASTER0_READ_SLAVE27:true"
set MASTER0_READ_SLAVE28 "MASTER0_READ_SLAVE28:true"
set MASTER0_READ_SLAVE29 "MASTER0_READ_SLAVE29:true"
set MASTER0_READ_SLAVE30 "MASTER0_READ_SLAVE30:true"
set MASTER0_READ_SLAVE31 "MASTER0_READ_SLAVE31:true"
set MASTER0_TYPE "MASTER0_TYPE:0"
set MASTER0_WRITE_SLAVE0 "MASTER0_WRITE_SLAVE0:true"
set MASTER0_WRITE_SLAVE1 "MASTER0_WRITE_SLAVE1:true"
set MASTER0_WRITE_SLAVE2 "MASTER0_WRITE_SLAVE2:true"
set MASTER0_WRITE_SLAVE3 "MASTER0_WRITE_SLAVE3:true"
set MASTER0_WRITE_SLAVE4 "MASTER0_WRITE_SLAVE4:true"
set MASTER0_WRITE_SLAVE5 "MASTER0_WRITE_SLAVE5:true"
set MASTER0_WRITE_SLAVE6 "MASTER0_WRITE_SLAVE6:true"
set MASTER0_WRITE_SLAVE7 "MASTER0_WRITE_SLAVE7:true"
set MASTER0_WRITE_SLAVE8 "MASTER0_WRITE_SLAVE8:true"
set MASTER0_WRITE_SLAVE9 "MASTER0_WRITE_SLAVE9:true"
set MASTER0_WRITE_SLAVE10 "MASTER0_WRITE_SLAVE10:true"
set MASTER0_WRITE_SLAVE11 "MASTER0_WRITE_SLAVE11:true"
set MASTER0_WRITE_SLAVE12 "MASTER0_WRITE_SLAVE12:true"
set MASTER0_WRITE_SLAVE13 "MASTER0_WRITE_SLAVE13:true"
set MASTER0_WRITE_SLAVE14 "MASTER0_WRITE_SLAVE14:true"
set MASTER0_WRITE_SLAVE15 "MASTER0_WRITE_SLAVE15:true"
set MASTER0_WRITE_SLAVE16 "MASTER0_WRITE_SLAVE16:true"
set MASTER0_WRITE_SLAVE17 "MASTER0_WRITE_SLAVE17:true"
set MASTER0_WRITE_SLAVE18 "MASTER0_WRITE_SLAVE18:true"
set MASTER0_WRITE_SLAVE19 "MASTER0_WRITE_SLAVE19:true"
set MASTER0_WRITE_SLAVE20 "MASTER0_WRITE_SLAVE20:true"
set MASTER0_WRITE_SLAVE21 "MASTER0_WRITE_SLAVE21:true"
set MASTER0_WRITE_SLAVE22 "MASTER0_WRITE_SLAVE22:true"
set MASTER0_WRITE_SLAVE23 "MASTER0_WRITE_SLAVE23:true"
set MASTER0_WRITE_SLAVE24 "MASTER0_WRITE_SLAVE24:true"
set MASTER0_WRITE_SLAVE25 "MASTER0_WRITE_SLAVE25:true"
set MASTER0_WRITE_SLAVE26 "MASTER0_WRITE_SLAVE26:true"
set MASTER0_WRITE_SLAVE27 "MASTER0_WRITE_SLAVE27:true"
set MASTER0_WRITE_SLAVE28 "MASTER0_WRITE_SLAVE28:true"
set MASTER0_WRITE_SLAVE29 "MASTER0_WRITE_SLAVE29:true"
set MASTER0_WRITE_SLAVE30 "MASTER0_WRITE_SLAVE30:true"
set MASTER0_WRITE_SLAVE31 "MASTER0_WRITE_SLAVE31:true"
set MASTER1_CHAN_RS "MASTER1_CHAN_RS:true"
set MASTER1_CLOCK_DOMAIN_CROSSING "MASTER1_CLOCK_DOMAIN_CROSSING:false"
set MASTER1_DATA_WIDTH "MASTER1_DATA_WIDTH:64"
set MASTER1_DWC_DATA_FIFO_DEPTH "MASTER1_DWC_DATA_FIFO_DEPTH:16"
set MASTER1_READ_INTERLEAVE "MASTER1_READ_INTERLEAVE:false"
set MASTER1_READ_SLAVE0 "MASTER1_READ_SLAVE0:true"
set MASTER1_READ_SLAVE1 "MASTER1_READ_SLAVE1:true"
set MASTER1_READ_SLAVE2 "MASTER1_READ_SLAVE2:true"
set MASTER1_READ_SLAVE3 "MASTER1_READ_SLAVE3:true"
set MASTER1_READ_SLAVE4 "MASTER1_READ_SLAVE4:true"
set MASTER1_READ_SLAVE5 "MASTER1_READ_SLAVE5:true"
set MASTER1_READ_SLAVE6 "MASTER1_READ_SLAVE6:true"
set MASTER1_READ_SLAVE7 "MASTER1_READ_SLAVE7:true"
set MASTER1_READ_SLAVE8 "MASTER1_READ_SLAVE8:true"
set MASTER1_READ_SLAVE9 "MASTER1_READ_SLAVE9:true"
set MASTER1_READ_SLAVE10 "MASTER1_READ_SLAVE10:true"
set MASTER1_READ_SLAVE11 "MASTER1_READ_SLAVE11:true"
set MASTER1_READ_SLAVE12 "MASTER1_READ_SLAVE12:true"
set MASTER1_READ_SLAVE13 "MASTER1_READ_SLAVE13:true"
set MASTER1_READ_SLAVE14 "MASTER1_READ_SLAVE14:true"
set MASTER1_READ_SLAVE15 "MASTER1_READ_SLAVE15:true"
set MASTER1_READ_SLAVE16 "MASTER1_READ_SLAVE16:true"
set MASTER1_READ_SLAVE17 "MASTER1_READ_SLAVE17:true"
set MASTER1_READ_SLAVE18 "MASTER1_READ_SLAVE18:true"
set MASTER1_READ_SLAVE19 "MASTER1_READ_SLAVE19:true"
set MASTER1_READ_SLAVE20 "MASTER1_READ_SLAVE20:true"
set MASTER1_READ_SLAVE21 "MASTER1_READ_SLAVE21:true"
set MASTER1_READ_SLAVE22 "MASTER1_READ_SLAVE22:true"
set MASTER1_READ_SLAVE23 "MASTER1_READ_SLAVE23:true"
set MASTER1_READ_SLAVE24 "MASTER1_READ_SLAVE24:true"
set MASTER1_READ_SLAVE25 "MASTER1_READ_SLAVE25:true"
set MASTER1_READ_SLAVE26 "MASTER1_READ_SLAVE26:true"
set MASTER1_READ_SLAVE27 "MASTER1_READ_SLAVE27:true"
set MASTER1_READ_SLAVE28 "MASTER1_READ_SLAVE28:true"
set MASTER1_READ_SLAVE29 "MASTER1_READ_SLAVE29:true"
set MASTER1_READ_SLAVE30 "MASTER1_READ_SLAVE30:true"
set MASTER1_READ_SLAVE31 "MASTER1_READ_SLAVE31:true"
set MASTER1_TYPE "MASTER1_TYPE:0"
set MASTER1_WRITE_SLAVE0 "MASTER1_WRITE_SLAVE0:true"
set MASTER1_WRITE_SLAVE1 "MASTER1_WRITE_SLAVE1:true"
set MASTER1_WRITE_SLAVE2 "MASTER1_WRITE_SLAVE2:true"
set MASTER1_WRITE_SLAVE3 "MASTER1_WRITE_SLAVE3:true"
set MASTER1_WRITE_SLAVE4 "MASTER1_WRITE_SLAVE4:true"
set MASTER1_WRITE_SLAVE5 "MASTER1_WRITE_SLAVE5:true"
set MASTER1_WRITE_SLAVE6 "MASTER1_WRITE_SLAVE6:true"
set MASTER1_WRITE_SLAVE7 "MASTER1_WRITE_SLAVE7:true"
set MASTER1_WRITE_SLAVE8 "MASTER1_WRITE_SLAVE8:true"
set MASTER1_WRITE_SLAVE9 "MASTER1_WRITE_SLAVE9:true"
set MASTER1_WRITE_SLAVE10 "MASTER1_WRITE_SLAVE10:true"
set MASTER1_WRITE_SLAVE11 "MASTER1_WRITE_SLAVE11:true"
set MASTER1_WRITE_SLAVE12 "MASTER1_WRITE_SLAVE12:true"
set MASTER1_WRITE_SLAVE13 "MASTER1_WRITE_SLAVE13:true"
set MASTER1_WRITE_SLAVE14 "MASTER1_WRITE_SLAVE14:true"
set MASTER1_WRITE_SLAVE15 "MASTER1_WRITE_SLAVE15:true"
set MASTER1_WRITE_SLAVE16 "MASTER1_WRITE_SLAVE16:true"
set MASTER1_WRITE_SLAVE17 "MASTER1_WRITE_SLAVE17:true"
set MASTER1_WRITE_SLAVE18 "MASTER1_WRITE_SLAVE18:true"
set MASTER1_WRITE_SLAVE19 "MASTER1_WRITE_SLAVE19:true"
set MASTER1_WRITE_SLAVE20 "MASTER1_WRITE_SLAVE20:true"
set MASTER1_WRITE_SLAVE21 "MASTER1_WRITE_SLAVE21:true"
set MASTER1_WRITE_SLAVE22 "MASTER1_WRITE_SLAVE22:true"
set MASTER1_WRITE_SLAVE23 "MASTER1_WRITE_SLAVE23:true"
set MASTER1_WRITE_SLAVE24 "MASTER1_WRITE_SLAVE24:true"
set MASTER1_WRITE_SLAVE25 "MASTER1_WRITE_SLAVE25:true"
set MASTER1_WRITE_SLAVE26 "MASTER1_WRITE_SLAVE26:true"
set MASTER1_WRITE_SLAVE27 "MASTER1_WRITE_SLAVE27:true"
set MASTER1_WRITE_SLAVE28 "MASTER1_WRITE_SLAVE28:true"
set MASTER1_WRITE_SLAVE29 "MASTER1_WRITE_SLAVE29:true"
set MASTER1_WRITE_SLAVE30 "MASTER1_WRITE_SLAVE30:true"
set MASTER1_WRITE_SLAVE31 "MASTER1_WRITE_SLAVE31:true"
set MASTER2_CHAN_RS "MASTER2_CHAN_RS:true"
set MASTER2_CLOCK_DOMAIN_CROSSING "MASTER2_CLOCK_DOMAIN_CROSSING:false"
set MASTER2_DATA_WIDTH "MASTER2_DATA_WIDTH:64"
set MASTER2_DWC_DATA_FIFO_DEPTH "MASTER2_DWC_DATA_FIFO_DEPTH:16"
set MASTER2_READ_INTERLEAVE "MASTER2_READ_INTERLEAVE:false"
set MASTER2_READ_SLAVE0 "MASTER2_READ_SLAVE0:true"
set MASTER2_READ_SLAVE1 "MASTER2_READ_SLAVE1:true"
set MASTER2_READ_SLAVE2 "MASTER2_READ_SLAVE2:true"
set MASTER2_READ_SLAVE3 "MASTER2_READ_SLAVE3:true"
set MASTER2_READ_SLAVE4 "MASTER2_READ_SLAVE4:true"
set MASTER2_READ_SLAVE5 "MASTER2_READ_SLAVE5:true"
set MASTER2_READ_SLAVE6 "MASTER2_READ_SLAVE6:true"
set MASTER2_READ_SLAVE7 "MASTER2_READ_SLAVE7:true"
set MASTER2_READ_SLAVE8 "MASTER2_READ_SLAVE8:true"
set MASTER2_READ_SLAVE9 "MASTER2_READ_SLAVE9:true"
set MASTER2_READ_SLAVE10 "MASTER2_READ_SLAVE10:true"
set MASTER2_READ_SLAVE11 "MASTER2_READ_SLAVE11:true"
set MASTER2_READ_SLAVE12 "MASTER2_READ_SLAVE12:true"
set MASTER2_READ_SLAVE13 "MASTER2_READ_SLAVE13:true"
set MASTER2_READ_SLAVE14 "MASTER2_READ_SLAVE14:true"
set MASTER2_READ_SLAVE15 "MASTER2_READ_SLAVE15:true"
set MASTER2_READ_SLAVE16 "MASTER2_READ_SLAVE16:true"
set MASTER2_READ_SLAVE17 "MASTER2_READ_SLAVE17:true"
set MASTER2_READ_SLAVE18 "MASTER2_READ_SLAVE18:true"
set MASTER2_READ_SLAVE19 "MASTER2_READ_SLAVE19:true"
set MASTER2_READ_SLAVE20 "MASTER2_READ_SLAVE20:true"
set MASTER2_READ_SLAVE21 "MASTER2_READ_SLAVE21:true"
set MASTER2_READ_SLAVE22 "MASTER2_READ_SLAVE22:true"
set MASTER2_READ_SLAVE23 "MASTER2_READ_SLAVE23:true"
set MASTER2_READ_SLAVE24 "MASTER2_READ_SLAVE24:true"
set MASTER2_READ_SLAVE25 "MASTER2_READ_SLAVE25:true"
set MASTER2_READ_SLAVE26 "MASTER2_READ_SLAVE26:true"
set MASTER2_READ_SLAVE27 "MASTER2_READ_SLAVE27:true"
set MASTER2_READ_SLAVE28 "MASTER2_READ_SLAVE28:true"
set MASTER2_READ_SLAVE29 "MASTER2_READ_SLAVE29:true"
set MASTER2_READ_SLAVE30 "MASTER2_READ_SLAVE30:true"
set MASTER2_READ_SLAVE31 "MASTER2_READ_SLAVE31:true"
set MASTER2_TYPE "MASTER2_TYPE:0"
set MASTER2_WRITE_SLAVE0 "MASTER2_WRITE_SLAVE0:true"
set MASTER2_WRITE_SLAVE1 "MASTER2_WRITE_SLAVE1:true"
set MASTER2_WRITE_SLAVE2 "MASTER2_WRITE_SLAVE2:true"
set MASTER2_WRITE_SLAVE3 "MASTER2_WRITE_SLAVE3:true"
set MASTER2_WRITE_SLAVE4 "MASTER2_WRITE_SLAVE4:true"
set MASTER2_WRITE_SLAVE5 "MASTER2_WRITE_SLAVE5:true"
set MASTER2_WRITE_SLAVE6 "MASTER2_WRITE_SLAVE6:true"
set MASTER2_WRITE_SLAVE7 "MASTER2_WRITE_SLAVE7:true"
set MASTER2_WRITE_SLAVE8 "MASTER2_WRITE_SLAVE8:true"
set MASTER2_WRITE_SLAVE9 "MASTER2_WRITE_SLAVE9:true"
set MASTER2_WRITE_SLAVE10 "MASTER2_WRITE_SLAVE10:true"
set MASTER2_WRITE_SLAVE11 "MASTER2_WRITE_SLAVE11:true"
set MASTER2_WRITE_SLAVE12 "MASTER2_WRITE_SLAVE12:true"
set MASTER2_WRITE_SLAVE13 "MASTER2_WRITE_SLAVE13:true"
set MASTER2_WRITE_SLAVE14 "MASTER2_WRITE_SLAVE14:true"
set MASTER2_WRITE_SLAVE15 "MASTER2_WRITE_SLAVE15:true"
set MASTER2_WRITE_SLAVE16 "MASTER2_WRITE_SLAVE16:true"
set MASTER2_WRITE_SLAVE17 "MASTER2_WRITE_SLAVE17:true"
set MASTER2_WRITE_SLAVE18 "MASTER2_WRITE_SLAVE18:true"
set MASTER2_WRITE_SLAVE19 "MASTER2_WRITE_SLAVE19:true"
set MASTER2_WRITE_SLAVE20 "MASTER2_WRITE_SLAVE20:true"
set MASTER2_WRITE_SLAVE21 "MASTER2_WRITE_SLAVE21:true"
set MASTER2_WRITE_SLAVE22 "MASTER2_WRITE_SLAVE22:true"
set MASTER2_WRITE_SLAVE23 "MASTER2_WRITE_SLAVE23:true"
set MASTER2_WRITE_SLAVE24 "MASTER2_WRITE_SLAVE24:true"
set MASTER2_WRITE_SLAVE25 "MASTER2_WRITE_SLAVE25:true"
set MASTER2_WRITE_SLAVE26 "MASTER2_WRITE_SLAVE26:true"
set MASTER2_WRITE_SLAVE27 "MASTER2_WRITE_SLAVE27:true"
set MASTER2_WRITE_SLAVE28 "MASTER2_WRITE_SLAVE28:true"
set MASTER2_WRITE_SLAVE29 "MASTER2_WRITE_SLAVE29:true"
set MASTER2_WRITE_SLAVE30 "MASTER2_WRITE_SLAVE30:true"
set MASTER2_WRITE_SLAVE31 "MASTER2_WRITE_SLAVE31:true"
set MASTER3_CHAN_RS "MASTER3_CHAN_RS:true"
set MASTER3_CLOCK_DOMAIN_CROSSING "MASTER3_CLOCK_DOMAIN_CROSSING:false"
set MASTER3_DATA_WIDTH "MASTER3_DATA_WIDTH:64"
set MASTER3_DWC_DATA_FIFO_DEPTH "MASTER3_DWC_DATA_FIFO_DEPTH:16"
set MASTER3_READ_INTERLEAVE "MASTER3_READ_INTERLEAVE:false"
set MASTER3_READ_SLAVE0 "MASTER3_READ_SLAVE0:true"
set MASTER3_READ_SLAVE1 "MASTER3_READ_SLAVE1:true"
set MASTER3_READ_SLAVE2 "MASTER3_READ_SLAVE2:true"
set MASTER3_READ_SLAVE3 "MASTER3_READ_SLAVE3:true"
set MASTER3_READ_SLAVE4 "MASTER3_READ_SLAVE4:true"
set MASTER3_READ_SLAVE5 "MASTER3_READ_SLAVE5:true"
set MASTER3_READ_SLAVE6 "MASTER3_READ_SLAVE6:true"
set MASTER3_READ_SLAVE7 "MASTER3_READ_SLAVE7:true"
set MASTER3_READ_SLAVE8 "MASTER3_READ_SLAVE8:true"
set MASTER3_READ_SLAVE9 "MASTER3_READ_SLAVE9:true"
set MASTER3_READ_SLAVE10 "MASTER3_READ_SLAVE10:true"
set MASTER3_READ_SLAVE11 "MASTER3_READ_SLAVE11:true"
set MASTER3_READ_SLAVE12 "MASTER3_READ_SLAVE12:true"
set MASTER3_READ_SLAVE13 "MASTER3_READ_SLAVE13:true"
set MASTER3_READ_SLAVE14 "MASTER3_READ_SLAVE14:true"
set MASTER3_READ_SLAVE15 "MASTER3_READ_SLAVE15:true"
set MASTER3_READ_SLAVE16 "MASTER3_READ_SLAVE16:true"
set MASTER3_READ_SLAVE17 "MASTER3_READ_SLAVE17:true"
set MASTER3_READ_SLAVE18 "MASTER3_READ_SLAVE18:true"
set MASTER3_READ_SLAVE19 "MASTER3_READ_SLAVE19:true"
set MASTER3_READ_SLAVE20 "MASTER3_READ_SLAVE20:true"
set MASTER3_READ_SLAVE21 "MASTER3_READ_SLAVE21:true"
set MASTER3_READ_SLAVE22 "MASTER3_READ_SLAVE22:true"
set MASTER3_READ_SLAVE23 "MASTER3_READ_SLAVE23:true"
set MASTER3_READ_SLAVE24 "MASTER3_READ_SLAVE24:true"
set MASTER3_READ_SLAVE25 "MASTER3_READ_SLAVE25:true"
set MASTER3_READ_SLAVE26 "MASTER3_READ_SLAVE26:true"
set MASTER3_READ_SLAVE27 "MASTER3_READ_SLAVE27:true"
set MASTER3_READ_SLAVE28 "MASTER3_READ_SLAVE28:true"
set MASTER3_READ_SLAVE29 "MASTER3_READ_SLAVE29:true"
set MASTER3_READ_SLAVE30 "MASTER3_READ_SLAVE30:true"
set MASTER3_READ_SLAVE31 "MASTER3_READ_SLAVE31:true"
set MASTER3_TYPE "MASTER3_TYPE:0"
set MASTER3_WRITE_SLAVE0 "MASTER3_WRITE_SLAVE0:true"
set MASTER3_WRITE_SLAVE1 "MASTER3_WRITE_SLAVE1:true"
set MASTER3_WRITE_SLAVE2 "MASTER3_WRITE_SLAVE2:true"
set MASTER3_WRITE_SLAVE3 "MASTER3_WRITE_SLAVE3:true"
set MASTER3_WRITE_SLAVE4 "MASTER3_WRITE_SLAVE4:true"
set MASTER3_WRITE_SLAVE5 "MASTER3_WRITE_SLAVE5:true"
set MASTER3_WRITE_SLAVE6 "MASTER3_WRITE_SLAVE6:true"
set MASTER3_WRITE_SLAVE7 "MASTER3_WRITE_SLAVE7:true"
set MASTER3_WRITE_SLAVE8 "MASTER3_WRITE_SLAVE8:true"
set MASTER3_WRITE_SLAVE9 "MASTER3_WRITE_SLAVE9:true"
set MASTER3_WRITE_SLAVE10 "MASTER3_WRITE_SLAVE10:true"
set MASTER3_WRITE_SLAVE11 "MASTER3_WRITE_SLAVE11:true"
set MASTER3_WRITE_SLAVE12 "MASTER3_WRITE_SLAVE12:true"
set MASTER3_WRITE_SLAVE13 "MASTER3_WRITE_SLAVE13:true"
set MASTER3_WRITE_SLAVE14 "MASTER3_WRITE_SLAVE14:true"
set MASTER3_WRITE_SLAVE15 "MASTER3_WRITE_SLAVE15:true"
set MASTER3_WRITE_SLAVE16 "MASTER3_WRITE_SLAVE16:true"
set MASTER3_WRITE_SLAVE17 "MASTER3_WRITE_SLAVE17:true"
set MASTER3_WRITE_SLAVE18 "MASTER3_WRITE_SLAVE18:true"
set MASTER3_WRITE_SLAVE19 "MASTER3_WRITE_SLAVE19:true"
set MASTER3_WRITE_SLAVE20 "MASTER3_WRITE_SLAVE20:true"
set MASTER3_WRITE_SLAVE21 "MASTER3_WRITE_SLAVE21:true"
set MASTER3_WRITE_SLAVE22 "MASTER3_WRITE_SLAVE22:true"
set MASTER3_WRITE_SLAVE23 "MASTER3_WRITE_SLAVE23:true"
set MASTER3_WRITE_SLAVE24 "MASTER3_WRITE_SLAVE24:true"
set MASTER3_WRITE_SLAVE25 "MASTER3_WRITE_SLAVE25:true"
set MASTER3_WRITE_SLAVE26 "MASTER3_WRITE_SLAVE26:true"
set MASTER3_WRITE_SLAVE27 "MASTER3_WRITE_SLAVE27:true"
set MASTER3_WRITE_SLAVE28 "MASTER3_WRITE_SLAVE28:true"
set MASTER3_WRITE_SLAVE29 "MASTER3_WRITE_SLAVE29:true"
set MASTER3_WRITE_SLAVE30 "MASTER3_WRITE_SLAVE30:true"
set MASTER3_WRITE_SLAVE31 "MASTER3_WRITE_SLAVE31:true"
set MASTER4_CHAN_RS "MASTER4_CHAN_RS:true"
set MASTER4_CLOCK_DOMAIN_CROSSING "MASTER4_CLOCK_DOMAIN_CROSSING:false"
set MASTER4_DATA_WIDTH "MASTER4_DATA_WIDTH:64"
set MASTER4_DWC_DATA_FIFO_DEPTH "MASTER4_DWC_DATA_FIFO_DEPTH:16"
set MASTER4_READ_INTERLEAVE "MASTER4_READ_INTERLEAVE:false"
set MASTER4_READ_SLAVE0 "MASTER4_READ_SLAVE0:true"
set MASTER4_READ_SLAVE1 "MASTER4_READ_SLAVE1:true"
set MASTER4_READ_SLAVE2 "MASTER4_READ_SLAVE2:true"
set MASTER4_READ_SLAVE3 "MASTER4_READ_SLAVE3:true"
set MASTER4_READ_SLAVE4 "MASTER4_READ_SLAVE4:true"
set MASTER4_READ_SLAVE5 "MASTER4_READ_SLAVE5:true"
set MASTER4_READ_SLAVE6 "MASTER4_READ_SLAVE6:true"
set MASTER4_READ_SLAVE7 "MASTER4_READ_SLAVE7:true"
set MASTER4_READ_SLAVE8 "MASTER4_READ_SLAVE8:true"
set MASTER4_READ_SLAVE9 "MASTER4_READ_SLAVE9:true"
set MASTER4_READ_SLAVE10 "MASTER4_READ_SLAVE10:true"
set MASTER4_READ_SLAVE11 "MASTER4_READ_SLAVE11:true"
set MASTER4_READ_SLAVE12 "MASTER4_READ_SLAVE12:true"
set MASTER4_READ_SLAVE13 "MASTER4_READ_SLAVE13:true"
set MASTER4_READ_SLAVE14 "MASTER4_READ_SLAVE14:true"
set MASTER4_READ_SLAVE15 "MASTER4_READ_SLAVE15:true"
set MASTER4_READ_SLAVE16 "MASTER4_READ_SLAVE16:true"
set MASTER4_READ_SLAVE17 "MASTER4_READ_SLAVE17:true"
set MASTER4_READ_SLAVE18 "MASTER4_READ_SLAVE18:true"
set MASTER4_READ_SLAVE19 "MASTER4_READ_SLAVE19:true"
set MASTER4_READ_SLAVE20 "MASTER4_READ_SLAVE20:true"
set MASTER4_READ_SLAVE21 "MASTER4_READ_SLAVE21:true"
set MASTER4_READ_SLAVE22 "MASTER4_READ_SLAVE22:true"
set MASTER4_READ_SLAVE23 "MASTER4_READ_SLAVE23:true"
set MASTER4_READ_SLAVE24 "MASTER4_READ_SLAVE24:true"
set MASTER4_READ_SLAVE25 "MASTER4_READ_SLAVE25:true"
set MASTER4_READ_SLAVE26 "MASTER4_READ_SLAVE26:true"
set MASTER4_READ_SLAVE27 "MASTER4_READ_SLAVE27:true"
set MASTER4_READ_SLAVE28 "MASTER4_READ_SLAVE28:true"
set MASTER4_READ_SLAVE29 "MASTER4_READ_SLAVE29:true"
set MASTER4_READ_SLAVE30 "MASTER4_READ_SLAVE30:true"
set MASTER4_READ_SLAVE31 "MASTER4_READ_SLAVE31:true"
set MASTER4_TYPE "MASTER4_TYPE:0"
set MASTER4_WRITE_SLAVE0 "MASTER4_WRITE_SLAVE0:true"
set MASTER4_WRITE_SLAVE1 "MASTER4_WRITE_SLAVE1:true"
set MASTER4_WRITE_SLAVE2 "MASTER4_WRITE_SLAVE2:true"
set MASTER4_WRITE_SLAVE3 "MASTER4_WRITE_SLAVE3:true"
set MASTER4_WRITE_SLAVE4 "MASTER4_WRITE_SLAVE4:true"
set MASTER4_WRITE_SLAVE5 "MASTER4_WRITE_SLAVE5:true"
set MASTER4_WRITE_SLAVE6 "MASTER4_WRITE_SLAVE6:true"
set MASTER4_WRITE_SLAVE7 "MASTER4_WRITE_SLAVE7:true"
set MASTER4_WRITE_SLAVE8 "MASTER4_WRITE_SLAVE8:true"
set MASTER4_WRITE_SLAVE9 "MASTER4_WRITE_SLAVE9:true"
set MASTER4_WRITE_SLAVE10 "MASTER4_WRITE_SLAVE10:true"
set MASTER4_WRITE_SLAVE11 "MASTER4_WRITE_SLAVE11:true"
set MASTER4_WRITE_SLAVE12 "MASTER4_WRITE_SLAVE12:true"
set MASTER4_WRITE_SLAVE13 "MASTER4_WRITE_SLAVE13:true"
set MASTER4_WRITE_SLAVE14 "MASTER4_WRITE_SLAVE14:true"
set MASTER4_WRITE_SLAVE15 "MASTER4_WRITE_SLAVE15:true"
set MASTER4_WRITE_SLAVE16 "MASTER4_WRITE_SLAVE16:true"
set MASTER4_WRITE_SLAVE17 "MASTER4_WRITE_SLAVE17:true"
set MASTER4_WRITE_SLAVE18 "MASTER4_WRITE_SLAVE18:true"
set MASTER4_WRITE_SLAVE19 "MASTER4_WRITE_SLAVE19:true"
set MASTER4_WRITE_SLAVE20 "MASTER4_WRITE_SLAVE20:true"
set MASTER4_WRITE_SLAVE21 "MASTER4_WRITE_SLAVE21:true"
set MASTER4_WRITE_SLAVE22 "MASTER4_WRITE_SLAVE22:true"
set MASTER4_WRITE_SLAVE23 "MASTER4_WRITE_SLAVE23:true"
set MASTER4_WRITE_SLAVE24 "MASTER4_WRITE_SLAVE24:true"
set MASTER4_WRITE_SLAVE25 "MASTER4_WRITE_SLAVE25:true"
set MASTER4_WRITE_SLAVE26 "MASTER4_WRITE_SLAVE26:true"
set MASTER4_WRITE_SLAVE27 "MASTER4_WRITE_SLAVE27:true"
set MASTER4_WRITE_SLAVE28 "MASTER4_WRITE_SLAVE28:true"
set MASTER4_WRITE_SLAVE29 "MASTER4_WRITE_SLAVE29:true"
set MASTER4_WRITE_SLAVE30 "MASTER4_WRITE_SLAVE30:true"
set MASTER4_WRITE_SLAVE31 "MASTER4_WRITE_SLAVE31:true"
set MASTER5_CHAN_RS "MASTER5_CHAN_RS:true"
set MASTER5_CLOCK_DOMAIN_CROSSING "MASTER5_CLOCK_DOMAIN_CROSSING:false"
set MASTER5_DATA_WIDTH "MASTER5_DATA_WIDTH:64"
set MASTER5_DWC_DATA_FIFO_DEPTH "MASTER5_DWC_DATA_FIFO_DEPTH:16"
set MASTER5_READ_INTERLEAVE "MASTER5_READ_INTERLEAVE:false"
set MASTER5_READ_SLAVE0 "MASTER5_READ_SLAVE0:true"
set MASTER5_READ_SLAVE1 "MASTER5_READ_SLAVE1:true"
set MASTER5_READ_SLAVE2 "MASTER5_READ_SLAVE2:true"
set MASTER5_READ_SLAVE3 "MASTER5_READ_SLAVE3:true"
set MASTER5_READ_SLAVE4 "MASTER5_READ_SLAVE4:true"
set MASTER5_READ_SLAVE5 "MASTER5_READ_SLAVE5:true"
set MASTER5_READ_SLAVE6 "MASTER5_READ_SLAVE6:true"
set MASTER5_READ_SLAVE7 "MASTER5_READ_SLAVE7:true"
set MASTER5_READ_SLAVE8 "MASTER5_READ_SLAVE8:true"
set MASTER5_READ_SLAVE9 "MASTER5_READ_SLAVE9:true"
set MASTER5_READ_SLAVE10 "MASTER5_READ_SLAVE10:true"
set MASTER5_READ_SLAVE11 "MASTER5_READ_SLAVE11:true"
set MASTER5_READ_SLAVE12 "MASTER5_READ_SLAVE12:true"
set MASTER5_READ_SLAVE13 "MASTER5_READ_SLAVE13:true"
set MASTER5_READ_SLAVE14 "MASTER5_READ_SLAVE14:true"
set MASTER5_READ_SLAVE15 "MASTER5_READ_SLAVE15:true"
set MASTER5_READ_SLAVE16 "MASTER5_READ_SLAVE16:true"
set MASTER5_READ_SLAVE17 "MASTER5_READ_SLAVE17:true"
set MASTER5_READ_SLAVE18 "MASTER5_READ_SLAVE18:true"
set MASTER5_READ_SLAVE19 "MASTER5_READ_SLAVE19:true"
set MASTER5_READ_SLAVE20 "MASTER5_READ_SLAVE20:true"
set MASTER5_READ_SLAVE21 "MASTER5_READ_SLAVE21:true"
set MASTER5_READ_SLAVE22 "MASTER5_READ_SLAVE22:true"
set MASTER5_READ_SLAVE23 "MASTER5_READ_SLAVE23:true"
set MASTER5_READ_SLAVE24 "MASTER5_READ_SLAVE24:true"
set MASTER5_READ_SLAVE25 "MASTER5_READ_SLAVE25:true"
set MASTER5_READ_SLAVE26 "MASTER5_READ_SLAVE26:true"
set MASTER5_READ_SLAVE27 "MASTER5_READ_SLAVE27:true"
set MASTER5_READ_SLAVE28 "MASTER5_READ_SLAVE28:true"
set MASTER5_READ_SLAVE29 "MASTER5_READ_SLAVE29:true"
set MASTER5_READ_SLAVE30 "MASTER5_READ_SLAVE30:true"
set MASTER5_READ_SLAVE31 "MASTER5_READ_SLAVE31:true"
set MASTER5_TYPE "MASTER5_TYPE:0"
set MASTER5_WRITE_SLAVE0 "MASTER5_WRITE_SLAVE0:true"
set MASTER5_WRITE_SLAVE1 "MASTER5_WRITE_SLAVE1:true"
set MASTER5_WRITE_SLAVE2 "MASTER5_WRITE_SLAVE2:true"
set MASTER5_WRITE_SLAVE3 "MASTER5_WRITE_SLAVE3:true"
set MASTER5_WRITE_SLAVE4 "MASTER5_WRITE_SLAVE4:true"
set MASTER5_WRITE_SLAVE5 "MASTER5_WRITE_SLAVE5:true"
set MASTER5_WRITE_SLAVE6 "MASTER5_WRITE_SLAVE6:true"
set MASTER5_WRITE_SLAVE7 "MASTER5_WRITE_SLAVE7:true"
set MASTER5_WRITE_SLAVE8 "MASTER5_WRITE_SLAVE8:true"
set MASTER5_WRITE_SLAVE9 "MASTER5_WRITE_SLAVE9:true"
set MASTER5_WRITE_SLAVE10 "MASTER5_WRITE_SLAVE10:true"
set MASTER5_WRITE_SLAVE11 "MASTER5_WRITE_SLAVE11:true"
set MASTER5_WRITE_SLAVE12 "MASTER5_WRITE_SLAVE12:true"
set MASTER5_WRITE_SLAVE13 "MASTER5_WRITE_SLAVE13:true"
set MASTER5_WRITE_SLAVE14 "MASTER5_WRITE_SLAVE14:true"
set MASTER5_WRITE_SLAVE15 "MASTER5_WRITE_SLAVE15:true"
set MASTER5_WRITE_SLAVE16 "MASTER5_WRITE_SLAVE16:true"
set MASTER5_WRITE_SLAVE17 "MASTER5_WRITE_SLAVE17:true"
set MASTER5_WRITE_SLAVE18 "MASTER5_WRITE_SLAVE18:true"
set MASTER5_WRITE_SLAVE19 "MASTER5_WRITE_SLAVE19:true"
set MASTER5_WRITE_SLAVE20 "MASTER5_WRITE_SLAVE20:true"
set MASTER5_WRITE_SLAVE21 "MASTER5_WRITE_SLAVE21:true"
set MASTER5_WRITE_SLAVE22 "MASTER5_WRITE_SLAVE22:true"
set MASTER5_WRITE_SLAVE23 "MASTER5_WRITE_SLAVE23:true"
set MASTER5_WRITE_SLAVE24 "MASTER5_WRITE_SLAVE24:true"
set MASTER5_WRITE_SLAVE25 "MASTER5_WRITE_SLAVE25:true"
set MASTER5_WRITE_SLAVE26 "MASTER5_WRITE_SLAVE26:true"
set MASTER5_WRITE_SLAVE27 "MASTER5_WRITE_SLAVE27:true"
set MASTER5_WRITE_SLAVE28 "MASTER5_WRITE_SLAVE28:true"
set MASTER5_WRITE_SLAVE29 "MASTER5_WRITE_SLAVE29:true"
set MASTER5_WRITE_SLAVE30 "MASTER5_WRITE_SLAVE30:true"
set MASTER5_WRITE_SLAVE31 "MASTER5_WRITE_SLAVE31:true"
set MASTER6_CHAN_RS "MASTER6_CHAN_RS:true"
set MASTER6_CLOCK_DOMAIN_CROSSING "MASTER6_CLOCK_DOMAIN_CROSSING:false"
set MASTER6_DATA_WIDTH "MASTER6_DATA_WIDTH:64"
set MASTER6_DWC_DATA_FIFO_DEPTH "MASTER6_DWC_DATA_FIFO_DEPTH:16"
set MASTER6_READ_INTERLEAVE "MASTER6_READ_INTERLEAVE:false"
set MASTER6_READ_SLAVE0 "MASTER6_READ_SLAVE0:true"
set MASTER6_READ_SLAVE1 "MASTER6_READ_SLAVE1:true"
set MASTER6_READ_SLAVE2 "MASTER6_READ_SLAVE2:true"
set MASTER6_READ_SLAVE3 "MASTER6_READ_SLAVE3:true"
set MASTER6_READ_SLAVE4 "MASTER6_READ_SLAVE4:true"
set MASTER6_READ_SLAVE5 "MASTER6_READ_SLAVE5:true"
set MASTER6_READ_SLAVE6 "MASTER6_READ_SLAVE6:true"
set MASTER6_READ_SLAVE7 "MASTER6_READ_SLAVE7:true"
set MASTER6_READ_SLAVE8 "MASTER6_READ_SLAVE8:true"
set MASTER6_READ_SLAVE9 "MASTER6_READ_SLAVE9:true"
set MASTER6_READ_SLAVE10 "MASTER6_READ_SLAVE10:true"
set MASTER6_READ_SLAVE11 "MASTER6_READ_SLAVE11:true"
set MASTER6_READ_SLAVE12 "MASTER6_READ_SLAVE12:true"
set MASTER6_READ_SLAVE13 "MASTER6_READ_SLAVE13:true"
set MASTER6_READ_SLAVE14 "MASTER6_READ_SLAVE14:true"
set MASTER6_READ_SLAVE15 "MASTER6_READ_SLAVE15:true"
set MASTER6_READ_SLAVE16 "MASTER6_READ_SLAVE16:true"
set MASTER6_READ_SLAVE17 "MASTER6_READ_SLAVE17:true"
set MASTER6_READ_SLAVE18 "MASTER6_READ_SLAVE18:true"
set MASTER6_READ_SLAVE19 "MASTER6_READ_SLAVE19:true"
set MASTER6_READ_SLAVE20 "MASTER6_READ_SLAVE20:true"
set MASTER6_READ_SLAVE21 "MASTER6_READ_SLAVE21:true"
set MASTER6_READ_SLAVE22 "MASTER6_READ_SLAVE22:true"
set MASTER6_READ_SLAVE23 "MASTER6_READ_SLAVE23:true"
set MASTER6_READ_SLAVE24 "MASTER6_READ_SLAVE24:true"
set MASTER6_READ_SLAVE25 "MASTER6_READ_SLAVE25:true"
set MASTER6_READ_SLAVE26 "MASTER6_READ_SLAVE26:true"
set MASTER6_READ_SLAVE27 "MASTER6_READ_SLAVE27:true"
set MASTER6_READ_SLAVE28 "MASTER6_READ_SLAVE28:true"
set MASTER6_READ_SLAVE29 "MASTER6_READ_SLAVE29:true"
set MASTER6_READ_SLAVE30 "MASTER6_READ_SLAVE30:true"
set MASTER6_READ_SLAVE31 "MASTER6_READ_SLAVE31:true"
set MASTER6_TYPE "MASTER6_TYPE:0"
set MASTER6_WRITE_SLAVE0 "MASTER6_WRITE_SLAVE0:true"
set MASTER6_WRITE_SLAVE1 "MASTER6_WRITE_SLAVE1:true"
set MASTER6_WRITE_SLAVE2 "MASTER6_WRITE_SLAVE2:true"
set MASTER6_WRITE_SLAVE3 "MASTER6_WRITE_SLAVE3:true"
set MASTER6_WRITE_SLAVE4 "MASTER6_WRITE_SLAVE4:true"
set MASTER6_WRITE_SLAVE5 "MASTER6_WRITE_SLAVE5:true"
set MASTER6_WRITE_SLAVE6 "MASTER6_WRITE_SLAVE6:true"
set MASTER6_WRITE_SLAVE7 "MASTER6_WRITE_SLAVE7:true"
set MASTER6_WRITE_SLAVE8 "MASTER6_WRITE_SLAVE8:true"
set MASTER6_WRITE_SLAVE9 "MASTER6_WRITE_SLAVE9:true"
set MASTER6_WRITE_SLAVE10 "MASTER6_WRITE_SLAVE10:true"
set MASTER6_WRITE_SLAVE11 "MASTER6_WRITE_SLAVE11:true"
set MASTER6_WRITE_SLAVE12 "MASTER6_WRITE_SLAVE12:true"
set MASTER6_WRITE_SLAVE13 "MASTER6_WRITE_SLAVE13:true"
set MASTER6_WRITE_SLAVE14 "MASTER6_WRITE_SLAVE14:true"
set MASTER6_WRITE_SLAVE15 "MASTER6_WRITE_SLAVE15:true"
set MASTER6_WRITE_SLAVE16 "MASTER6_WRITE_SLAVE16:true"
set MASTER6_WRITE_SLAVE17 "MASTER6_WRITE_SLAVE17:true"
set MASTER6_WRITE_SLAVE18 "MASTER6_WRITE_SLAVE18:true"
set MASTER6_WRITE_SLAVE19 "MASTER6_WRITE_SLAVE19:true"
set MASTER6_WRITE_SLAVE20 "MASTER6_WRITE_SLAVE20:true"
set MASTER6_WRITE_SLAVE21 "MASTER6_WRITE_SLAVE21:true"
set MASTER6_WRITE_SLAVE22 "MASTER6_WRITE_SLAVE22:true"
set MASTER6_WRITE_SLAVE23 "MASTER6_WRITE_SLAVE23:true"
set MASTER6_WRITE_SLAVE24 "MASTER6_WRITE_SLAVE24:true"
set MASTER6_WRITE_SLAVE25 "MASTER6_WRITE_SLAVE25:true"
set MASTER6_WRITE_SLAVE26 "MASTER6_WRITE_SLAVE26:true"
set MASTER6_WRITE_SLAVE27 "MASTER6_WRITE_SLAVE27:true"
set MASTER6_WRITE_SLAVE28 "MASTER6_WRITE_SLAVE28:true"
set MASTER6_WRITE_SLAVE29 "MASTER6_WRITE_SLAVE29:true"
set MASTER6_WRITE_SLAVE30 "MASTER6_WRITE_SLAVE30:true"
set MASTER6_WRITE_SLAVE31 "MASTER6_WRITE_SLAVE31:true"
set MASTER7_CHAN_RS "MASTER7_CHAN_RS:true"
set MASTER7_CLOCK_DOMAIN_CROSSING "MASTER7_CLOCK_DOMAIN_CROSSING:false"
set MASTER7_DATA_WIDTH "MASTER7_DATA_WIDTH:64"
set MASTER7_DWC_DATA_FIFO_DEPTH "MASTER7_DWC_DATA_FIFO_DEPTH:16"
set MASTER7_READ_INTERLEAVE "MASTER7_READ_INTERLEAVE:false"
set MASTER7_READ_SLAVE0 "MASTER7_READ_SLAVE0:true"
set MASTER7_READ_SLAVE1 "MASTER7_READ_SLAVE1:true"
set MASTER7_READ_SLAVE2 "MASTER7_READ_SLAVE2:true"
set MASTER7_READ_SLAVE3 "MASTER7_READ_SLAVE3:true"
set MASTER7_READ_SLAVE4 "MASTER7_READ_SLAVE4:true"
set MASTER7_READ_SLAVE5 "MASTER7_READ_SLAVE5:true"
set MASTER7_READ_SLAVE6 "MASTER7_READ_SLAVE6:true"
set MASTER7_READ_SLAVE7 "MASTER7_READ_SLAVE7:true"
set MASTER7_READ_SLAVE8 "MASTER7_READ_SLAVE8:true"
set MASTER7_READ_SLAVE9 "MASTER7_READ_SLAVE9:true"
set MASTER7_READ_SLAVE10 "MASTER7_READ_SLAVE10:true"
set MASTER7_READ_SLAVE11 "MASTER7_READ_SLAVE11:true"
set MASTER7_READ_SLAVE12 "MASTER7_READ_SLAVE12:true"
set MASTER7_READ_SLAVE13 "MASTER7_READ_SLAVE13:true"
set MASTER7_READ_SLAVE14 "MASTER7_READ_SLAVE14:true"
set MASTER7_READ_SLAVE15 "MASTER7_READ_SLAVE15:true"
set MASTER7_READ_SLAVE16 "MASTER7_READ_SLAVE16:true"
set MASTER7_READ_SLAVE17 "MASTER7_READ_SLAVE17:true"
set MASTER7_READ_SLAVE18 "MASTER7_READ_SLAVE18:true"
set MASTER7_READ_SLAVE19 "MASTER7_READ_SLAVE19:true"
set MASTER7_READ_SLAVE20 "MASTER7_READ_SLAVE20:true"
set MASTER7_READ_SLAVE21 "MASTER7_READ_SLAVE21:true"
set MASTER7_READ_SLAVE22 "MASTER7_READ_SLAVE22:true"
set MASTER7_READ_SLAVE23 "MASTER7_READ_SLAVE23:true"
set MASTER7_READ_SLAVE24 "MASTER7_READ_SLAVE24:true"
set MASTER7_READ_SLAVE25 "MASTER7_READ_SLAVE25:true"
set MASTER7_READ_SLAVE26 "MASTER7_READ_SLAVE26:true"
set MASTER7_READ_SLAVE27 "MASTER7_READ_SLAVE27:true"
set MASTER7_READ_SLAVE28 "MASTER7_READ_SLAVE28:true"
set MASTER7_READ_SLAVE29 "MASTER7_READ_SLAVE29:true"
set MASTER7_READ_SLAVE30 "MASTER7_READ_SLAVE30:true"
set MASTER7_READ_SLAVE31 "MASTER7_READ_SLAVE31:true"
set MASTER7_TYPE "MASTER7_TYPE:0"
set MASTER7_WRITE_SLAVE0 "MASTER7_WRITE_SLAVE0:true"
set MASTER7_WRITE_SLAVE1 "MASTER7_WRITE_SLAVE1:true"
set MASTER7_WRITE_SLAVE2 "MASTER7_WRITE_SLAVE2:true"
set MASTER7_WRITE_SLAVE3 "MASTER7_WRITE_SLAVE3:true"
set MASTER7_WRITE_SLAVE4 "MASTER7_WRITE_SLAVE4:true"
set MASTER7_WRITE_SLAVE5 "MASTER7_WRITE_SLAVE5:true"
set MASTER7_WRITE_SLAVE6 "MASTER7_WRITE_SLAVE6:true"
set MASTER7_WRITE_SLAVE7 "MASTER7_WRITE_SLAVE7:true"
set MASTER7_WRITE_SLAVE8 "MASTER7_WRITE_SLAVE8:true"
set MASTER7_WRITE_SLAVE9 "MASTER7_WRITE_SLAVE9:true"
set MASTER7_WRITE_SLAVE10 "MASTER7_WRITE_SLAVE10:true"
set MASTER7_WRITE_SLAVE11 "MASTER7_WRITE_SLAVE11:true"
set MASTER7_WRITE_SLAVE12 "MASTER7_WRITE_SLAVE12:true"
set MASTER7_WRITE_SLAVE13 "MASTER7_WRITE_SLAVE13:true"
set MASTER7_WRITE_SLAVE14 "MASTER7_WRITE_SLAVE14:true"
set MASTER7_WRITE_SLAVE15 "MASTER7_WRITE_SLAVE15:true"
set MASTER7_WRITE_SLAVE16 "MASTER7_WRITE_SLAVE16:true"
set MASTER7_WRITE_SLAVE17 "MASTER7_WRITE_SLAVE17:true"
set MASTER7_WRITE_SLAVE18 "MASTER7_WRITE_SLAVE18:true"
set MASTER7_WRITE_SLAVE19 "MASTER7_WRITE_SLAVE19:true"
set MASTER7_WRITE_SLAVE20 "MASTER7_WRITE_SLAVE20:true"
set MASTER7_WRITE_SLAVE21 "MASTER7_WRITE_SLAVE21:true"
set MASTER7_WRITE_SLAVE22 "MASTER7_WRITE_SLAVE22:true"
set MASTER7_WRITE_SLAVE23 "MASTER7_WRITE_SLAVE23:true"
set MASTER7_WRITE_SLAVE24 "MASTER7_WRITE_SLAVE24:true"
set MASTER7_WRITE_SLAVE25 "MASTER7_WRITE_SLAVE25:true"
set MASTER7_WRITE_SLAVE26 "MASTER7_WRITE_SLAVE26:true"
set MASTER7_WRITE_SLAVE27 "MASTER7_WRITE_SLAVE27:true"
set MASTER7_WRITE_SLAVE28 "MASTER7_WRITE_SLAVE28:true"
set MASTER7_WRITE_SLAVE29 "MASTER7_WRITE_SLAVE29:true"
set MASTER7_WRITE_SLAVE30 "MASTER7_WRITE_SLAVE30:true"
set MASTER7_WRITE_SLAVE31 "MASTER7_WRITE_SLAVE31:true"
set MASTER8_CHAN_RS "MASTER8_CHAN_RS:true"
set MASTER8_CLOCK_DOMAIN_CROSSING "MASTER8_CLOCK_DOMAIN_CROSSING:false"
set MASTER8_DATA_WIDTH "MASTER8_DATA_WIDTH:64"
set MASTER8_DWC_DATA_FIFO_DEPTH "MASTER8_DWC_DATA_FIFO_DEPTH:16"
set MASTER8_READ_INTERLEAVE "MASTER8_READ_INTERLEAVE:false"
set MASTER8_READ_SLAVE0 "MASTER8_READ_SLAVE0:true"
set MASTER8_READ_SLAVE1 "MASTER8_READ_SLAVE1:true"
set MASTER8_READ_SLAVE2 "MASTER8_READ_SLAVE2:true"
set MASTER8_READ_SLAVE3 "MASTER8_READ_SLAVE3:true"
set MASTER8_READ_SLAVE4 "MASTER8_READ_SLAVE4:true"
set MASTER8_READ_SLAVE5 "MASTER8_READ_SLAVE5:true"
set MASTER8_READ_SLAVE6 "MASTER8_READ_SLAVE6:true"
set MASTER8_READ_SLAVE7 "MASTER8_READ_SLAVE7:true"
set MASTER8_READ_SLAVE8 "MASTER8_READ_SLAVE8:true"
set MASTER8_READ_SLAVE9 "MASTER8_READ_SLAVE9:true"
set MASTER8_READ_SLAVE10 "MASTER8_READ_SLAVE10:true"
set MASTER8_READ_SLAVE11 "MASTER8_READ_SLAVE11:true"
set MASTER8_READ_SLAVE12 "MASTER8_READ_SLAVE12:true"
set MASTER8_READ_SLAVE13 "MASTER8_READ_SLAVE13:true"
set MASTER8_READ_SLAVE14 "MASTER8_READ_SLAVE14:true"
set MASTER8_READ_SLAVE15 "MASTER8_READ_SLAVE15:true"
set MASTER8_READ_SLAVE16 "MASTER8_READ_SLAVE16:true"
set MASTER8_READ_SLAVE17 "MASTER8_READ_SLAVE17:true"
set MASTER8_READ_SLAVE18 "MASTER8_READ_SLAVE18:true"
set MASTER8_READ_SLAVE19 "MASTER8_READ_SLAVE19:true"
set MASTER8_READ_SLAVE20 "MASTER8_READ_SLAVE20:true"
set MASTER8_READ_SLAVE21 "MASTER8_READ_SLAVE21:true"
set MASTER8_READ_SLAVE22 "MASTER8_READ_SLAVE22:true"
set MASTER8_READ_SLAVE23 "MASTER8_READ_SLAVE23:true"
set MASTER8_READ_SLAVE24 "MASTER8_READ_SLAVE24:true"
set MASTER8_READ_SLAVE25 "MASTER8_READ_SLAVE25:true"
set MASTER8_READ_SLAVE26 "MASTER8_READ_SLAVE26:true"
set MASTER8_READ_SLAVE27 "MASTER8_READ_SLAVE27:true"
set MASTER8_READ_SLAVE28 "MASTER8_READ_SLAVE28:true"
set MASTER8_READ_SLAVE29 "MASTER8_READ_SLAVE29:true"
set MASTER8_READ_SLAVE30 "MASTER8_READ_SLAVE30:true"
set MASTER8_READ_SLAVE31 "MASTER8_READ_SLAVE31:true"
set MASTER8_TYPE "MASTER8_TYPE:0"
set MASTER8_WRITE_SLAVE0 "MASTER8_WRITE_SLAVE0:true"
set MASTER8_WRITE_SLAVE1 "MASTER8_WRITE_SLAVE1:true"
set MASTER8_WRITE_SLAVE2 "MASTER8_WRITE_SLAVE2:true"
set MASTER8_WRITE_SLAVE3 "MASTER8_WRITE_SLAVE3:true"
set MASTER8_WRITE_SLAVE4 "MASTER8_WRITE_SLAVE4:true"
set MASTER8_WRITE_SLAVE5 "MASTER8_WRITE_SLAVE5:true"
set MASTER8_WRITE_SLAVE6 "MASTER8_WRITE_SLAVE6:true"
set MASTER8_WRITE_SLAVE7 "MASTER8_WRITE_SLAVE7:true"
set MASTER8_WRITE_SLAVE8 "MASTER8_WRITE_SLAVE8:true"
set MASTER8_WRITE_SLAVE9 "MASTER8_WRITE_SLAVE9:true"
set MASTER8_WRITE_SLAVE10 "MASTER8_WRITE_SLAVE10:true"
set MASTER8_WRITE_SLAVE11 "MASTER8_WRITE_SLAVE11:true"
set MASTER8_WRITE_SLAVE12 "MASTER8_WRITE_SLAVE12:true"
set MASTER8_WRITE_SLAVE13 "MASTER8_WRITE_SLAVE13:true"
set MASTER8_WRITE_SLAVE14 "MASTER8_WRITE_SLAVE14:true"
set MASTER8_WRITE_SLAVE15 "MASTER8_WRITE_SLAVE15:true"
set MASTER8_WRITE_SLAVE16 "MASTER8_WRITE_SLAVE16:true"
set MASTER8_WRITE_SLAVE17 "MASTER8_WRITE_SLAVE17:true"
set MASTER8_WRITE_SLAVE18 "MASTER8_WRITE_SLAVE18:true"
set MASTER8_WRITE_SLAVE19 "MASTER8_WRITE_SLAVE19:true"
set MASTER8_WRITE_SLAVE20 "MASTER8_WRITE_SLAVE20:true"
set MASTER8_WRITE_SLAVE21 "MASTER8_WRITE_SLAVE21:true"
set MASTER8_WRITE_SLAVE22 "MASTER8_WRITE_SLAVE22:true"
set MASTER8_WRITE_SLAVE23 "MASTER8_WRITE_SLAVE23:true"
set MASTER8_WRITE_SLAVE24 "MASTER8_WRITE_SLAVE24:true"
set MASTER8_WRITE_SLAVE25 "MASTER8_WRITE_SLAVE25:true"
set MASTER8_WRITE_SLAVE26 "MASTER8_WRITE_SLAVE26:true"
set MASTER8_WRITE_SLAVE27 "MASTER8_WRITE_SLAVE27:true"
set MASTER8_WRITE_SLAVE28 "MASTER8_WRITE_SLAVE28:true"
set MASTER8_WRITE_SLAVE29 "MASTER8_WRITE_SLAVE29:true"
set MASTER8_WRITE_SLAVE30 "MASTER8_WRITE_SLAVE30:true"
set MASTER8_WRITE_SLAVE31 "MASTER8_WRITE_SLAVE31:true"
set MASTER9_CHAN_RS "MASTER9_CHAN_RS:true"
set MASTER9_CLOCK_DOMAIN_CROSSING "MASTER9_CLOCK_DOMAIN_CROSSING:false"
set MASTER9_DATA_WIDTH "MASTER9_DATA_WIDTH:64"
set MASTER9_DWC_DATA_FIFO_DEPTH "MASTER9_DWC_DATA_FIFO_DEPTH:16"
set MASTER9_READ_INTERLEAVE "MASTER9_READ_INTERLEAVE:false"
set MASTER9_READ_SLAVE0 "MASTER9_READ_SLAVE0:true"
set MASTER9_READ_SLAVE1 "MASTER9_READ_SLAVE1:true"
set MASTER9_READ_SLAVE2 "MASTER9_READ_SLAVE2:true"
set MASTER9_READ_SLAVE3 "MASTER9_READ_SLAVE3:true"
set MASTER9_READ_SLAVE4 "MASTER9_READ_SLAVE4:true"
set MASTER9_READ_SLAVE5 "MASTER9_READ_SLAVE5:true"
set MASTER9_READ_SLAVE6 "MASTER9_READ_SLAVE6:true"
set MASTER9_READ_SLAVE7 "MASTER9_READ_SLAVE7:true"
set MASTER9_READ_SLAVE8 "MASTER9_READ_SLAVE8:true"
set MASTER9_READ_SLAVE9 "MASTER9_READ_SLAVE9:true"
set MASTER9_READ_SLAVE10 "MASTER9_READ_SLAVE10:true"
set MASTER9_READ_SLAVE11 "MASTER9_READ_SLAVE11:true"
set MASTER9_READ_SLAVE12 "MASTER9_READ_SLAVE12:true"
set MASTER9_READ_SLAVE13 "MASTER9_READ_SLAVE13:true"
set MASTER9_READ_SLAVE14 "MASTER9_READ_SLAVE14:true"
set MASTER9_READ_SLAVE15 "MASTER9_READ_SLAVE15:true"
set MASTER9_READ_SLAVE16 "MASTER9_READ_SLAVE16:true"
set MASTER9_READ_SLAVE17 "MASTER9_READ_SLAVE17:true"
set MASTER9_READ_SLAVE18 "MASTER9_READ_SLAVE18:true"
set MASTER9_READ_SLAVE19 "MASTER9_READ_SLAVE19:true"
set MASTER9_READ_SLAVE20 "MASTER9_READ_SLAVE20:true"
set MASTER9_READ_SLAVE21 "MASTER9_READ_SLAVE21:true"
set MASTER9_READ_SLAVE22 "MASTER9_READ_SLAVE22:true"
set MASTER9_READ_SLAVE23 "MASTER9_READ_SLAVE23:true"
set MASTER9_READ_SLAVE24 "MASTER9_READ_SLAVE24:true"
set MASTER9_READ_SLAVE25 "MASTER9_READ_SLAVE25:true"
set MASTER9_READ_SLAVE26 "MASTER9_READ_SLAVE26:true"
set MASTER9_READ_SLAVE27 "MASTER9_READ_SLAVE27:true"
set MASTER9_READ_SLAVE28 "MASTER9_READ_SLAVE28:true"
set MASTER9_READ_SLAVE29 "MASTER9_READ_SLAVE29:true"
set MASTER9_READ_SLAVE30 "MASTER9_READ_SLAVE30:true"
set MASTER9_READ_SLAVE31 "MASTER9_READ_SLAVE31:true"
set MASTER9_TYPE "MASTER9_TYPE:0"
set MASTER9_WRITE_SLAVE0 "MASTER9_WRITE_SLAVE0:true"
set MASTER9_WRITE_SLAVE1 "MASTER9_WRITE_SLAVE1:true"
set MASTER9_WRITE_SLAVE2 "MASTER9_WRITE_SLAVE2:true"
set MASTER9_WRITE_SLAVE3 "MASTER9_WRITE_SLAVE3:true"
set MASTER9_WRITE_SLAVE4 "MASTER9_WRITE_SLAVE4:true"
set MASTER9_WRITE_SLAVE5 "MASTER9_WRITE_SLAVE5:true"
set MASTER9_WRITE_SLAVE6 "MASTER9_WRITE_SLAVE6:true"
set MASTER9_WRITE_SLAVE7 "MASTER9_WRITE_SLAVE7:true"
set MASTER9_WRITE_SLAVE8 "MASTER9_WRITE_SLAVE8:true"
set MASTER9_WRITE_SLAVE9 "MASTER9_WRITE_SLAVE9:true"
set MASTER9_WRITE_SLAVE10 "MASTER9_WRITE_SLAVE10:true"
set MASTER9_WRITE_SLAVE11 "MASTER9_WRITE_SLAVE11:true"
set MASTER9_WRITE_SLAVE12 "MASTER9_WRITE_SLAVE12:true"
set MASTER9_WRITE_SLAVE13 "MASTER9_WRITE_SLAVE13:true"
set MASTER9_WRITE_SLAVE14 "MASTER9_WRITE_SLAVE14:true"
set MASTER9_WRITE_SLAVE15 "MASTER9_WRITE_SLAVE15:true"
set MASTER9_WRITE_SLAVE16 "MASTER9_WRITE_SLAVE16:true"
set MASTER9_WRITE_SLAVE17 "MASTER9_WRITE_SLAVE17:true"
set MASTER9_WRITE_SLAVE18 "MASTER9_WRITE_SLAVE18:true"
set MASTER9_WRITE_SLAVE19 "MASTER9_WRITE_SLAVE19:true"
set MASTER9_WRITE_SLAVE20 "MASTER9_WRITE_SLAVE20:true"
set MASTER9_WRITE_SLAVE21 "MASTER9_WRITE_SLAVE21:true"
set MASTER9_WRITE_SLAVE22 "MASTER9_WRITE_SLAVE22:true"
set MASTER9_WRITE_SLAVE23 "MASTER9_WRITE_SLAVE23:true"
set MASTER9_WRITE_SLAVE24 "MASTER9_WRITE_SLAVE24:true"
set MASTER9_WRITE_SLAVE25 "MASTER9_WRITE_SLAVE25:true"
set MASTER9_WRITE_SLAVE26 "MASTER9_WRITE_SLAVE26:true"
set MASTER9_WRITE_SLAVE27 "MASTER9_WRITE_SLAVE27:true"
set MASTER9_WRITE_SLAVE28 "MASTER9_WRITE_SLAVE28:true"
set MASTER9_WRITE_SLAVE29 "MASTER9_WRITE_SLAVE29:true"
set MASTER9_WRITE_SLAVE30 "MASTER9_WRITE_SLAVE30:true"
set MASTER9_WRITE_SLAVE31 "MASTER9_WRITE_SLAVE31:true"
set MASTER10_CHAN_RS "MASTER10_CHAN_RS:true"
set MASTER10_CLOCK_DOMAIN_CROSSING "MASTER10_CLOCK_DOMAIN_CROSSING:false"
set MASTER10_DATA_WIDTH "MASTER10_DATA_WIDTH:64"
set MASTER10_DWC_DATA_FIFO_DEPTH "MASTER10_DWC_DATA_FIFO_DEPTH:16"
set MASTER10_READ_INTERLEAVE "MASTER10_READ_INTERLEAVE:false"
set MASTER10_READ_SLAVE0 "MASTER10_READ_SLAVE0:true"
set MASTER10_READ_SLAVE1 "MASTER10_READ_SLAVE1:true"
set MASTER10_READ_SLAVE2 "MASTER10_READ_SLAVE2:true"
set MASTER10_READ_SLAVE3 "MASTER10_READ_SLAVE3:true"
set MASTER10_READ_SLAVE4 "MASTER10_READ_SLAVE4:true"
set MASTER10_READ_SLAVE5 "MASTER10_READ_SLAVE5:true"
set MASTER10_READ_SLAVE6 "MASTER10_READ_SLAVE6:true"
set MASTER10_READ_SLAVE7 "MASTER10_READ_SLAVE7:true"
set MASTER10_READ_SLAVE8 "MASTER10_READ_SLAVE8:true"
set MASTER10_READ_SLAVE9 "MASTER10_READ_SLAVE9:true"
set MASTER10_READ_SLAVE10 "MASTER10_READ_SLAVE10:true"
set MASTER10_READ_SLAVE11 "MASTER10_READ_SLAVE11:true"
set MASTER10_READ_SLAVE12 "MASTER10_READ_SLAVE12:true"
set MASTER10_READ_SLAVE13 "MASTER10_READ_SLAVE13:true"
set MASTER10_READ_SLAVE14 "MASTER10_READ_SLAVE14:true"
set MASTER10_READ_SLAVE15 "MASTER10_READ_SLAVE15:true"
set MASTER10_READ_SLAVE16 "MASTER10_READ_SLAVE16:true"
set MASTER10_READ_SLAVE17 "MASTER10_READ_SLAVE17:true"
set MASTER10_READ_SLAVE18 "MASTER10_READ_SLAVE18:true"
set MASTER10_READ_SLAVE19 "MASTER10_READ_SLAVE19:true"
set MASTER10_READ_SLAVE20 "MASTER10_READ_SLAVE20:true"
set MASTER10_READ_SLAVE21 "MASTER10_READ_SLAVE21:true"
set MASTER10_READ_SLAVE22 "MASTER10_READ_SLAVE22:true"
set MASTER10_READ_SLAVE23 "MASTER10_READ_SLAVE23:true"
set MASTER10_READ_SLAVE24 "MASTER10_READ_SLAVE24:true"
set MASTER10_READ_SLAVE25 "MASTER10_READ_SLAVE25:true"
set MASTER10_READ_SLAVE26 "MASTER10_READ_SLAVE26:true"
set MASTER10_READ_SLAVE27 "MASTER10_READ_SLAVE27:true"
set MASTER10_READ_SLAVE28 "MASTER10_READ_SLAVE28:true"
set MASTER10_READ_SLAVE29 "MASTER10_READ_SLAVE29:true"
set MASTER10_READ_SLAVE30 "MASTER10_READ_SLAVE30:true"
set MASTER10_READ_SLAVE31 "MASTER10_READ_SLAVE31:true"
set MASTER10_TYPE "MASTER10_TYPE:0"
set MASTER10_WRITE_SLAVE0 "MASTER10_WRITE_SLAVE0:true"
set MASTER10_WRITE_SLAVE1 "MASTER10_WRITE_SLAVE1:true"
set MASTER10_WRITE_SLAVE2 "MASTER10_WRITE_SLAVE2:true"
set MASTER10_WRITE_SLAVE3 "MASTER10_WRITE_SLAVE3:true"
set MASTER10_WRITE_SLAVE4 "MASTER10_WRITE_SLAVE4:true"
set MASTER10_WRITE_SLAVE5 "MASTER10_WRITE_SLAVE5:true"
set MASTER10_WRITE_SLAVE6 "MASTER10_WRITE_SLAVE6:true"
set MASTER10_WRITE_SLAVE7 "MASTER10_WRITE_SLAVE7:true"
set MASTER10_WRITE_SLAVE8 "MASTER10_WRITE_SLAVE8:true"
set MASTER10_WRITE_SLAVE9 "MASTER10_WRITE_SLAVE9:true"
set MASTER10_WRITE_SLAVE10 "MASTER10_WRITE_SLAVE10:true"
set MASTER10_WRITE_SLAVE11 "MASTER10_WRITE_SLAVE11:true"
set MASTER10_WRITE_SLAVE12 "MASTER10_WRITE_SLAVE12:true"
set MASTER10_WRITE_SLAVE13 "MASTER10_WRITE_SLAVE13:true"
set MASTER10_WRITE_SLAVE14 "MASTER10_WRITE_SLAVE14:true"
set MASTER10_WRITE_SLAVE15 "MASTER10_WRITE_SLAVE15:true"
set MASTER10_WRITE_SLAVE16 "MASTER10_WRITE_SLAVE16:true"
set MASTER10_WRITE_SLAVE17 "MASTER10_WRITE_SLAVE17:true"
set MASTER10_WRITE_SLAVE18 "MASTER10_WRITE_SLAVE18:true"
set MASTER10_WRITE_SLAVE19 "MASTER10_WRITE_SLAVE19:true"
set MASTER10_WRITE_SLAVE20 "MASTER10_WRITE_SLAVE20:true"
set MASTER10_WRITE_SLAVE21 "MASTER10_WRITE_SLAVE21:true"
set MASTER10_WRITE_SLAVE22 "MASTER10_WRITE_SLAVE22:true"
set MASTER10_WRITE_SLAVE23 "MASTER10_WRITE_SLAVE23:true"
set MASTER10_WRITE_SLAVE24 "MASTER10_WRITE_SLAVE24:true"
set MASTER10_WRITE_SLAVE25 "MASTER10_WRITE_SLAVE25:true"
set MASTER10_WRITE_SLAVE26 "MASTER10_WRITE_SLAVE26:true"
set MASTER10_WRITE_SLAVE27 "MASTER10_WRITE_SLAVE27:true"
set MASTER10_WRITE_SLAVE28 "MASTER10_WRITE_SLAVE28:true"
set MASTER10_WRITE_SLAVE29 "MASTER10_WRITE_SLAVE29:true"
set MASTER10_WRITE_SLAVE30 "MASTER10_WRITE_SLAVE30:true"
set MASTER10_WRITE_SLAVE31 "MASTER10_WRITE_SLAVE31:true"
set MASTER11_CHAN_RS "MASTER11_CHAN_RS:true"
set MASTER11_CLOCK_DOMAIN_CROSSING "MASTER11_CLOCK_DOMAIN_CROSSING:false"
set MASTER11_DATA_WIDTH "MASTER11_DATA_WIDTH:64"
set MASTER11_DWC_DATA_FIFO_DEPTH "MASTER11_DWC_DATA_FIFO_DEPTH:16"
set MASTER11_READ_INTERLEAVE "MASTER11_READ_INTERLEAVE:false"
set MASTER11_READ_SLAVE0 "MASTER11_READ_SLAVE0:true"
set MASTER11_READ_SLAVE1 "MASTER11_READ_SLAVE1:true"
set MASTER11_READ_SLAVE2 "MASTER11_READ_SLAVE2:true"
set MASTER11_READ_SLAVE3 "MASTER11_READ_SLAVE3:true"
set MASTER11_READ_SLAVE4 "MASTER11_READ_SLAVE4:true"
set MASTER11_READ_SLAVE5 "MASTER11_READ_SLAVE5:true"
set MASTER11_READ_SLAVE6 "MASTER11_READ_SLAVE6:true"
set MASTER11_READ_SLAVE7 "MASTER11_READ_SLAVE7:true"
set MASTER11_READ_SLAVE8 "MASTER11_READ_SLAVE8:true"
set MASTER11_READ_SLAVE9 "MASTER11_READ_SLAVE9:true"
set MASTER11_READ_SLAVE10 "MASTER11_READ_SLAVE10:true"
set MASTER11_READ_SLAVE11 "MASTER11_READ_SLAVE11:true"
set MASTER11_READ_SLAVE12 "MASTER11_READ_SLAVE12:true"
set MASTER11_READ_SLAVE13 "MASTER11_READ_SLAVE13:true"
set MASTER11_READ_SLAVE14 "MASTER11_READ_SLAVE14:true"
set MASTER11_READ_SLAVE15 "MASTER11_READ_SLAVE15:true"
set MASTER11_READ_SLAVE16 "MASTER11_READ_SLAVE16:true"
set MASTER11_READ_SLAVE17 "MASTER11_READ_SLAVE17:true"
set MASTER11_READ_SLAVE18 "MASTER11_READ_SLAVE18:true"
set MASTER11_READ_SLAVE19 "MASTER11_READ_SLAVE19:true"
set MASTER11_READ_SLAVE20 "MASTER11_READ_SLAVE20:true"
set MASTER11_READ_SLAVE21 "MASTER11_READ_SLAVE21:true"
set MASTER11_READ_SLAVE22 "MASTER11_READ_SLAVE22:true"
set MASTER11_READ_SLAVE23 "MASTER11_READ_SLAVE23:true"
set MASTER11_READ_SLAVE24 "MASTER11_READ_SLAVE24:true"
set MASTER11_READ_SLAVE25 "MASTER11_READ_SLAVE25:true"
set MASTER11_READ_SLAVE26 "MASTER11_READ_SLAVE26:true"
set MASTER11_READ_SLAVE27 "MASTER11_READ_SLAVE27:true"
set MASTER11_READ_SLAVE28 "MASTER11_READ_SLAVE28:true"
set MASTER11_READ_SLAVE29 "MASTER11_READ_SLAVE29:true"
set MASTER11_READ_SLAVE30 "MASTER11_READ_SLAVE30:true"
set MASTER11_READ_SLAVE31 "MASTER11_READ_SLAVE31:true"
set MASTER11_TYPE "MASTER11_TYPE:0"
set MASTER11_WRITE_SLAVE0 "MASTER11_WRITE_SLAVE0:true"
set MASTER11_WRITE_SLAVE1 "MASTER11_WRITE_SLAVE1:true"
set MASTER11_WRITE_SLAVE2 "MASTER11_WRITE_SLAVE2:true"
set MASTER11_WRITE_SLAVE3 "MASTER11_WRITE_SLAVE3:true"
set MASTER11_WRITE_SLAVE4 "MASTER11_WRITE_SLAVE4:true"
set MASTER11_WRITE_SLAVE5 "MASTER11_WRITE_SLAVE5:true"
set MASTER11_WRITE_SLAVE6 "MASTER11_WRITE_SLAVE6:true"
set MASTER11_WRITE_SLAVE7 "MASTER11_WRITE_SLAVE7:true"
set MASTER11_WRITE_SLAVE8 "MASTER11_WRITE_SLAVE8:true"
set MASTER11_WRITE_SLAVE9 "MASTER11_WRITE_SLAVE9:true"
set MASTER11_WRITE_SLAVE10 "MASTER11_WRITE_SLAVE10:true"
set MASTER11_WRITE_SLAVE11 "MASTER11_WRITE_SLAVE11:true"
set MASTER11_WRITE_SLAVE12 "MASTER11_WRITE_SLAVE12:true"
set MASTER11_WRITE_SLAVE13 "MASTER11_WRITE_SLAVE13:true"
set MASTER11_WRITE_SLAVE14 "MASTER11_WRITE_SLAVE14:true"
set MASTER11_WRITE_SLAVE15 "MASTER11_WRITE_SLAVE15:true"
set MASTER11_WRITE_SLAVE16 "MASTER11_WRITE_SLAVE16:true"
set MASTER11_WRITE_SLAVE17 "MASTER11_WRITE_SLAVE17:true"
set MASTER11_WRITE_SLAVE18 "MASTER11_WRITE_SLAVE18:true"
set MASTER11_WRITE_SLAVE19 "MASTER11_WRITE_SLAVE19:true"
set MASTER11_WRITE_SLAVE20 "MASTER11_WRITE_SLAVE20:true"
set MASTER11_WRITE_SLAVE21 "MASTER11_WRITE_SLAVE21:true"
set MASTER11_WRITE_SLAVE22 "MASTER11_WRITE_SLAVE22:true"
set MASTER11_WRITE_SLAVE23 "MASTER11_WRITE_SLAVE23:true"
set MASTER11_WRITE_SLAVE24 "MASTER11_WRITE_SLAVE24:true"
set MASTER11_WRITE_SLAVE25 "MASTER11_WRITE_SLAVE25:true"
set MASTER11_WRITE_SLAVE26 "MASTER11_WRITE_SLAVE26:true"
set MASTER11_WRITE_SLAVE27 "MASTER11_WRITE_SLAVE27:true"
set MASTER11_WRITE_SLAVE28 "MASTER11_WRITE_SLAVE28:true"
set MASTER11_WRITE_SLAVE29 "MASTER11_WRITE_SLAVE29:true"
set MASTER11_WRITE_SLAVE30 "MASTER11_WRITE_SLAVE30:true"
set MASTER11_WRITE_SLAVE31 "MASTER11_WRITE_SLAVE31:true"
set MASTER12_CHAN_RS "MASTER12_CHAN_RS:true"
set MASTER12_CLOCK_DOMAIN_CROSSING "MASTER12_CLOCK_DOMAIN_CROSSING:false"
set MASTER12_DATA_WIDTH "MASTER12_DATA_WIDTH:64"
set MASTER12_DWC_DATA_FIFO_DEPTH "MASTER12_DWC_DATA_FIFO_DEPTH:16"
set MASTER12_READ_INTERLEAVE "MASTER12_READ_INTERLEAVE:false"
set MASTER12_READ_SLAVE0 "MASTER12_READ_SLAVE0:true"
set MASTER12_READ_SLAVE1 "MASTER12_READ_SLAVE1:true"
set MASTER12_READ_SLAVE2 "MASTER12_READ_SLAVE2:true"
set MASTER12_READ_SLAVE3 "MASTER12_READ_SLAVE3:true"
set MASTER12_READ_SLAVE4 "MASTER12_READ_SLAVE4:true"
set MASTER12_READ_SLAVE5 "MASTER12_READ_SLAVE5:true"
set MASTER12_READ_SLAVE6 "MASTER12_READ_SLAVE6:true"
set MASTER12_READ_SLAVE7 "MASTER12_READ_SLAVE7:true"
set MASTER12_READ_SLAVE8 "MASTER12_READ_SLAVE8:true"
set MASTER12_READ_SLAVE9 "MASTER12_READ_SLAVE9:true"
set MASTER12_READ_SLAVE10 "MASTER12_READ_SLAVE10:true"
set MASTER12_READ_SLAVE11 "MASTER12_READ_SLAVE11:true"
set MASTER12_READ_SLAVE12 "MASTER12_READ_SLAVE12:true"
set MASTER12_READ_SLAVE13 "MASTER12_READ_SLAVE13:true"
set MASTER12_READ_SLAVE14 "MASTER12_READ_SLAVE14:true"
set MASTER12_READ_SLAVE15 "MASTER12_READ_SLAVE15:true"
set MASTER12_READ_SLAVE16 "MASTER12_READ_SLAVE16:true"
set MASTER12_READ_SLAVE17 "MASTER12_READ_SLAVE17:true"
set MASTER12_READ_SLAVE18 "MASTER12_READ_SLAVE18:true"
set MASTER12_READ_SLAVE19 "MASTER12_READ_SLAVE19:true"
set MASTER12_READ_SLAVE20 "MASTER12_READ_SLAVE20:true"
set MASTER12_READ_SLAVE21 "MASTER12_READ_SLAVE21:true"
set MASTER12_READ_SLAVE22 "MASTER12_READ_SLAVE22:true"
set MASTER12_READ_SLAVE23 "MASTER12_READ_SLAVE23:true"
set MASTER12_READ_SLAVE24 "MASTER12_READ_SLAVE24:true"
set MASTER12_READ_SLAVE25 "MASTER12_READ_SLAVE25:true"
set MASTER12_READ_SLAVE26 "MASTER12_READ_SLAVE26:true"
set MASTER12_READ_SLAVE27 "MASTER12_READ_SLAVE27:true"
set MASTER12_READ_SLAVE28 "MASTER12_READ_SLAVE28:true"
set MASTER12_READ_SLAVE29 "MASTER12_READ_SLAVE29:true"
set MASTER12_READ_SLAVE30 "MASTER12_READ_SLAVE30:true"
set MASTER12_READ_SLAVE31 "MASTER12_READ_SLAVE31:true"
set MASTER12_TYPE "MASTER12_TYPE:0"
set MASTER12_WRITE_SLAVE0 "MASTER12_WRITE_SLAVE0:true"
set MASTER12_WRITE_SLAVE1 "MASTER12_WRITE_SLAVE1:true"
set MASTER12_WRITE_SLAVE2 "MASTER12_WRITE_SLAVE2:true"
set MASTER12_WRITE_SLAVE3 "MASTER12_WRITE_SLAVE3:true"
set MASTER12_WRITE_SLAVE4 "MASTER12_WRITE_SLAVE4:true"
set MASTER12_WRITE_SLAVE5 "MASTER12_WRITE_SLAVE5:true"
set MASTER12_WRITE_SLAVE6 "MASTER12_WRITE_SLAVE6:true"
set MASTER12_WRITE_SLAVE7 "MASTER12_WRITE_SLAVE7:true"
set MASTER12_WRITE_SLAVE8 "MASTER12_WRITE_SLAVE8:true"
set MASTER12_WRITE_SLAVE9 "MASTER12_WRITE_SLAVE9:true"
set MASTER12_WRITE_SLAVE10 "MASTER12_WRITE_SLAVE10:true"
set MASTER12_WRITE_SLAVE11 "MASTER12_WRITE_SLAVE11:true"
set MASTER12_WRITE_SLAVE12 "MASTER12_WRITE_SLAVE12:true"
set MASTER12_WRITE_SLAVE13 "MASTER12_WRITE_SLAVE13:true"
set MASTER12_WRITE_SLAVE14 "MASTER12_WRITE_SLAVE14:true"
set MASTER12_WRITE_SLAVE15 "MASTER12_WRITE_SLAVE15:true"
set MASTER12_WRITE_SLAVE16 "MASTER12_WRITE_SLAVE16:true"
set MASTER12_WRITE_SLAVE17 "MASTER12_WRITE_SLAVE17:true"
set MASTER12_WRITE_SLAVE18 "MASTER12_WRITE_SLAVE18:true"
set MASTER12_WRITE_SLAVE19 "MASTER12_WRITE_SLAVE19:true"
set MASTER12_WRITE_SLAVE20 "MASTER12_WRITE_SLAVE20:true"
set MASTER12_WRITE_SLAVE21 "MASTER12_WRITE_SLAVE21:true"
set MASTER12_WRITE_SLAVE22 "MASTER12_WRITE_SLAVE22:true"
set MASTER12_WRITE_SLAVE23 "MASTER12_WRITE_SLAVE23:true"
set MASTER12_WRITE_SLAVE24 "MASTER12_WRITE_SLAVE24:true"
set MASTER12_WRITE_SLAVE25 "MASTER12_WRITE_SLAVE25:true"
set MASTER12_WRITE_SLAVE26 "MASTER12_WRITE_SLAVE26:true"
set MASTER12_WRITE_SLAVE27 "MASTER12_WRITE_SLAVE27:true"
set MASTER12_WRITE_SLAVE28 "MASTER12_WRITE_SLAVE28:true"
set MASTER12_WRITE_SLAVE29 "MASTER12_WRITE_SLAVE29:true"
set MASTER12_WRITE_SLAVE30 "MASTER12_WRITE_SLAVE30:true"
set MASTER12_WRITE_SLAVE31 "MASTER12_WRITE_SLAVE31:true"
set MASTER13_CHAN_RS "MASTER13_CHAN_RS:true"
set MASTER13_CLOCK_DOMAIN_CROSSING "MASTER13_CLOCK_DOMAIN_CROSSING:false"
set MASTER13_DATA_WIDTH "MASTER13_DATA_WIDTH:64"
set MASTER13_DWC_DATA_FIFO_DEPTH "MASTER13_DWC_DATA_FIFO_DEPTH:16"
set MASTER13_READ_INTERLEAVE "MASTER13_READ_INTERLEAVE:false"
set MASTER13_READ_SLAVE0 "MASTER13_READ_SLAVE0:true"
set MASTER13_READ_SLAVE1 "MASTER13_READ_SLAVE1:true"
set MASTER13_READ_SLAVE2 "MASTER13_READ_SLAVE2:true"
set MASTER13_READ_SLAVE3 "MASTER13_READ_SLAVE3:true"
set MASTER13_READ_SLAVE4 "MASTER13_READ_SLAVE4:true"
set MASTER13_READ_SLAVE5 "MASTER13_READ_SLAVE5:true"
set MASTER13_READ_SLAVE6 "MASTER13_READ_SLAVE6:true"
set MASTER13_READ_SLAVE7 "MASTER13_READ_SLAVE7:true"
set MASTER13_READ_SLAVE8 "MASTER13_READ_SLAVE8:true"
set MASTER13_READ_SLAVE9 "MASTER13_READ_SLAVE9:true"
set MASTER13_READ_SLAVE10 "MASTER13_READ_SLAVE10:true"
set MASTER13_READ_SLAVE11 "MASTER13_READ_SLAVE11:true"
set MASTER13_READ_SLAVE12 "MASTER13_READ_SLAVE12:true"
set MASTER13_READ_SLAVE13 "MASTER13_READ_SLAVE13:true"
set MASTER13_READ_SLAVE14 "MASTER13_READ_SLAVE14:true"
set MASTER13_READ_SLAVE15 "MASTER13_READ_SLAVE15:true"
set MASTER13_READ_SLAVE16 "MASTER13_READ_SLAVE16:true"
set MASTER13_READ_SLAVE17 "MASTER13_READ_SLAVE17:true"
set MASTER13_READ_SLAVE18 "MASTER13_READ_SLAVE18:true"
set MASTER13_READ_SLAVE19 "MASTER13_READ_SLAVE19:true"
set MASTER13_READ_SLAVE20 "MASTER13_READ_SLAVE20:true"
set MASTER13_READ_SLAVE21 "MASTER13_READ_SLAVE21:true"
set MASTER13_READ_SLAVE22 "MASTER13_READ_SLAVE22:true"
set MASTER13_READ_SLAVE23 "MASTER13_READ_SLAVE23:true"
set MASTER13_READ_SLAVE24 "MASTER13_READ_SLAVE24:true"
set MASTER13_READ_SLAVE25 "MASTER13_READ_SLAVE25:true"
set MASTER13_READ_SLAVE26 "MASTER13_READ_SLAVE26:true"
set MASTER13_READ_SLAVE27 "MASTER13_READ_SLAVE27:true"
set MASTER13_READ_SLAVE28 "MASTER13_READ_SLAVE28:true"
set MASTER13_READ_SLAVE29 "MASTER13_READ_SLAVE29:true"
set MASTER13_READ_SLAVE30 "MASTER13_READ_SLAVE30:true"
set MASTER13_READ_SLAVE31 "MASTER13_READ_SLAVE31:true"
set MASTER13_TYPE "MASTER13_TYPE:0"
set MASTER13_WRITE_SLAVE0 "MASTER13_WRITE_SLAVE0:true"
set MASTER13_WRITE_SLAVE1 "MASTER13_WRITE_SLAVE1:true"
set MASTER13_WRITE_SLAVE2 "MASTER13_WRITE_SLAVE2:true"
set MASTER13_WRITE_SLAVE3 "MASTER13_WRITE_SLAVE3:true"
set MASTER13_WRITE_SLAVE4 "MASTER13_WRITE_SLAVE4:true"
set MASTER13_WRITE_SLAVE5 "MASTER13_WRITE_SLAVE5:true"
set MASTER13_WRITE_SLAVE6 "MASTER13_WRITE_SLAVE6:true"
set MASTER13_WRITE_SLAVE7 "MASTER13_WRITE_SLAVE7:true"
set MASTER13_WRITE_SLAVE8 "MASTER13_WRITE_SLAVE8:true"
set MASTER13_WRITE_SLAVE9 "MASTER13_WRITE_SLAVE9:true"
set MASTER13_WRITE_SLAVE10 "MASTER13_WRITE_SLAVE10:true"
set MASTER13_WRITE_SLAVE11 "MASTER13_WRITE_SLAVE11:true"
set MASTER13_WRITE_SLAVE12 "MASTER13_WRITE_SLAVE12:true"
set MASTER13_WRITE_SLAVE13 "MASTER13_WRITE_SLAVE13:true"
set MASTER13_WRITE_SLAVE14 "MASTER13_WRITE_SLAVE14:true"
set MASTER13_WRITE_SLAVE15 "MASTER13_WRITE_SLAVE15:true"
set MASTER13_WRITE_SLAVE16 "MASTER13_WRITE_SLAVE16:true"
set MASTER13_WRITE_SLAVE17 "MASTER13_WRITE_SLAVE17:true"
set MASTER13_WRITE_SLAVE18 "MASTER13_WRITE_SLAVE18:true"
set MASTER13_WRITE_SLAVE19 "MASTER13_WRITE_SLAVE19:true"
set MASTER13_WRITE_SLAVE20 "MASTER13_WRITE_SLAVE20:true"
set MASTER13_WRITE_SLAVE21 "MASTER13_WRITE_SLAVE21:true"
set MASTER13_WRITE_SLAVE22 "MASTER13_WRITE_SLAVE22:true"
set MASTER13_WRITE_SLAVE23 "MASTER13_WRITE_SLAVE23:true"
set MASTER13_WRITE_SLAVE24 "MASTER13_WRITE_SLAVE24:true"
set MASTER13_WRITE_SLAVE25 "MASTER13_WRITE_SLAVE25:true"
set MASTER13_WRITE_SLAVE26 "MASTER13_WRITE_SLAVE26:true"
set MASTER13_WRITE_SLAVE27 "MASTER13_WRITE_SLAVE27:true"
set MASTER13_WRITE_SLAVE28 "MASTER13_WRITE_SLAVE28:true"
set MASTER13_WRITE_SLAVE29 "MASTER13_WRITE_SLAVE29:true"
set MASTER13_WRITE_SLAVE30 "MASTER13_WRITE_SLAVE30:true"
set MASTER13_WRITE_SLAVE31 "MASTER13_WRITE_SLAVE31:true"
set MASTER14_CHAN_RS "MASTER14_CHAN_RS:true"
set MASTER14_CLOCK_DOMAIN_CROSSING "MASTER14_CLOCK_DOMAIN_CROSSING:false"
set MASTER14_DATA_WIDTH "MASTER14_DATA_WIDTH:64"
set MASTER14_DWC_DATA_FIFO_DEPTH "MASTER14_DWC_DATA_FIFO_DEPTH:16"
set MASTER14_READ_INTERLEAVE "MASTER14_READ_INTERLEAVE:false"
set MASTER14_READ_SLAVE0 "MASTER14_READ_SLAVE0:true"
set MASTER14_READ_SLAVE1 "MASTER14_READ_SLAVE1:true"
set MASTER14_READ_SLAVE2 "MASTER14_READ_SLAVE2:true"
set MASTER14_READ_SLAVE3 "MASTER14_READ_SLAVE3:true"
set MASTER14_READ_SLAVE4 "MASTER14_READ_SLAVE4:true"
set MASTER14_READ_SLAVE5 "MASTER14_READ_SLAVE5:true"
set MASTER14_READ_SLAVE6 "MASTER14_READ_SLAVE6:true"
set MASTER14_READ_SLAVE7 "MASTER14_READ_SLAVE7:true"
set MASTER14_READ_SLAVE8 "MASTER14_READ_SLAVE8:true"
set MASTER14_READ_SLAVE9 "MASTER14_READ_SLAVE9:true"
set MASTER14_READ_SLAVE10 "MASTER14_READ_SLAVE10:true"
set MASTER14_READ_SLAVE11 "MASTER14_READ_SLAVE11:true"
set MASTER14_READ_SLAVE12 "MASTER14_READ_SLAVE12:true"
set MASTER14_READ_SLAVE13 "MASTER14_READ_SLAVE13:true"
set MASTER14_READ_SLAVE14 "MASTER14_READ_SLAVE14:true"
set MASTER14_READ_SLAVE15 "MASTER14_READ_SLAVE15:true"
set MASTER14_READ_SLAVE16 "MASTER14_READ_SLAVE16:true"
set MASTER14_READ_SLAVE17 "MASTER14_READ_SLAVE17:true"
set MASTER14_READ_SLAVE18 "MASTER14_READ_SLAVE18:true"
set MASTER14_READ_SLAVE19 "MASTER14_READ_SLAVE19:true"
set MASTER14_READ_SLAVE20 "MASTER14_READ_SLAVE20:true"
set MASTER14_READ_SLAVE21 "MASTER14_READ_SLAVE21:true"
set MASTER14_READ_SLAVE22 "MASTER14_READ_SLAVE22:true"
set MASTER14_READ_SLAVE23 "MASTER14_READ_SLAVE23:true"
set MASTER14_READ_SLAVE24 "MASTER14_READ_SLAVE24:true"
set MASTER14_READ_SLAVE25 "MASTER14_READ_SLAVE25:true"
set MASTER14_READ_SLAVE26 "MASTER14_READ_SLAVE26:true"
set MASTER14_READ_SLAVE27 "MASTER14_READ_SLAVE27:true"
set MASTER14_READ_SLAVE28 "MASTER14_READ_SLAVE28:true"
set MASTER14_READ_SLAVE29 "MASTER14_READ_SLAVE29:true"
set MASTER14_READ_SLAVE30 "MASTER14_READ_SLAVE30:true"
set MASTER14_READ_SLAVE31 "MASTER14_READ_SLAVE31:true"
set MASTER14_TYPE "MASTER14_TYPE:0"
set MASTER14_WRITE_SLAVE0 "MASTER14_WRITE_SLAVE0:true"
set MASTER14_WRITE_SLAVE1 "MASTER14_WRITE_SLAVE1:true"
set MASTER14_WRITE_SLAVE2 "MASTER14_WRITE_SLAVE2:true"
set MASTER14_WRITE_SLAVE3 "MASTER14_WRITE_SLAVE3:true"
set MASTER14_WRITE_SLAVE4 "MASTER14_WRITE_SLAVE4:true"
set MASTER14_WRITE_SLAVE5 "MASTER14_WRITE_SLAVE5:true"
set MASTER14_WRITE_SLAVE6 "MASTER14_WRITE_SLAVE6:true"
set MASTER14_WRITE_SLAVE7 "MASTER14_WRITE_SLAVE7:true"
set MASTER14_WRITE_SLAVE8 "MASTER14_WRITE_SLAVE8:true"
set MASTER14_WRITE_SLAVE9 "MASTER14_WRITE_SLAVE9:true"
set MASTER14_WRITE_SLAVE10 "MASTER14_WRITE_SLAVE10:true"
set MASTER14_WRITE_SLAVE11 "MASTER14_WRITE_SLAVE11:true"
set MASTER14_WRITE_SLAVE12 "MASTER14_WRITE_SLAVE12:true"
set MASTER14_WRITE_SLAVE13 "MASTER14_WRITE_SLAVE13:true"
set MASTER14_WRITE_SLAVE14 "MASTER14_WRITE_SLAVE14:true"
set MASTER14_WRITE_SLAVE15 "MASTER14_WRITE_SLAVE15:true"
set MASTER14_WRITE_SLAVE16 "MASTER14_WRITE_SLAVE16:true"
set MASTER14_WRITE_SLAVE17 "MASTER14_WRITE_SLAVE17:true"
set MASTER14_WRITE_SLAVE18 "MASTER14_WRITE_SLAVE18:true"
set MASTER14_WRITE_SLAVE19 "MASTER14_WRITE_SLAVE19:true"
set MASTER14_WRITE_SLAVE20 "MASTER14_WRITE_SLAVE20:true"
set MASTER14_WRITE_SLAVE21 "MASTER14_WRITE_SLAVE21:true"
set MASTER14_WRITE_SLAVE22 "MASTER14_WRITE_SLAVE22:true"
set MASTER14_WRITE_SLAVE23 "MASTER14_WRITE_SLAVE23:true"
set MASTER14_WRITE_SLAVE24 "MASTER14_WRITE_SLAVE24:true"
set MASTER14_WRITE_SLAVE25 "MASTER14_WRITE_SLAVE25:true"
set MASTER14_WRITE_SLAVE26 "MASTER14_WRITE_SLAVE26:true"
set MASTER14_WRITE_SLAVE27 "MASTER14_WRITE_SLAVE27:true"
set MASTER14_WRITE_SLAVE28 "MASTER14_WRITE_SLAVE28:true"
set MASTER14_WRITE_SLAVE29 "MASTER14_WRITE_SLAVE29:true"
set MASTER14_WRITE_SLAVE30 "MASTER14_WRITE_SLAVE30:true"
set MASTER14_WRITE_SLAVE31 "MASTER14_WRITE_SLAVE31:true"
set MASTER15_CHAN_RS "MASTER15_CHAN_RS:true"
set MASTER15_CLOCK_DOMAIN_CROSSING "MASTER15_CLOCK_DOMAIN_CROSSING:false"
set MASTER15_DATA_WIDTH "MASTER15_DATA_WIDTH:64"
set MASTER15_DWC_DATA_FIFO_DEPTH "MASTER15_DWC_DATA_FIFO_DEPTH:16"
set MASTER15_READ_INTERLEAVE "MASTER15_READ_INTERLEAVE:false"
set MASTER15_READ_SLAVE0 "MASTER15_READ_SLAVE0:true"
set MASTER15_READ_SLAVE1 "MASTER15_READ_SLAVE1:true"
set MASTER15_READ_SLAVE2 "MASTER15_READ_SLAVE2:true"
set MASTER15_READ_SLAVE3 "MASTER15_READ_SLAVE3:true"
set MASTER15_READ_SLAVE4 "MASTER15_READ_SLAVE4:true"
set MASTER15_READ_SLAVE5 "MASTER15_READ_SLAVE5:true"
set MASTER15_READ_SLAVE6 "MASTER15_READ_SLAVE6:true"
set MASTER15_READ_SLAVE7 "MASTER15_READ_SLAVE7:true"
set MASTER15_READ_SLAVE8 "MASTER15_READ_SLAVE8:true"
set MASTER15_READ_SLAVE9 "MASTER15_READ_SLAVE9:true"
set MASTER15_READ_SLAVE10 "MASTER15_READ_SLAVE10:true"
set MASTER15_READ_SLAVE11 "MASTER15_READ_SLAVE11:true"
set MASTER15_READ_SLAVE12 "MASTER15_READ_SLAVE12:true"
set MASTER15_READ_SLAVE13 "MASTER15_READ_SLAVE13:true"
set MASTER15_READ_SLAVE14 "MASTER15_READ_SLAVE14:true"
set MASTER15_READ_SLAVE15 "MASTER15_READ_SLAVE15:true"
set MASTER15_READ_SLAVE16 "MASTER15_READ_SLAVE16:true"
set MASTER15_READ_SLAVE17 "MASTER15_READ_SLAVE17:true"
set MASTER15_READ_SLAVE18 "MASTER15_READ_SLAVE18:true"
set MASTER15_READ_SLAVE19 "MASTER15_READ_SLAVE19:true"
set MASTER15_READ_SLAVE20 "MASTER15_READ_SLAVE20:true"
set MASTER15_READ_SLAVE21 "MASTER15_READ_SLAVE21:true"
set MASTER15_READ_SLAVE22 "MASTER15_READ_SLAVE22:true"
set MASTER15_READ_SLAVE23 "MASTER15_READ_SLAVE23:true"
set MASTER15_READ_SLAVE24 "MASTER15_READ_SLAVE24:true"
set MASTER15_READ_SLAVE25 "MASTER15_READ_SLAVE25:true"
set MASTER15_READ_SLAVE26 "MASTER15_READ_SLAVE26:true"
set MASTER15_READ_SLAVE27 "MASTER15_READ_SLAVE27:true"
set MASTER15_READ_SLAVE28 "MASTER15_READ_SLAVE28:true"
set MASTER15_READ_SLAVE29 "MASTER15_READ_SLAVE29:true"
set MASTER15_READ_SLAVE30 "MASTER15_READ_SLAVE30:true"
set MASTER15_READ_SLAVE31 "MASTER15_READ_SLAVE31:true"
set MASTER15_TYPE "MASTER15_TYPE:0"
set MASTER15_WRITE_SLAVE0 "MASTER15_WRITE_SLAVE0:true"
set MASTER15_WRITE_SLAVE1 "MASTER15_WRITE_SLAVE1:true"
set MASTER15_WRITE_SLAVE2 "MASTER15_WRITE_SLAVE2:true"
set MASTER15_WRITE_SLAVE3 "MASTER15_WRITE_SLAVE3:true"
set MASTER15_WRITE_SLAVE4 "MASTER15_WRITE_SLAVE4:true"
set MASTER15_WRITE_SLAVE5 "MASTER15_WRITE_SLAVE5:true"
set MASTER15_WRITE_SLAVE6 "MASTER15_WRITE_SLAVE6:true"
set MASTER15_WRITE_SLAVE7 "MASTER15_WRITE_SLAVE7:true"
set MASTER15_WRITE_SLAVE8 "MASTER15_WRITE_SLAVE8:true"
set MASTER15_WRITE_SLAVE9 "MASTER15_WRITE_SLAVE9:true"
set MASTER15_WRITE_SLAVE10 "MASTER15_WRITE_SLAVE10:true"
set MASTER15_WRITE_SLAVE11 "MASTER15_WRITE_SLAVE11:true"
set MASTER15_WRITE_SLAVE12 "MASTER15_WRITE_SLAVE12:true"
set MASTER15_WRITE_SLAVE13 "MASTER15_WRITE_SLAVE13:true"
set MASTER15_WRITE_SLAVE14 "MASTER15_WRITE_SLAVE14:true"
set MASTER15_WRITE_SLAVE15 "MASTER15_WRITE_SLAVE15:true"
set MASTER15_WRITE_SLAVE16 "MASTER15_WRITE_SLAVE16:true"
set MASTER15_WRITE_SLAVE17 "MASTER15_WRITE_SLAVE17:true"
set MASTER15_WRITE_SLAVE18 "MASTER15_WRITE_SLAVE18:true"
set MASTER15_WRITE_SLAVE19 "MASTER15_WRITE_SLAVE19:true"
set MASTER15_WRITE_SLAVE20 "MASTER15_WRITE_SLAVE20:true"
set MASTER15_WRITE_SLAVE21 "MASTER15_WRITE_SLAVE21:true"
set MASTER15_WRITE_SLAVE22 "MASTER15_WRITE_SLAVE22:true"
set MASTER15_WRITE_SLAVE23 "MASTER15_WRITE_SLAVE23:true"
set MASTER15_WRITE_SLAVE24 "MASTER15_WRITE_SLAVE24:true"
set MASTER15_WRITE_SLAVE25 "MASTER15_WRITE_SLAVE25:true"
set MASTER15_WRITE_SLAVE26 "MASTER15_WRITE_SLAVE26:true"
set MASTER15_WRITE_SLAVE27 "MASTER15_WRITE_SLAVE27:true"
set MASTER15_WRITE_SLAVE28 "MASTER15_WRITE_SLAVE28:true"
set MASTER15_WRITE_SLAVE29 "MASTER15_WRITE_SLAVE29:true"
set MASTER15_WRITE_SLAVE30 "MASTER15_WRITE_SLAVE30:true"
set MASTER15_WRITE_SLAVE31 "MASTER15_WRITE_SLAVE31:true"
set NUM_MASTERS "NUM_MASTERS:1"
set NUM_MASTERS_WIDTH "NUM_MASTERS_WIDTH:1"
set NUM_SLAVES "NUM_SLAVES:1"
set NUM_THREADS "NUM_THREADS:4"
set OPEN_TRANS_MAX "OPEN_TRANS_MAX:8"
set OPTIMIZATION "OPTIMIZATION:1"
set RD_ARB_EN "RD_ARB_EN:false"
set SLAVE0_CHAN_RS "SLAVE0_CHAN_RS:true"
set SLAVE0_CLOCK_DOMAIN_CROSSING "SLAVE0_CLOCK_DOMAIN_CROSSING:false"
set SLAVE0_DATA_WIDTH "SLAVE0_DATA_WIDTH:64"
set SLAVE0_DWC_DATA_FIFO_DEPTH "SLAVE0_DWC_DATA_FIFO_DEPTH:16"
set SLAVE0_END_ADDR "SLAVE0_END_ADDR:0xffffffff"
set SLAVE0_END_ADDR_UPPER "SLAVE0_END_ADDR_UPPER:0x3f"
set SLAVE0_READ_INTERLEAVE "SLAVE0_READ_INTERLEAVE:false"
set SLAVE0_START_ADDR "SLAVE0_START_ADDR:0x0"
set SLAVE0_START_ADDR_UPPER "SLAVE0_START_ADDR_UPPER:0x30"
set SLAVE0_TYPE "SLAVE0_TYPE:0"
set SLAVE1_CHAN_RS "SLAVE1_CHAN_RS:true"
set SLAVE1_CLOCK_DOMAIN_CROSSING "SLAVE1_CLOCK_DOMAIN_CROSSING:false"
set SLAVE1_DATA_WIDTH "SLAVE1_DATA_WIDTH:64"
set SLAVE1_DWC_DATA_FIFO_DEPTH "SLAVE1_DWC_DATA_FIFO_DEPTH:16"
set SLAVE1_END_ADDR "SLAVE1_END_ADDR:0x8fffffff"
set SLAVE1_END_ADDR_UPPER "SLAVE1_END_ADDR_UPPER:0x0"
set SLAVE1_READ_INTERLEAVE "SLAVE1_READ_INTERLEAVE:false"
set SLAVE1_START_ADDR "SLAVE1_START_ADDR:0x80000000"
set SLAVE1_START_ADDR_UPPER "SLAVE1_START_ADDR_UPPER:0x0"
set SLAVE1_TYPE "SLAVE1_TYPE:0"
set SLAVE2_CHAN_RS "SLAVE2_CHAN_RS:true"
set SLAVE2_CLOCK_DOMAIN_CROSSING "SLAVE2_CLOCK_DOMAIN_CROSSING:false"
set SLAVE2_DATA_WIDTH "SLAVE2_DATA_WIDTH:64"
set SLAVE2_DWC_DATA_FIFO_DEPTH "SLAVE2_DWC_DATA_FIFO_DEPTH:16"
set SLAVE2_END_ADDR "SLAVE2_END_ADDR:0x17ffffff"
set SLAVE2_END_ADDR_UPPER "SLAVE2_END_ADDR_UPPER:0x0"
set SLAVE2_READ_INTERLEAVE "SLAVE2_READ_INTERLEAVE:false"
set SLAVE2_START_ADDR "SLAVE2_START_ADDR:0x10000000"
set SLAVE2_START_ADDR_UPPER "SLAVE2_START_ADDR_UPPER:0x0"
set SLAVE2_TYPE "SLAVE2_TYPE:0"
set SLAVE3_CHAN_RS "SLAVE3_CHAN_RS:true"
set SLAVE3_CLOCK_DOMAIN_CROSSING "SLAVE3_CLOCK_DOMAIN_CROSSING:false"
set SLAVE3_DATA_WIDTH "SLAVE3_DATA_WIDTH:64"
set SLAVE3_DWC_DATA_FIFO_DEPTH "SLAVE3_DWC_DATA_FIFO_DEPTH:16"
set SLAVE3_END_ADDR "SLAVE3_END_ADDR:0x1fffffff"
set SLAVE3_END_ADDR_UPPER "SLAVE3_END_ADDR_UPPER:0x0"
set SLAVE3_READ_INTERLEAVE "SLAVE3_READ_INTERLEAVE:false"
set SLAVE3_START_ADDR "SLAVE3_START_ADDR:0x18000000"
set SLAVE3_START_ADDR_UPPER "SLAVE3_START_ADDR_UPPER:0x0"
set SLAVE3_TYPE "SLAVE3_TYPE:0"
set SLAVE4_CHAN_RS "SLAVE4_CHAN_RS:true"
set SLAVE4_CLOCK_DOMAIN_CROSSING "SLAVE4_CLOCK_DOMAIN_CROSSING:false"
set SLAVE4_DATA_WIDTH "SLAVE4_DATA_WIDTH:64"
set SLAVE4_DWC_DATA_FIFO_DEPTH "SLAVE4_DWC_DATA_FIFO_DEPTH:16"
set SLAVE4_END_ADDR "SLAVE4_END_ADDR:0x27ffffff"
set SLAVE4_END_ADDR_UPPER "SLAVE4_END_ADDR_UPPER:0x0"
set SLAVE4_READ_INTERLEAVE "SLAVE4_READ_INTERLEAVE:false"
set SLAVE4_START_ADDR "SLAVE4_START_ADDR:0x20000000"
set SLAVE4_START_ADDR_UPPER "SLAVE4_START_ADDR_UPPER:0x0"
set SLAVE4_TYPE "SLAVE4_TYPE:0"
set SLAVE5_CHAN_RS "SLAVE5_CHAN_RS:true"
set SLAVE5_CLOCK_DOMAIN_CROSSING "SLAVE5_CLOCK_DOMAIN_CROSSING:false"
set SLAVE5_DATA_WIDTH "SLAVE5_DATA_WIDTH:64"
set SLAVE5_DWC_DATA_FIFO_DEPTH "SLAVE5_DWC_DATA_FIFO_DEPTH:16"
set SLAVE5_END_ADDR "SLAVE5_END_ADDR:0x2fffffff"
set SLAVE5_END_ADDR_UPPER "SLAVE5_END_ADDR_UPPER:0x0"
set SLAVE5_READ_INTERLEAVE "SLAVE5_READ_INTERLEAVE:false"
set SLAVE5_START_ADDR "SLAVE5_START_ADDR:0x28000000"
set SLAVE5_START_ADDR_UPPER "SLAVE5_START_ADDR_UPPER:0x0"
set SLAVE5_TYPE "SLAVE5_TYPE:0"
set SLAVE6_CHAN_RS "SLAVE6_CHAN_RS:true"
set SLAVE6_CLOCK_DOMAIN_CROSSING "SLAVE6_CLOCK_DOMAIN_CROSSING:false"
set SLAVE6_DATA_WIDTH "SLAVE6_DATA_WIDTH:64"
set SLAVE6_DWC_DATA_FIFO_DEPTH "SLAVE6_DWC_DATA_FIFO_DEPTH:16"
set SLAVE6_END_ADDR "SLAVE6_END_ADDR:0x37ffffff"
set SLAVE6_END_ADDR_UPPER "SLAVE6_END_ADDR_UPPER:0x0"
set SLAVE6_READ_INTERLEAVE "SLAVE6_READ_INTERLEAVE:false"
set SLAVE6_START_ADDR "SLAVE6_START_ADDR:0x30000000"
set SLAVE6_START_ADDR_UPPER "SLAVE6_START_ADDR_UPPER:0x0"
set SLAVE6_TYPE "SLAVE6_TYPE:0"
set SLAVE7_CHAN_RS "SLAVE7_CHAN_RS:true"
set SLAVE7_CLOCK_DOMAIN_CROSSING "SLAVE7_CLOCK_DOMAIN_CROSSING:false"
set SLAVE7_DATA_WIDTH "SLAVE7_DATA_WIDTH:64"
set SLAVE7_DWC_DATA_FIFO_DEPTH "SLAVE7_DWC_DATA_FIFO_DEPTH:16"
set SLAVE7_END_ADDR "SLAVE7_END_ADDR:0x3fffffff"
set SLAVE7_END_ADDR_UPPER "SLAVE7_END_ADDR_UPPER:0x0"
set SLAVE7_READ_INTERLEAVE "SLAVE7_READ_INTERLEAVE:false"
set SLAVE7_START_ADDR "SLAVE7_START_ADDR:0x38000000"
set SLAVE7_START_ADDR_UPPER "SLAVE7_START_ADDR_UPPER:0x0"
set SLAVE7_TYPE "SLAVE7_TYPE:0"
set SLAVE8_CHAN_RS "SLAVE8_CHAN_RS:true"
set SLAVE8_CLOCK_DOMAIN_CROSSING "SLAVE8_CLOCK_DOMAIN_CROSSING:false"
set SLAVE8_DATA_WIDTH "SLAVE8_DATA_WIDTH:64"
set SLAVE8_DWC_DATA_FIFO_DEPTH "SLAVE8_DWC_DATA_FIFO_DEPTH:16"
set SLAVE8_END_ADDR "SLAVE8_END_ADDR:0x47ffffff"
set SLAVE8_END_ADDR_UPPER "SLAVE8_END_ADDR_UPPER:0x0"
set SLAVE8_READ_INTERLEAVE "SLAVE8_READ_INTERLEAVE:false"
set SLAVE8_START_ADDR "SLAVE8_START_ADDR:0x40000000"
set SLAVE8_START_ADDR_UPPER "SLAVE8_START_ADDR_UPPER:0x0"
set SLAVE8_TYPE "SLAVE8_TYPE:0"
set SLAVE9_CHAN_RS "SLAVE9_CHAN_RS:true"
set SLAVE9_CLOCK_DOMAIN_CROSSING "SLAVE9_CLOCK_DOMAIN_CROSSING:false"
set SLAVE9_DATA_WIDTH "SLAVE9_DATA_WIDTH:64"
set SLAVE9_DWC_DATA_FIFO_DEPTH "SLAVE9_DWC_DATA_FIFO_DEPTH:16"
set SLAVE9_END_ADDR "SLAVE9_END_ADDR:0x4fffffff"
set SLAVE9_END_ADDR_UPPER "SLAVE9_END_ADDR_UPPER:0x0"
set SLAVE9_READ_INTERLEAVE "SLAVE9_READ_INTERLEAVE:false"
set SLAVE9_START_ADDR "SLAVE9_START_ADDR:0x48000000"
set SLAVE9_START_ADDR_UPPER "SLAVE9_START_ADDR_UPPER:0x0"
set SLAVE9_TYPE "SLAVE9_TYPE:0"
set SLAVE10_CHAN_RS "SLAVE10_CHAN_RS:true"
set SLAVE10_CLOCK_DOMAIN_CROSSING "SLAVE10_CLOCK_DOMAIN_CROSSING:false"
set SLAVE10_DATA_WIDTH "SLAVE10_DATA_WIDTH:64"
set SLAVE10_DWC_DATA_FIFO_DEPTH "SLAVE10_DWC_DATA_FIFO_DEPTH:16"
set SLAVE10_END_ADDR "SLAVE10_END_ADDR:0x57ffffff"
set SLAVE10_END_ADDR_UPPER "SLAVE10_END_ADDR_UPPER:0x0"
set SLAVE10_READ_INTERLEAVE "SLAVE10_READ_INTERLEAVE:false"
set SLAVE10_START_ADDR "SLAVE10_START_ADDR:0x50000000"
set SLAVE10_START_ADDR_UPPER "SLAVE10_START_ADDR_UPPER:0x0"
set SLAVE10_TYPE "SLAVE10_TYPE:0"
set SLAVE11_CHAN_RS "SLAVE11_CHAN_RS:true"
set SLAVE11_CLOCK_DOMAIN_CROSSING "SLAVE11_CLOCK_DOMAIN_CROSSING:false"
set SLAVE11_DATA_WIDTH "SLAVE11_DATA_WIDTH:64"
set SLAVE11_DWC_DATA_FIFO_DEPTH "SLAVE11_DWC_DATA_FIFO_DEPTH:16"
set SLAVE11_END_ADDR "SLAVE11_END_ADDR:0x5fffffff"
set SLAVE11_END_ADDR_UPPER "SLAVE11_END_ADDR_UPPER:0x0"
set SLAVE11_READ_INTERLEAVE "SLAVE11_READ_INTERLEAVE:false"
set SLAVE11_START_ADDR "SLAVE11_START_ADDR:0x58000000"
set SLAVE11_START_ADDR_UPPER "SLAVE11_START_ADDR_UPPER:0x0"
set SLAVE11_TYPE "SLAVE11_TYPE:0"
set SLAVE12_CHAN_RS "SLAVE12_CHAN_RS:true"
set SLAVE12_CLOCK_DOMAIN_CROSSING "SLAVE12_CLOCK_DOMAIN_CROSSING:false"
set SLAVE12_DATA_WIDTH "SLAVE12_DATA_WIDTH:64"
set SLAVE12_DWC_DATA_FIFO_DEPTH "SLAVE12_DWC_DATA_FIFO_DEPTH:16"
set SLAVE12_END_ADDR "SLAVE12_END_ADDR:0x902fffff"
set SLAVE12_END_ADDR_UPPER "SLAVE12_END_ADDR_UPPER:0x0"
set SLAVE12_READ_INTERLEAVE "SLAVE12_READ_INTERLEAVE:false"
set SLAVE12_START_ADDR "SLAVE12_START_ADDR:0x90000000"
set SLAVE12_START_ADDR_UPPER "SLAVE12_START_ADDR_UPPER:0x0"
set SLAVE12_TYPE "SLAVE12_TYPE:0"
set SLAVE13_CHAN_RS "SLAVE13_CHAN_RS:true"
set SLAVE13_CLOCK_DOMAIN_CROSSING "SLAVE13_CLOCK_DOMAIN_CROSSING:false"
set SLAVE13_DATA_WIDTH "SLAVE13_DATA_WIDTH:64"
set SLAVE13_DWC_DATA_FIFO_DEPTH "SLAVE13_DWC_DATA_FIFO_DEPTH:16"
set SLAVE13_END_ADDR "SLAVE13_END_ADDR:0x905fffff"
set SLAVE13_END_ADDR_UPPER "SLAVE13_END_ADDR_UPPER:0x0"
set SLAVE13_READ_INTERLEAVE "SLAVE13_READ_INTERLEAVE:false"
set SLAVE13_START_ADDR "SLAVE13_START_ADDR:0x90300000"
set SLAVE13_START_ADDR_UPPER "SLAVE13_START_ADDR_UPPER:0x0"
set SLAVE13_TYPE "SLAVE13_TYPE:0"
set SLAVE14_CHAN_RS "SLAVE14_CHAN_RS:true"
set SLAVE14_CLOCK_DOMAIN_CROSSING "SLAVE14_CLOCK_DOMAIN_CROSSING:false"
set SLAVE14_DATA_WIDTH "SLAVE14_DATA_WIDTH:64"
set SLAVE14_DWC_DATA_FIFO_DEPTH "SLAVE14_DWC_DATA_FIFO_DEPTH:16"
set SLAVE14_END_ADDR "SLAVE14_END_ADDR:0x908fffff"
set SLAVE14_END_ADDR_UPPER "SLAVE14_END_ADDR_UPPER:0x0"
set SLAVE14_READ_INTERLEAVE "SLAVE14_READ_INTERLEAVE:false"
set SLAVE14_START_ADDR "SLAVE14_START_ADDR:0x90600000"
set SLAVE14_START_ADDR_UPPER "SLAVE14_START_ADDR_UPPER:0x0"
set SLAVE14_TYPE "SLAVE14_TYPE:0"
set SLAVE15_CHAN_RS "SLAVE15_CHAN_RS:true"
set SLAVE15_CLOCK_DOMAIN_CROSSING "SLAVE15_CLOCK_DOMAIN_CROSSING:false"
set SLAVE15_DATA_WIDTH "SLAVE15_DATA_WIDTH:64"
set SLAVE15_DWC_DATA_FIFO_DEPTH "SLAVE15_DWC_DATA_FIFO_DEPTH:16"
set SLAVE15_END_ADDR "SLAVE15_END_ADDR:0x90bfffff"
set SLAVE15_END_ADDR_UPPER "SLAVE15_END_ADDR_UPPER:0x0"
set SLAVE15_READ_INTERLEAVE "SLAVE15_READ_INTERLEAVE:false"
set SLAVE15_START_ADDR "SLAVE15_START_ADDR:0x90900000"
set SLAVE15_START_ADDR_UPPER "SLAVE15_START_ADDR_UPPER:0x0"
set SLAVE15_TYPE "SLAVE15_TYPE:0"
set SLAVE16_CHAN_RS "SLAVE16_CHAN_RS:true"
set SLAVE16_CLOCK_DOMAIN_CROSSING "SLAVE16_CLOCK_DOMAIN_CROSSING:false"
set SLAVE16_DATA_WIDTH "SLAVE16_DATA_WIDTH:64"
set SLAVE16_DWC_DATA_FIFO_DEPTH "SLAVE16_DWC_DATA_FIFO_DEPTH:16"
set SLAVE16_END_ADDR "SLAVE16_END_ADDR:0x90efffff"
set SLAVE16_END_ADDR_UPPER "SLAVE16_END_ADDR_UPPER:0x0"
set SLAVE16_READ_INTERLEAVE "SLAVE16_READ_INTERLEAVE:false"
set SLAVE16_START_ADDR "SLAVE16_START_ADDR:0x90c00000"
set SLAVE16_START_ADDR_UPPER "SLAVE16_START_ADDR_UPPER:0x0"
set SLAVE16_TYPE "SLAVE16_TYPE:0"
set SLAVE17_CHAN_RS "SLAVE17_CHAN_RS:true"
set SLAVE17_CLOCK_DOMAIN_CROSSING "SLAVE17_CLOCK_DOMAIN_CROSSING:false"
set SLAVE17_DATA_WIDTH "SLAVE17_DATA_WIDTH:64"
set SLAVE17_DWC_DATA_FIFO_DEPTH "SLAVE17_DWC_DATA_FIFO_DEPTH:16"
set SLAVE17_END_ADDR "SLAVE17_END_ADDR:0x911fffff"
set SLAVE17_END_ADDR_UPPER "SLAVE17_END_ADDR_UPPER:0x0"
set SLAVE17_READ_INTERLEAVE "SLAVE17_READ_INTERLEAVE:false"
set SLAVE17_START_ADDR "SLAVE17_START_ADDR:0x90f00000"
set SLAVE17_START_ADDR_UPPER "SLAVE17_START_ADDR_UPPER:0x0"
set SLAVE17_TYPE "SLAVE17_TYPE:0"
set SLAVE18_CHAN_RS "SLAVE18_CHAN_RS:true"
set SLAVE18_CLOCK_DOMAIN_CROSSING "SLAVE18_CLOCK_DOMAIN_CROSSING:false"
set SLAVE18_DATA_WIDTH "SLAVE18_DATA_WIDTH:64"
set SLAVE18_DWC_DATA_FIFO_DEPTH "SLAVE18_DWC_DATA_FIFO_DEPTH:16"
set SLAVE18_END_ADDR "SLAVE18_END_ADDR:0x914fffff"
set SLAVE18_END_ADDR_UPPER "SLAVE18_END_ADDR_UPPER:0x0"
set SLAVE18_READ_INTERLEAVE "SLAVE18_READ_INTERLEAVE:false"
set SLAVE18_START_ADDR "SLAVE18_START_ADDR:0x91200000"
set SLAVE18_START_ADDR_UPPER "SLAVE18_START_ADDR_UPPER:0x0"
set SLAVE18_TYPE "SLAVE18_TYPE:0"
set SLAVE19_CHAN_RS "SLAVE19_CHAN_RS:true"
set SLAVE19_CLOCK_DOMAIN_CROSSING "SLAVE19_CLOCK_DOMAIN_CROSSING:false"
set SLAVE19_DATA_WIDTH "SLAVE19_DATA_WIDTH:64"
set SLAVE19_DWC_DATA_FIFO_DEPTH "SLAVE19_DWC_DATA_FIFO_DEPTH:16"
set SLAVE19_END_ADDR "SLAVE19_END_ADDR:0x917fffff"
set SLAVE19_END_ADDR_UPPER "SLAVE19_END_ADDR_UPPER:0x0"
set SLAVE19_READ_INTERLEAVE "SLAVE19_READ_INTERLEAVE:false"
set SLAVE19_START_ADDR "SLAVE19_START_ADDR:0x91500000"
set SLAVE19_START_ADDR_UPPER "SLAVE19_START_ADDR_UPPER:0x0"
set SLAVE19_TYPE "SLAVE19_TYPE:0"
set SLAVE20_CHAN_RS "SLAVE20_CHAN_RS:true"
set SLAVE20_CLOCK_DOMAIN_CROSSING "SLAVE20_CLOCK_DOMAIN_CROSSING:false"
set SLAVE20_DATA_WIDTH "SLAVE20_DATA_WIDTH:64"
set SLAVE20_DWC_DATA_FIFO_DEPTH "SLAVE20_DWC_DATA_FIFO_DEPTH:16"
set SLAVE20_END_ADDR "SLAVE20_END_ADDR:0x91afffff"
set SLAVE20_END_ADDR_UPPER "SLAVE20_END_ADDR_UPPER:0x0"
set SLAVE20_READ_INTERLEAVE "SLAVE20_READ_INTERLEAVE:false"
set SLAVE20_START_ADDR "SLAVE20_START_ADDR:0x91800000"
set SLAVE20_START_ADDR_UPPER "SLAVE20_START_ADDR_UPPER:0x0"
set SLAVE20_TYPE "SLAVE20_TYPE:0"
set SLAVE21_CHAN_RS "SLAVE21_CHAN_RS:true"
set SLAVE21_CLOCK_DOMAIN_CROSSING "SLAVE21_CLOCK_DOMAIN_CROSSING:false"
set SLAVE21_DATA_WIDTH "SLAVE21_DATA_WIDTH:64"
set SLAVE21_DWC_DATA_FIFO_DEPTH "SLAVE21_DWC_DATA_FIFO_DEPTH:16"
set SLAVE21_END_ADDR "SLAVE21_END_ADDR:0x91dfffff"
set SLAVE21_END_ADDR_UPPER "SLAVE21_END_ADDR_UPPER:0x0"
set SLAVE21_READ_INTERLEAVE "SLAVE21_READ_INTERLEAVE:false"
set SLAVE21_START_ADDR "SLAVE21_START_ADDR:0x91b00000"
set SLAVE21_START_ADDR_UPPER "SLAVE21_START_ADDR_UPPER:0x0"
set SLAVE21_TYPE "SLAVE21_TYPE:0"
set SLAVE22_CHAN_RS "SLAVE22_CHAN_RS:true"
set SLAVE22_CLOCK_DOMAIN_CROSSING "SLAVE22_CLOCK_DOMAIN_CROSSING:false"
set SLAVE22_DATA_WIDTH "SLAVE22_DATA_WIDTH:64"
set SLAVE22_DWC_DATA_FIFO_DEPTH "SLAVE22_DWC_DATA_FIFO_DEPTH:16"
set SLAVE22_END_ADDR "SLAVE22_END_ADDR:0x920fffff"
set SLAVE22_END_ADDR_UPPER "SLAVE22_END_ADDR_UPPER:0x0"
set SLAVE22_READ_INTERLEAVE "SLAVE22_READ_INTERLEAVE:false"
set SLAVE22_START_ADDR "SLAVE22_START_ADDR:0x91e00000"
set SLAVE22_START_ADDR_UPPER "SLAVE22_START_ADDR_UPPER:0x0"
set SLAVE22_TYPE "SLAVE22_TYPE:0"
set SLAVE23_CHAN_RS "SLAVE23_CHAN_RS:true"
set SLAVE23_CLOCK_DOMAIN_CROSSING "SLAVE23_CLOCK_DOMAIN_CROSSING:false"
set SLAVE23_DATA_WIDTH "SLAVE23_DATA_WIDTH:64"
set SLAVE23_DWC_DATA_FIFO_DEPTH "SLAVE23_DWC_DATA_FIFO_DEPTH:16"
set SLAVE23_END_ADDR "SLAVE23_END_ADDR:0x923fffff"
set SLAVE23_END_ADDR_UPPER "SLAVE23_END_ADDR_UPPER:0x0"
set SLAVE23_READ_INTERLEAVE "SLAVE23_READ_INTERLEAVE:false"
set SLAVE23_START_ADDR "SLAVE23_START_ADDR:0x92100000"
set SLAVE23_START_ADDR_UPPER "SLAVE23_START_ADDR_UPPER:0x0"
set SLAVE23_TYPE "SLAVE23_TYPE:0"
set SLAVE24_CHAN_RS "SLAVE24_CHAN_RS:true"
set SLAVE24_CLOCK_DOMAIN_CROSSING "SLAVE24_CLOCK_DOMAIN_CROSSING:false"
set SLAVE24_DATA_WIDTH "SLAVE24_DATA_WIDTH:64"
set SLAVE24_DWC_DATA_FIFO_DEPTH "SLAVE24_DWC_DATA_FIFO_DEPTH:16"
set SLAVE24_END_ADDR "SLAVE24_END_ADDR:0x926fffff"
set SLAVE24_END_ADDR_UPPER "SLAVE24_END_ADDR_UPPER:0x0"
set SLAVE24_READ_INTERLEAVE "SLAVE24_READ_INTERLEAVE:false"
set SLAVE24_START_ADDR "SLAVE24_START_ADDR:0x92400000"
set SLAVE24_START_ADDR_UPPER "SLAVE24_START_ADDR_UPPER:0x0"
set SLAVE24_TYPE "SLAVE24_TYPE:0"
set SLAVE25_CHAN_RS "SLAVE25_CHAN_RS:true"
set SLAVE25_CLOCK_DOMAIN_CROSSING "SLAVE25_CLOCK_DOMAIN_CROSSING:false"
set SLAVE25_DATA_WIDTH "SLAVE25_DATA_WIDTH:64"
set SLAVE25_DWC_DATA_FIFO_DEPTH "SLAVE25_DWC_DATA_FIFO_DEPTH:16"
set SLAVE25_END_ADDR "SLAVE25_END_ADDR:0x929fffff"
set SLAVE25_END_ADDR_UPPER "SLAVE25_END_ADDR_UPPER:0x0"
set SLAVE25_READ_INTERLEAVE "SLAVE25_READ_INTERLEAVE:false"
set SLAVE25_START_ADDR "SLAVE25_START_ADDR:0x92700000"
set SLAVE25_START_ADDR_UPPER "SLAVE25_START_ADDR_UPPER:0x0"
set SLAVE25_TYPE "SLAVE25_TYPE:0"
set SLAVE26_CHAN_RS "SLAVE26_CHAN_RS:true"
set SLAVE26_CLOCK_DOMAIN_CROSSING "SLAVE26_CLOCK_DOMAIN_CROSSING:false"
set SLAVE26_DATA_WIDTH "SLAVE26_DATA_WIDTH:64"
set SLAVE26_DWC_DATA_FIFO_DEPTH "SLAVE26_DWC_DATA_FIFO_DEPTH:16"
set SLAVE26_END_ADDR "SLAVE26_END_ADDR:0x92cfffff"
set SLAVE26_END_ADDR_UPPER "SLAVE26_END_ADDR_UPPER:0x0"
set SLAVE26_READ_INTERLEAVE "SLAVE26_READ_INTERLEAVE:false"
set SLAVE26_START_ADDR "SLAVE26_START_ADDR:0x92a00000"
set SLAVE26_START_ADDR_UPPER "SLAVE26_START_ADDR_UPPER:0x0"
set SLAVE26_TYPE "SLAVE26_TYPE:0"
set SLAVE27_CHAN_RS "SLAVE27_CHAN_RS:true"
set SLAVE27_CLOCK_DOMAIN_CROSSING "SLAVE27_CLOCK_DOMAIN_CROSSING:false"
set SLAVE27_DATA_WIDTH "SLAVE27_DATA_WIDTH:64"
set SLAVE27_DWC_DATA_FIFO_DEPTH "SLAVE27_DWC_DATA_FIFO_DEPTH:16"
set SLAVE27_END_ADDR "SLAVE27_END_ADDR:0x92ffffff"
set SLAVE27_END_ADDR_UPPER "SLAVE27_END_ADDR_UPPER:0x0"
set SLAVE27_READ_INTERLEAVE "SLAVE27_READ_INTERLEAVE:false"
set SLAVE27_START_ADDR "SLAVE27_START_ADDR:0x92d00000"
set SLAVE27_START_ADDR_UPPER "SLAVE27_START_ADDR_UPPER:0x0"
set SLAVE27_TYPE "SLAVE27_TYPE:0"
set SLAVE28_CHAN_RS "SLAVE28_CHAN_RS:true"
set SLAVE28_CLOCK_DOMAIN_CROSSING "SLAVE28_CLOCK_DOMAIN_CROSSING:false"
set SLAVE28_DATA_WIDTH "SLAVE28_DATA_WIDTH:64"
set SLAVE28_DWC_DATA_FIFO_DEPTH "SLAVE28_DWC_DATA_FIFO_DEPTH:16"
set SLAVE28_END_ADDR "SLAVE28_END_ADDR:0x932fffff"
set SLAVE28_END_ADDR_UPPER "SLAVE28_END_ADDR_UPPER:0x0"
set SLAVE28_READ_INTERLEAVE "SLAVE28_READ_INTERLEAVE:false"
set SLAVE28_START_ADDR "SLAVE28_START_ADDR:0x93000000"
set SLAVE28_START_ADDR_UPPER "SLAVE28_START_ADDR_UPPER:0x0"
set SLAVE28_TYPE "SLAVE28_TYPE:0"
set SLAVE29_CHAN_RS "SLAVE29_CHAN_RS:true"
set SLAVE29_CLOCK_DOMAIN_CROSSING "SLAVE29_CLOCK_DOMAIN_CROSSING:false"
set SLAVE29_DATA_WIDTH "SLAVE29_DATA_WIDTH:64"
set SLAVE29_DWC_DATA_FIFO_DEPTH "SLAVE29_DWC_DATA_FIFO_DEPTH:16"
set SLAVE29_END_ADDR "SLAVE29_END_ADDR:0x935fffff"
set SLAVE29_END_ADDR_UPPER "SLAVE29_END_ADDR_UPPER:0x0"
set SLAVE29_READ_INTERLEAVE "SLAVE29_READ_INTERLEAVE:false"
set SLAVE29_START_ADDR "SLAVE29_START_ADDR:0x93300000"
set SLAVE29_START_ADDR_UPPER "SLAVE29_START_ADDR_UPPER:0x0"
set SLAVE29_TYPE "SLAVE29_TYPE:0"
set SLAVE30_CHAN_RS "SLAVE30_CHAN_RS:true"
set SLAVE30_CLOCK_DOMAIN_CROSSING "SLAVE30_CLOCK_DOMAIN_CROSSING:false"
set SLAVE30_DATA_WIDTH "SLAVE30_DATA_WIDTH:64"
set SLAVE30_DWC_DATA_FIFO_DEPTH "SLAVE30_DWC_DATA_FIFO_DEPTH:16"
set SLAVE30_END_ADDR "SLAVE30_END_ADDR:0x938fffff"
set SLAVE30_END_ADDR_UPPER "SLAVE30_END_ADDR_UPPER:0x0"
set SLAVE30_READ_INTERLEAVE "SLAVE30_READ_INTERLEAVE:false"
set SLAVE30_START_ADDR "SLAVE30_START_ADDR:0x93600000"
set SLAVE30_START_ADDR_UPPER "SLAVE30_START_ADDR_UPPER:0x0"
set SLAVE30_TYPE "SLAVE30_TYPE:0"
set SLAVE31_CHAN_RS "SLAVE31_CHAN_RS:true"
set SLAVE31_CLOCK_DOMAIN_CROSSING "SLAVE31_CLOCK_DOMAIN_CROSSING:false"
set SLAVE31_DATA_WIDTH "SLAVE31_DATA_WIDTH:64"
set SLAVE31_DWC_DATA_FIFO_DEPTH "SLAVE31_DWC_DATA_FIFO_DEPTH:16"
set SLAVE31_END_ADDR "SLAVE31_END_ADDR:0x93bfffff"
set SLAVE31_END_ADDR_UPPER "SLAVE31_END_ADDR_UPPER:0x0"
set SLAVE31_READ_INTERLEAVE "SLAVE31_READ_INTERLEAVE:false"
set SLAVE31_START_ADDR "SLAVE31_START_ADDR:0x93900000"
set SLAVE31_START_ADDR_UPPER "SLAVE31_START_ADDR_UPPER:0x0"
set SLAVE31_TYPE "SLAVE31_TYPE:0"
set SLV_AXI4PRT_ADDRDEPTH "SLV_AXI4PRT_ADDRDEPTH:8"
set SLV_AXI4PRT_DATADEPTH "SLV_AXI4PRT_DATADEPTH:9"
set USER_WIDTH "USER_WIDTH:1"

 # PCIE_AXI_1 master parameter 
set PCIE_AXI_1_param "$ADDR_WIDTH $CROSSBAR_MODE $DATA_WIDTH $DWC_ADDR_FIFO_DEPTH_CEILING $ID_WIDTH $MASTER0_CHAN_RS $MASTER0_CLOCK_DOMAIN_CROSSING $MASTER0_DATA_WIDTH $MASTER0_DWC_DATA_FIFO_DEPTH $MASTER0_READ_INTERLEAVE $MASTER0_READ_SLAVE0 $MASTER0_READ_SLAVE1 $MASTER0_READ_SLAVE2 $MASTER0_READ_SLAVE3 $MASTER0_READ_SLAVE4 $MASTER0_READ_SLAVE5 $MASTER0_READ_SLAVE6 $MASTER0_READ_SLAVE7 $MASTER0_READ_SLAVE8 $MASTER0_READ_SLAVE9 $MASTER0_READ_SLAVE10 $MASTER0_READ_SLAVE11 $MASTER0_READ_SLAVE12 $MASTER0_READ_SLAVE13 $MASTER0_READ_SLAVE14 $MASTER0_READ_SLAVE15 $MASTER0_READ_SLAVE16 $MASTER0_READ_SLAVE17 $MASTER0_READ_SLAVE18 $MASTER0_READ_SLAVE19 $MASTER0_READ_SLAVE20 $MASTER0_READ_SLAVE21 $MASTER0_READ_SLAVE22 $MASTER0_READ_SLAVE23 $MASTER0_READ_SLAVE24 $MASTER0_READ_SLAVE25 $MASTER0_READ_SLAVE26 $MASTER0_READ_SLAVE27 $MASTER0_READ_SLAVE28 $MASTER0_READ_SLAVE29 $MASTER0_READ_SLAVE30 $MASTER0_READ_SLAVE31 $MASTER0_TYPE $MASTER0_WRITE_SLAVE0 $MASTER0_WRITE_SLAVE1 $MASTER0_WRITE_SLAVE2 $MASTER0_WRITE_SLAVE3 $MASTER0_WRITE_SLAVE4 $MASTER0_WRITE_SLAVE5 $MASTER0_WRITE_SLAVE6 $MASTER0_WRITE_SLAVE7 $MASTER0_WRITE_SLAVE8 $MASTER0_WRITE_SLAVE9 $MASTER0_WRITE_SLAVE10 $MASTER0_WRITE_SLAVE11 $MASTER0_WRITE_SLAVE12 $MASTER0_WRITE_SLAVE13 $MASTER0_WRITE_SLAVE14 $MASTER0_WRITE_SLAVE15 $MASTER0_WRITE_SLAVE16 $MASTER0_WRITE_SLAVE17 $MASTER0_WRITE_SLAVE18 $MASTER0_WRITE_SLAVE19 $MASTER0_WRITE_SLAVE20 $MASTER0_WRITE_SLAVE21 $MASTER0_WRITE_SLAVE22 $MASTER0_WRITE_SLAVE23 $MASTER0_WRITE_SLAVE24 $MASTER0_WRITE_SLAVE25 $MASTER0_WRITE_SLAVE26 $MASTER0_WRITE_SLAVE27 $MASTER0_WRITE_SLAVE28 $MASTER0_WRITE_SLAVE29 $MASTER0_WRITE_SLAVE30 $MASTER0_WRITE_SLAVE31 $MASTER1_CHAN_RS $MASTER1_CLOCK_DOMAIN_CROSSING $MASTER1_DATA_WIDTH $MASTER1_DWC_DATA_FIFO_DEPTH $MASTER1_READ_INTERLEAVE $MASTER1_READ_SLAVE0 $MASTER1_READ_SLAVE1 $MASTER1_READ_SLAVE2 $MASTER1_READ_SLAVE3 $MASTER1_READ_SLAVE4 $MASTER1_READ_SLAVE5 $MASTER1_READ_SLAVE6 $MASTER1_READ_SLAVE7 $MASTER1_READ_SLAVE8 $MASTER1_READ_SLAVE9 $MASTER1_READ_SLAVE10 $MASTER1_READ_SLAVE11 $MASTER1_READ_SLAVE12 $MASTER1_READ_SLAVE13 $MASTER1_READ_SLAVE14 $MASTER1_READ_SLAVE15 $MASTER1_READ_SLAVE16 $MASTER1_READ_SLAVE17 $MASTER1_READ_SLAVE18 $MASTER1_READ_SLAVE19 $MASTER1_READ_SLAVE20 $MASTER1_READ_SLAVE21 $MASTER1_READ_SLAVE22 $MASTER1_READ_SLAVE23 $MASTER1_READ_SLAVE24 $MASTER1_READ_SLAVE25 $MASTER1_READ_SLAVE26 $MASTER1_READ_SLAVE27 $MASTER1_READ_SLAVE28 $MASTER1_READ_SLAVE29 $MASTER1_READ_SLAVE30 $MASTER1_READ_SLAVE31 $MASTER1_TYPE $MASTER1_WRITE_SLAVE0 $MASTER1_WRITE_SLAVE1 $MASTER1_WRITE_SLAVE2 $MASTER1_WRITE_SLAVE3 $MASTER1_WRITE_SLAVE4 $MASTER1_WRITE_SLAVE5 $MASTER1_WRITE_SLAVE6 $MASTER1_WRITE_SLAVE7 $MASTER1_WRITE_SLAVE8 $MASTER1_WRITE_SLAVE9 $MASTER1_WRITE_SLAVE10 $MASTER1_WRITE_SLAVE11 $MASTER1_WRITE_SLAVE12 $MASTER1_WRITE_SLAVE13 $MASTER1_WRITE_SLAVE14 $MASTER1_WRITE_SLAVE15 $MASTER1_WRITE_SLAVE16 $MASTER1_WRITE_SLAVE17 $MASTER1_WRITE_SLAVE18 $MASTER1_WRITE_SLAVE19 $MASTER1_WRITE_SLAVE20 $MASTER1_WRITE_SLAVE21 $MASTER1_WRITE_SLAVE22 $MASTER1_WRITE_SLAVE23 $MASTER1_WRITE_SLAVE24 $MASTER1_WRITE_SLAVE25 $MASTER1_WRITE_SLAVE26 $MASTER1_WRITE_SLAVE27 $MASTER1_WRITE_SLAVE28 $MASTER1_WRITE_SLAVE29 $MASTER1_WRITE_SLAVE30 $MASTER1_WRITE_SLAVE31 $MASTER2_CHAN_RS $MASTER2_CLOCK_DOMAIN_CROSSING $MASTER2_DATA_WIDTH $MASTER2_DWC_DATA_FIFO_DEPTH $MASTER2_READ_INTERLEAVE $MASTER2_READ_SLAVE0 $MASTER2_READ_SLAVE1 $MASTER2_READ_SLAVE2 $MASTER2_READ_SLAVE3 $MASTER2_READ_SLAVE4 $MASTER2_READ_SLAVE5 $MASTER2_READ_SLAVE6 $MASTER2_READ_SLAVE7 $MASTER2_READ_SLAVE8 $MASTER2_READ_SLAVE9 $MASTER2_READ_SLAVE10 $MASTER2_READ_SLAVE11 $MASTER2_READ_SLAVE12 $MASTER2_READ_SLAVE13 $MASTER2_READ_SLAVE14 $MASTER2_READ_SLAVE15 $MASTER2_READ_SLAVE16 $MASTER2_READ_SLAVE17 $MASTER2_READ_SLAVE18 $MASTER2_READ_SLAVE19 $MASTER2_READ_SLAVE20 $MASTER2_READ_SLAVE21 $MASTER2_READ_SLAVE22 $MASTER2_READ_SLAVE23 $MASTER2_READ_SLAVE24 $MASTER2_READ_SLAVE25 $MASTER2_READ_SLAVE26 $MASTER2_READ_SLAVE27 $MASTER2_READ_SLAVE28 $MASTER2_READ_SLAVE29 $MASTER2_READ_SLAVE30 $MASTER2_READ_SLAVE31 $MASTER2_TYPE $MASTER2_WRITE_SLAVE0 $MASTER2_WRITE_SLAVE1 $MASTER2_WRITE_SLAVE2 $MASTER2_WRITE_SLAVE3 $MASTER2_WRITE_SLAVE4 $MASTER2_WRITE_SLAVE5 $MASTER2_WRITE_SLAVE6 $MASTER2_WRITE_SLAVE7 $MASTER2_WRITE_SLAVE8 $MASTER2_WRITE_SLAVE9 $MASTER2_WRITE_SLAVE10 $MASTER2_WRITE_SLAVE11 $MASTER2_WRITE_SLAVE12 $MASTER2_WRITE_SLAVE13 $MASTER2_WRITE_SLAVE14 $MASTER2_WRITE_SLAVE15 $MASTER2_WRITE_SLAVE16 $MASTER2_WRITE_SLAVE17 $MASTER2_WRITE_SLAVE18 $MASTER2_WRITE_SLAVE19 $MASTER2_WRITE_SLAVE20 $MASTER2_WRITE_SLAVE21 $MASTER2_WRITE_SLAVE22 $MASTER2_WRITE_SLAVE23 $MASTER2_WRITE_SLAVE24 $MASTER2_WRITE_SLAVE25 $MASTER2_WRITE_SLAVE26 $MASTER2_WRITE_SLAVE27 $MASTER2_WRITE_SLAVE28 $MASTER2_WRITE_SLAVE29 $MASTER2_WRITE_SLAVE30 $MASTER2_WRITE_SLAVE31 $MASTER3_CHAN_RS $MASTER3_CLOCK_DOMAIN_CROSSING $MASTER3_DATA_WIDTH $MASTER3_DWC_DATA_FIFO_DEPTH $MASTER3_READ_INTERLEAVE $MASTER3_READ_SLAVE0 $MASTER3_READ_SLAVE1 $MASTER3_READ_SLAVE2 $MASTER3_READ_SLAVE3 $MASTER3_READ_SLAVE4 $MASTER3_READ_SLAVE5 $MASTER3_READ_SLAVE6 $MASTER3_READ_SLAVE7 $MASTER3_READ_SLAVE8 $MASTER3_READ_SLAVE9 $MASTER3_READ_SLAVE10 $MASTER3_READ_SLAVE11 $MASTER3_READ_SLAVE12 $MASTER3_READ_SLAVE13 $MASTER3_READ_SLAVE14 $MASTER3_READ_SLAVE15 $MASTER3_READ_SLAVE16 $MASTER3_READ_SLAVE17 $MASTER3_READ_SLAVE18 $MASTER3_READ_SLAVE19 $MASTER3_READ_SLAVE20 $MASTER3_READ_SLAVE21 $MASTER3_READ_SLAVE22 $MASTER3_READ_SLAVE23 $MASTER3_READ_SLAVE24 $MASTER3_READ_SLAVE25 $MASTER3_READ_SLAVE26 $MASTER3_READ_SLAVE27 $MASTER3_READ_SLAVE28 $MASTER3_READ_SLAVE29 $MASTER3_READ_SLAVE30 $MASTER3_READ_SLAVE31 $MASTER3_TYPE $MASTER3_WRITE_SLAVE0 $MASTER3_WRITE_SLAVE1 $MASTER3_WRITE_SLAVE2 $MASTER3_WRITE_SLAVE3 $MASTER3_WRITE_SLAVE4 $MASTER3_WRITE_SLAVE5 $MASTER3_WRITE_SLAVE6 $MASTER3_WRITE_SLAVE7 $MASTER3_WRITE_SLAVE8 $MASTER3_WRITE_SLAVE9 $MASTER3_WRITE_SLAVE10 $MASTER3_WRITE_SLAVE11 $MASTER3_WRITE_SLAVE12 $MASTER3_WRITE_SLAVE13 $MASTER3_WRITE_SLAVE14 $MASTER3_WRITE_SLAVE15 $MASTER3_WRITE_SLAVE16 $MASTER3_WRITE_SLAVE17 $MASTER3_WRITE_SLAVE18 $MASTER3_WRITE_SLAVE19 $MASTER3_WRITE_SLAVE20 $MASTER3_WRITE_SLAVE21 $MASTER3_WRITE_SLAVE22 $MASTER3_WRITE_SLAVE23 $MASTER3_WRITE_SLAVE24 $MASTER3_WRITE_SLAVE25 $MASTER3_WRITE_SLAVE26 $MASTER3_WRITE_SLAVE27 $MASTER3_WRITE_SLAVE28 $MASTER3_WRITE_SLAVE29 $MASTER3_WRITE_SLAVE30 $MASTER3_WRITE_SLAVE31 $MASTER4_CHAN_RS $MASTER4_CLOCK_DOMAIN_CROSSING $MASTER4_DATA_WIDTH $MASTER4_DWC_DATA_FIFO_DEPTH $MASTER4_READ_INTERLEAVE $MASTER4_READ_SLAVE0 $MASTER4_READ_SLAVE1 $MASTER4_READ_SLAVE2 $MASTER4_READ_SLAVE3 $MASTER4_READ_SLAVE4 $MASTER4_READ_SLAVE5 $MASTER4_READ_SLAVE6 $MASTER4_READ_SLAVE7 $MASTER4_READ_SLAVE8 $MASTER4_READ_SLAVE9 $MASTER4_READ_SLAVE10 $MASTER4_READ_SLAVE11 $MASTER4_READ_SLAVE12 $MASTER4_READ_SLAVE13 $MASTER4_READ_SLAVE14 $MASTER4_READ_SLAVE15 $MASTER4_READ_SLAVE16 $MASTER4_READ_SLAVE17 $MASTER4_READ_SLAVE18 $MASTER4_READ_SLAVE19 $MASTER4_READ_SLAVE20 $MASTER4_READ_SLAVE21 $MASTER4_READ_SLAVE22 $MASTER4_READ_SLAVE23 $MASTER4_READ_SLAVE24 $MASTER4_READ_SLAVE25 $MASTER4_READ_SLAVE26 $MASTER4_READ_SLAVE27 $MASTER4_READ_SLAVE28 $MASTER4_READ_SLAVE29 $MASTER4_READ_SLAVE30 $MASTER4_READ_SLAVE31 $MASTER4_TYPE $MASTER4_WRITE_SLAVE0 $MASTER4_WRITE_SLAVE1 $MASTER4_WRITE_SLAVE2 $MASTER4_WRITE_SLAVE3 $MASTER4_WRITE_SLAVE4 $MASTER4_WRITE_SLAVE5 $MASTER4_WRITE_SLAVE6 $MASTER4_WRITE_SLAVE7 $MASTER4_WRITE_SLAVE8 $MASTER4_WRITE_SLAVE9 $MASTER4_WRITE_SLAVE10 $MASTER4_WRITE_SLAVE11 $MASTER4_WRITE_SLAVE12 $MASTER4_WRITE_SLAVE13 $MASTER4_WRITE_SLAVE14 $MASTER4_WRITE_SLAVE15 $MASTER4_WRITE_SLAVE16 $MASTER4_WRITE_SLAVE17 $MASTER4_WRITE_SLAVE18 $MASTER4_WRITE_SLAVE19 $MASTER4_WRITE_SLAVE20 $MASTER4_WRITE_SLAVE21 $MASTER4_WRITE_SLAVE22 $MASTER4_WRITE_SLAVE23 $MASTER4_WRITE_SLAVE24 $MASTER4_WRITE_SLAVE25 $MASTER4_WRITE_SLAVE26 $MASTER4_WRITE_SLAVE27 $MASTER4_WRITE_SLAVE28 $MASTER4_WRITE_SLAVE29 $MASTER4_WRITE_SLAVE30 $MASTER4_WRITE_SLAVE31 $MASTER5_CHAN_RS $MASTER5_CLOCK_DOMAIN_CROSSING $MASTER5_DATA_WIDTH $MASTER5_DWC_DATA_FIFO_DEPTH $MASTER5_READ_INTERLEAVE $MASTER5_READ_SLAVE0 $MASTER5_READ_SLAVE1 $MASTER5_READ_SLAVE2 $MASTER5_READ_SLAVE3 $MASTER5_READ_SLAVE4 $MASTER5_READ_SLAVE5 $MASTER5_READ_SLAVE6 $MASTER5_READ_SLAVE7 $MASTER5_READ_SLAVE8 $MASTER5_READ_SLAVE9 $MASTER5_READ_SLAVE10 $MASTER5_READ_SLAVE11 $MASTER5_READ_SLAVE12 $MASTER5_READ_SLAVE13 $MASTER5_READ_SLAVE14 $MASTER5_READ_SLAVE15 $MASTER5_READ_SLAVE16 $MASTER5_READ_SLAVE17 $MASTER5_READ_SLAVE18 $MASTER5_READ_SLAVE19 $MASTER5_READ_SLAVE20 $MASTER5_READ_SLAVE21 $MASTER5_READ_SLAVE22 $MASTER5_READ_SLAVE23 $MASTER5_READ_SLAVE24 $MASTER5_READ_SLAVE25 $MASTER5_READ_SLAVE26 $MASTER5_READ_SLAVE27 $MASTER5_READ_SLAVE28 $MASTER5_READ_SLAVE29 $MASTER5_READ_SLAVE30 $MASTER5_READ_SLAVE31 $MASTER5_TYPE $MASTER5_WRITE_SLAVE0 $MASTER5_WRITE_SLAVE1 $MASTER5_WRITE_SLAVE2 $MASTER5_WRITE_SLAVE3 $MASTER5_WRITE_SLAVE4 $MASTER5_WRITE_SLAVE5 $MASTER5_WRITE_SLAVE6 $MASTER5_WRITE_SLAVE7 $MASTER5_WRITE_SLAVE8 $MASTER5_WRITE_SLAVE9 $MASTER5_WRITE_SLAVE10 $MASTER5_WRITE_SLAVE11 $MASTER5_WRITE_SLAVE12 $MASTER5_WRITE_SLAVE13 $MASTER5_WRITE_SLAVE14 $MASTER5_WRITE_SLAVE15 $MASTER5_WRITE_SLAVE16 $MASTER5_WRITE_SLAVE17 $MASTER5_WRITE_SLAVE18 $MASTER5_WRITE_SLAVE19 $MASTER5_WRITE_SLAVE20 $MASTER5_WRITE_SLAVE21 $MASTER5_WRITE_SLAVE22 $MASTER5_WRITE_SLAVE23 $MASTER5_WRITE_SLAVE24 $MASTER5_WRITE_SLAVE25 $MASTER5_WRITE_SLAVE26 $MASTER5_WRITE_SLAVE27 $MASTER5_WRITE_SLAVE28 $MASTER5_WRITE_SLAVE29 $MASTER5_WRITE_SLAVE30 $MASTER5_WRITE_SLAVE31 $MASTER6_CHAN_RS $MASTER6_CLOCK_DOMAIN_CROSSING $MASTER6_DATA_WIDTH $MASTER6_DWC_DATA_FIFO_DEPTH $MASTER6_READ_INTERLEAVE $MASTER6_READ_SLAVE0 $MASTER6_READ_SLAVE1 $MASTER6_READ_SLAVE2 $MASTER6_READ_SLAVE3 $MASTER6_READ_SLAVE4 $MASTER6_READ_SLAVE5 $MASTER6_READ_SLAVE6 $MASTER6_READ_SLAVE7 $MASTER6_READ_SLAVE8 $MASTER6_READ_SLAVE9 $MASTER6_READ_SLAVE10 $MASTER6_READ_SLAVE11 $MASTER6_READ_SLAVE12 $MASTER6_READ_SLAVE13 $MASTER6_READ_SLAVE14 $MASTER6_READ_SLAVE15 $MASTER6_READ_SLAVE16 $MASTER6_READ_SLAVE17 $MASTER6_READ_SLAVE18 $MASTER6_READ_SLAVE19 $MASTER6_READ_SLAVE20 $MASTER6_READ_SLAVE21 $MASTER6_READ_SLAVE22 $MASTER6_READ_SLAVE23 $MASTER6_READ_SLAVE24 $MASTER6_READ_SLAVE25 $MASTER6_READ_SLAVE26 $MASTER6_READ_SLAVE27 $MASTER6_READ_SLAVE28 $MASTER6_READ_SLAVE29 $MASTER6_READ_SLAVE30 $MASTER6_READ_SLAVE31 $MASTER6_TYPE $MASTER6_WRITE_SLAVE0 $MASTER6_WRITE_SLAVE1 $MASTER6_WRITE_SLAVE2 $MASTER6_WRITE_SLAVE3 $MASTER6_WRITE_SLAVE4 $MASTER6_WRITE_SLAVE5 $MASTER6_WRITE_SLAVE6 $MASTER6_WRITE_SLAVE7 $MASTER6_WRITE_SLAVE8 $MASTER6_WRITE_SLAVE9 $MASTER6_WRITE_SLAVE10 $MASTER6_WRITE_SLAVE11 $MASTER6_WRITE_SLAVE12 $MASTER6_WRITE_SLAVE13 $MASTER6_WRITE_SLAVE14 $MASTER6_WRITE_SLAVE15 $MASTER6_WRITE_SLAVE16 $MASTER6_WRITE_SLAVE17 $MASTER6_WRITE_SLAVE18 $MASTER6_WRITE_SLAVE19 $MASTER6_WRITE_SLAVE20 $MASTER6_WRITE_SLAVE21 $MASTER6_WRITE_SLAVE22 $MASTER6_WRITE_SLAVE23 $MASTER6_WRITE_SLAVE24 $MASTER6_WRITE_SLAVE25 $MASTER6_WRITE_SLAVE26 $MASTER6_WRITE_SLAVE27 $MASTER6_WRITE_SLAVE28 $MASTER6_WRITE_SLAVE29 $MASTER6_WRITE_SLAVE30 $MASTER6_WRITE_SLAVE31 $MASTER7_CHAN_RS $MASTER7_CLOCK_DOMAIN_CROSSING $MASTER7_DATA_WIDTH $MASTER7_DWC_DATA_FIFO_DEPTH $MASTER7_READ_INTERLEAVE $MASTER7_READ_SLAVE0 $MASTER7_READ_SLAVE1 $MASTER7_READ_SLAVE2 $MASTER7_READ_SLAVE3 $MASTER7_READ_SLAVE4 $MASTER7_READ_SLAVE5 $MASTER7_READ_SLAVE6 $MASTER7_READ_SLAVE7 $MASTER7_READ_SLAVE8 $MASTER7_READ_SLAVE9 $MASTER7_READ_SLAVE10 $MASTER7_READ_SLAVE11 $MASTER7_READ_SLAVE12 $MASTER7_READ_SLAVE13 $MASTER7_READ_SLAVE14 $MASTER7_READ_SLAVE15 $MASTER7_READ_SLAVE16 $MASTER7_READ_SLAVE17 $MASTER7_READ_SLAVE18 $MASTER7_READ_SLAVE19 $MASTER7_READ_SLAVE20 $MASTER7_READ_SLAVE21 $MASTER7_READ_SLAVE22 $MASTER7_READ_SLAVE23 $MASTER7_READ_SLAVE24 $MASTER7_READ_SLAVE25 $MASTER7_READ_SLAVE26 $MASTER7_READ_SLAVE27 $MASTER7_READ_SLAVE28 $MASTER7_READ_SLAVE29 $MASTER7_READ_SLAVE30 $MASTER7_READ_SLAVE31 $MASTER7_TYPE $MASTER7_WRITE_SLAVE0 $MASTER7_WRITE_SLAVE1 $MASTER7_WRITE_SLAVE2 $MASTER7_WRITE_SLAVE3 $MASTER7_WRITE_SLAVE4 $MASTER7_WRITE_SLAVE5 $MASTER7_WRITE_SLAVE6 $MASTER7_WRITE_SLAVE7 $MASTER7_WRITE_SLAVE8 $MASTER7_WRITE_SLAVE9 $MASTER7_WRITE_SLAVE10 $MASTER7_WRITE_SLAVE11 $MASTER7_WRITE_SLAVE12 $MASTER7_WRITE_SLAVE13 $MASTER7_WRITE_SLAVE14 $MASTER7_WRITE_SLAVE15 $MASTER7_WRITE_SLAVE16 $MASTER7_WRITE_SLAVE17 $MASTER7_WRITE_SLAVE18 $MASTER7_WRITE_SLAVE19 $MASTER7_WRITE_SLAVE20 $MASTER7_WRITE_SLAVE21 $MASTER7_WRITE_SLAVE22 $MASTER7_WRITE_SLAVE23 $MASTER7_WRITE_SLAVE24 $MASTER7_WRITE_SLAVE25 $MASTER7_WRITE_SLAVE26 $MASTER7_WRITE_SLAVE27 $MASTER7_WRITE_SLAVE28 $MASTER7_WRITE_SLAVE29 $MASTER7_WRITE_SLAVE30 $MASTER7_WRITE_SLAVE31 $MASTER8_CHAN_RS $MASTER8_CLOCK_DOMAIN_CROSSING $MASTER8_DATA_WIDTH $MASTER8_DWC_DATA_FIFO_DEPTH $MASTER8_READ_INTERLEAVE $MASTER8_READ_SLAVE0 $MASTER8_READ_SLAVE1 $MASTER8_READ_SLAVE2 $MASTER8_READ_SLAVE3 $MASTER8_READ_SLAVE4 $MASTER8_READ_SLAVE5 $MASTER8_READ_SLAVE6 $MASTER8_READ_SLAVE7 $MASTER8_READ_SLAVE8 $MASTER8_READ_SLAVE9 $MASTER8_READ_SLAVE10 $MASTER8_READ_SLAVE11 $MASTER8_READ_SLAVE12 $MASTER8_READ_SLAVE13 $MASTER8_READ_SLAVE14 $MASTER8_READ_SLAVE15 $MASTER8_READ_SLAVE16 $MASTER8_READ_SLAVE17 $MASTER8_READ_SLAVE18 $MASTER8_READ_SLAVE19 $MASTER8_READ_SLAVE20 $MASTER8_READ_SLAVE21 $MASTER8_READ_SLAVE22 $MASTER8_READ_SLAVE23 $MASTER8_READ_SLAVE24 $MASTER8_READ_SLAVE25 $MASTER8_READ_SLAVE26 $MASTER8_READ_SLAVE27 $MASTER8_READ_SLAVE28 $MASTER8_READ_SLAVE29 $MASTER8_READ_SLAVE30 $MASTER8_READ_SLAVE31 $MASTER8_TYPE $MASTER8_WRITE_SLAVE0 $MASTER8_WRITE_SLAVE1 $MASTER8_WRITE_SLAVE2 $MASTER8_WRITE_SLAVE3 $MASTER8_WRITE_SLAVE4 $MASTER8_WRITE_SLAVE5 $MASTER8_WRITE_SLAVE6 $MASTER8_WRITE_SLAVE7 $MASTER8_WRITE_SLAVE8 $MASTER8_WRITE_SLAVE9 $MASTER8_WRITE_SLAVE10 $MASTER8_WRITE_SLAVE11 $MASTER8_WRITE_SLAVE12 $MASTER8_WRITE_SLAVE13 $MASTER8_WRITE_SLAVE14 $MASTER8_WRITE_SLAVE15 $MASTER8_WRITE_SLAVE16 $MASTER8_WRITE_SLAVE17 $MASTER8_WRITE_SLAVE18 $MASTER8_WRITE_SLAVE19 $MASTER8_WRITE_SLAVE20 $MASTER8_WRITE_SLAVE21 $MASTER8_WRITE_SLAVE22 $MASTER8_WRITE_SLAVE23 $MASTER8_WRITE_SLAVE24 $MASTER8_WRITE_SLAVE25 $MASTER8_WRITE_SLAVE26 $MASTER8_WRITE_SLAVE27 $MASTER8_WRITE_SLAVE28 $MASTER8_WRITE_SLAVE29 $MASTER8_WRITE_SLAVE30 $MASTER8_WRITE_SLAVE31 $MASTER9_CHAN_RS $MASTER9_CLOCK_DOMAIN_CROSSING $MASTER9_DATA_WIDTH $MASTER9_DWC_DATA_FIFO_DEPTH $MASTER9_READ_INTERLEAVE $MASTER9_READ_SLAVE0 $MASTER9_READ_SLAVE1 $MASTER9_READ_SLAVE2 $MASTER9_READ_SLAVE3 $MASTER9_READ_SLAVE4 $MASTER9_READ_SLAVE5 $MASTER9_READ_SLAVE6 $MASTER9_READ_SLAVE7 $MASTER9_READ_SLAVE8 $MASTER9_READ_SLAVE9 $MASTER9_READ_SLAVE10 $MASTER9_READ_SLAVE11 $MASTER9_READ_SLAVE12 $MASTER9_READ_SLAVE13 $MASTER9_READ_SLAVE14 $MASTER9_READ_SLAVE15 $MASTER9_READ_SLAVE16 $MASTER9_READ_SLAVE17 $MASTER9_READ_SLAVE18 $MASTER9_READ_SLAVE19 $MASTER9_READ_SLAVE20 $MASTER9_READ_SLAVE21 $MASTER9_READ_SLAVE22 $MASTER9_READ_SLAVE23 $MASTER9_READ_SLAVE24 $MASTER9_READ_SLAVE25 $MASTER9_READ_SLAVE26 $MASTER9_READ_SLAVE27 $MASTER9_READ_SLAVE28 $MASTER9_READ_SLAVE29 $MASTER9_READ_SLAVE30 $MASTER9_READ_SLAVE31 $MASTER9_TYPE $MASTER9_WRITE_SLAVE0 $MASTER9_WRITE_SLAVE1 $MASTER9_WRITE_SLAVE2 $MASTER9_WRITE_SLAVE3 $MASTER9_WRITE_SLAVE4 $MASTER9_WRITE_SLAVE5 $MASTER9_WRITE_SLAVE6 $MASTER9_WRITE_SLAVE7 $MASTER9_WRITE_SLAVE8 $MASTER9_WRITE_SLAVE9 $MASTER9_WRITE_SLAVE10 $MASTER9_WRITE_SLAVE11 $MASTER9_WRITE_SLAVE12 $MASTER9_WRITE_SLAVE13 $MASTER9_WRITE_SLAVE14 $MASTER9_WRITE_SLAVE15 $MASTER9_WRITE_SLAVE16 $MASTER9_WRITE_SLAVE17 $MASTER9_WRITE_SLAVE18 $MASTER9_WRITE_SLAVE19 $MASTER9_WRITE_SLAVE20 $MASTER9_WRITE_SLAVE21 $MASTER9_WRITE_SLAVE22 $MASTER9_WRITE_SLAVE23 $MASTER9_WRITE_SLAVE24 $MASTER9_WRITE_SLAVE25 $MASTER9_WRITE_SLAVE26 $MASTER9_WRITE_SLAVE27 $MASTER9_WRITE_SLAVE28 $MASTER9_WRITE_SLAVE29 $MASTER9_WRITE_SLAVE30 $MASTER9_WRITE_SLAVE31 $MASTER10_CHAN_RS $MASTER10_CLOCK_DOMAIN_CROSSING $MASTER10_DATA_WIDTH $MASTER10_DWC_DATA_FIFO_DEPTH $MASTER10_READ_INTERLEAVE $MASTER10_READ_SLAVE0 $MASTER10_READ_SLAVE1 $MASTER10_READ_SLAVE2 $MASTER10_READ_SLAVE3 $MASTER10_READ_SLAVE4 $MASTER10_READ_SLAVE5 $MASTER10_READ_SLAVE6 $MASTER10_READ_SLAVE7 $MASTER10_READ_SLAVE8 $MASTER10_READ_SLAVE9 $MASTER10_READ_SLAVE10 $MASTER10_READ_SLAVE11 $MASTER10_READ_SLAVE12 $MASTER10_READ_SLAVE13 $MASTER10_READ_SLAVE14 $MASTER10_READ_SLAVE15 $MASTER10_READ_SLAVE16 $MASTER10_READ_SLAVE17 $MASTER10_READ_SLAVE18 $MASTER10_READ_SLAVE19 $MASTER10_READ_SLAVE20 $MASTER10_READ_SLAVE21 $MASTER10_READ_SLAVE22 $MASTER10_READ_SLAVE23 $MASTER10_READ_SLAVE24 $MASTER10_READ_SLAVE25 $MASTER10_READ_SLAVE26 $MASTER10_READ_SLAVE27 $MASTER10_READ_SLAVE28 $MASTER10_READ_SLAVE29 $MASTER10_READ_SLAVE30 $MASTER10_READ_SLAVE31 $MASTER10_TYPE $MASTER10_WRITE_SLAVE0 $MASTER10_WRITE_SLAVE1 $MASTER10_WRITE_SLAVE2 $MASTER10_WRITE_SLAVE3 $MASTER10_WRITE_SLAVE4 $MASTER10_WRITE_SLAVE5 $MASTER10_WRITE_SLAVE6 $MASTER10_WRITE_SLAVE7 $MASTER10_WRITE_SLAVE8 $MASTER10_WRITE_SLAVE9 $MASTER10_WRITE_SLAVE10 $MASTER10_WRITE_SLAVE11 $MASTER10_WRITE_SLAVE12 $MASTER10_WRITE_SLAVE13 $MASTER10_WRITE_SLAVE14 $MASTER10_WRITE_SLAVE15 $MASTER10_WRITE_SLAVE16 $MASTER10_WRITE_SLAVE17 $MASTER10_WRITE_SLAVE18 $MASTER10_WRITE_SLAVE19 $MASTER10_WRITE_SLAVE20 $MASTER10_WRITE_SLAVE21 $MASTER10_WRITE_SLAVE22 $MASTER10_WRITE_SLAVE23 $MASTER10_WRITE_SLAVE24 $MASTER10_WRITE_SLAVE25 $MASTER10_WRITE_SLAVE26 $MASTER10_WRITE_SLAVE27 $MASTER10_WRITE_SLAVE28 $MASTER10_WRITE_SLAVE29 $MASTER10_WRITE_SLAVE30 $MASTER10_WRITE_SLAVE31 $MASTER11_CHAN_RS $MASTER11_CLOCK_DOMAIN_CROSSING $MASTER11_DATA_WIDTH $MASTER11_DWC_DATA_FIFO_DEPTH $MASTER11_READ_INTERLEAVE $MASTER11_READ_SLAVE0 $MASTER11_READ_SLAVE1 $MASTER11_READ_SLAVE2 $MASTER11_READ_SLAVE3 $MASTER11_READ_SLAVE4 $MASTER11_READ_SLAVE5 $MASTER11_READ_SLAVE6 $MASTER11_READ_SLAVE7 $MASTER11_READ_SLAVE8 $MASTER11_READ_SLAVE9 $MASTER11_READ_SLAVE10 $MASTER11_READ_SLAVE11 $MASTER11_READ_SLAVE12 $MASTER11_READ_SLAVE13 $MASTER11_READ_SLAVE14 $MASTER11_READ_SLAVE15 $MASTER11_READ_SLAVE16 $MASTER11_READ_SLAVE17 $MASTER11_READ_SLAVE18 $MASTER11_READ_SLAVE19 $MASTER11_READ_SLAVE20 $MASTER11_READ_SLAVE21 $MASTER11_READ_SLAVE22 $MASTER11_READ_SLAVE23 $MASTER11_READ_SLAVE24 $MASTER11_READ_SLAVE25 $MASTER11_READ_SLAVE26 $MASTER11_READ_SLAVE27 $MASTER11_READ_SLAVE28 $MASTER11_READ_SLAVE29 $MASTER11_READ_SLAVE30 $MASTER11_READ_SLAVE31 $MASTER11_TYPE $MASTER11_WRITE_SLAVE0 $MASTER11_WRITE_SLAVE1 $MASTER11_WRITE_SLAVE2 $MASTER11_WRITE_SLAVE3 $MASTER11_WRITE_SLAVE4 $MASTER11_WRITE_SLAVE5 $MASTER11_WRITE_SLAVE6 $MASTER11_WRITE_SLAVE7 $MASTER11_WRITE_SLAVE8 $MASTER11_WRITE_SLAVE9 $MASTER11_WRITE_SLAVE10 $MASTER11_WRITE_SLAVE11 $MASTER11_WRITE_SLAVE12 $MASTER11_WRITE_SLAVE13 $MASTER11_WRITE_SLAVE14 $MASTER11_WRITE_SLAVE15 $MASTER11_WRITE_SLAVE16 $MASTER11_WRITE_SLAVE17 $MASTER11_WRITE_SLAVE18 $MASTER11_WRITE_SLAVE19 $MASTER11_WRITE_SLAVE20 $MASTER11_WRITE_SLAVE21 $MASTER11_WRITE_SLAVE22 $MASTER11_WRITE_SLAVE23 $MASTER11_WRITE_SLAVE24 $MASTER11_WRITE_SLAVE25 $MASTER11_WRITE_SLAVE26 $MASTER11_WRITE_SLAVE27 $MASTER11_WRITE_SLAVE28 $MASTER11_WRITE_SLAVE29 $MASTER11_WRITE_SLAVE30 $MASTER11_WRITE_SLAVE31 $MASTER12_CHAN_RS $MASTER12_CLOCK_DOMAIN_CROSSING $MASTER12_DATA_WIDTH $MASTER12_DWC_DATA_FIFO_DEPTH $MASTER12_READ_INTERLEAVE $MASTER12_READ_SLAVE0 $MASTER12_READ_SLAVE1 $MASTER12_READ_SLAVE2 $MASTER12_READ_SLAVE3 $MASTER12_READ_SLAVE4 $MASTER12_READ_SLAVE5 $MASTER12_READ_SLAVE6 $MASTER12_READ_SLAVE7 $MASTER12_READ_SLAVE8 $MASTER12_READ_SLAVE9 $MASTER12_READ_SLAVE10 $MASTER12_READ_SLAVE11 $MASTER12_READ_SLAVE12 $MASTER12_READ_SLAVE13 $MASTER12_READ_SLAVE14 $MASTER12_READ_SLAVE15 $MASTER12_READ_SLAVE16 $MASTER12_READ_SLAVE17 $MASTER12_READ_SLAVE18 $MASTER12_READ_SLAVE19 $MASTER12_READ_SLAVE20 $MASTER12_READ_SLAVE21 $MASTER12_READ_SLAVE22 $MASTER12_READ_SLAVE23 $MASTER12_READ_SLAVE24 $MASTER12_READ_SLAVE25 $MASTER12_READ_SLAVE26 $MASTER12_READ_SLAVE27 $MASTER12_READ_SLAVE28 $MASTER12_READ_SLAVE29 $MASTER12_READ_SLAVE30 $MASTER12_READ_SLAVE31 $MASTER12_TYPE $MASTER12_WRITE_SLAVE0 $MASTER12_WRITE_SLAVE1 $MASTER12_WRITE_SLAVE2 $MASTER12_WRITE_SLAVE3 $MASTER12_WRITE_SLAVE4 $MASTER12_WRITE_SLAVE5 $MASTER12_WRITE_SLAVE6 $MASTER12_WRITE_SLAVE7 $MASTER12_WRITE_SLAVE8 $MASTER12_WRITE_SLAVE9 $MASTER12_WRITE_SLAVE10 $MASTER12_WRITE_SLAVE11 $MASTER12_WRITE_SLAVE12 $MASTER12_WRITE_SLAVE13 $MASTER12_WRITE_SLAVE14 $MASTER12_WRITE_SLAVE15 $MASTER12_WRITE_SLAVE16 $MASTER12_WRITE_SLAVE17 $MASTER12_WRITE_SLAVE18 $MASTER12_WRITE_SLAVE19 $MASTER12_WRITE_SLAVE20 $MASTER12_WRITE_SLAVE21 $MASTER12_WRITE_SLAVE22 $MASTER12_WRITE_SLAVE23 $MASTER12_WRITE_SLAVE24 $MASTER12_WRITE_SLAVE25 $MASTER12_WRITE_SLAVE26 $MASTER12_WRITE_SLAVE27 $MASTER12_WRITE_SLAVE28 $MASTER12_WRITE_SLAVE29 $MASTER12_WRITE_SLAVE30 $MASTER12_WRITE_SLAVE31 $MASTER13_CHAN_RS $MASTER13_CLOCK_DOMAIN_CROSSING $MASTER13_DATA_WIDTH $MASTER13_DWC_DATA_FIFO_DEPTH $MASTER13_READ_INTERLEAVE $MASTER13_READ_SLAVE0 $MASTER13_READ_SLAVE1 $MASTER13_READ_SLAVE2 $MASTER13_READ_SLAVE3 $MASTER13_READ_SLAVE4 $MASTER13_READ_SLAVE5 $MASTER13_READ_SLAVE6 $MASTER13_READ_SLAVE7 $MASTER13_READ_SLAVE8 $MASTER13_READ_SLAVE9 $MASTER13_READ_SLAVE10 $MASTER13_READ_SLAVE11 $MASTER13_READ_SLAVE12 $MASTER13_READ_SLAVE13 $MASTER13_READ_SLAVE14 $MASTER13_READ_SLAVE15 $MASTER13_READ_SLAVE16 $MASTER13_READ_SLAVE17 $MASTER13_READ_SLAVE18 $MASTER13_READ_SLAVE19 $MASTER13_READ_SLAVE20 $MASTER13_READ_SLAVE21 $MASTER13_READ_SLAVE22 $MASTER13_READ_SLAVE23 $MASTER13_READ_SLAVE24 $MASTER13_READ_SLAVE25 $MASTER13_READ_SLAVE26 $MASTER13_READ_SLAVE27 $MASTER13_READ_SLAVE28 $MASTER13_READ_SLAVE29 $MASTER13_READ_SLAVE30 $MASTER13_READ_SLAVE31 $MASTER13_TYPE $MASTER13_WRITE_SLAVE0 $MASTER13_WRITE_SLAVE1 $MASTER13_WRITE_SLAVE2 $MASTER13_WRITE_SLAVE3 $MASTER13_WRITE_SLAVE4 $MASTER13_WRITE_SLAVE5 $MASTER13_WRITE_SLAVE6 $MASTER13_WRITE_SLAVE7 $MASTER13_WRITE_SLAVE8 $MASTER13_WRITE_SLAVE9 $MASTER13_WRITE_SLAVE10 $MASTER13_WRITE_SLAVE11 $MASTER13_WRITE_SLAVE12 $MASTER13_WRITE_SLAVE13 $MASTER13_WRITE_SLAVE14 $MASTER13_WRITE_SLAVE15 $MASTER13_WRITE_SLAVE16 $MASTER13_WRITE_SLAVE17 $MASTER13_WRITE_SLAVE18 $MASTER13_WRITE_SLAVE19 $MASTER13_WRITE_SLAVE20 $MASTER13_WRITE_SLAVE21 $MASTER13_WRITE_SLAVE22 $MASTER13_WRITE_SLAVE23 $MASTER13_WRITE_SLAVE24 $MASTER13_WRITE_SLAVE25 $MASTER13_WRITE_SLAVE26 $MASTER13_WRITE_SLAVE27 $MASTER13_WRITE_SLAVE28 $MASTER13_WRITE_SLAVE29 $MASTER13_WRITE_SLAVE30 $MASTER13_WRITE_SLAVE31 $MASTER14_CHAN_RS $MASTER14_CLOCK_DOMAIN_CROSSING $MASTER14_DATA_WIDTH $MASTER14_DWC_DATA_FIFO_DEPTH $MASTER14_READ_INTERLEAVE $MASTER14_READ_SLAVE0 $MASTER14_READ_SLAVE1 $MASTER14_READ_SLAVE2 $MASTER14_READ_SLAVE3 $MASTER14_READ_SLAVE4 $MASTER14_READ_SLAVE5 $MASTER14_READ_SLAVE6 $MASTER14_READ_SLAVE7 $MASTER14_READ_SLAVE8 $MASTER14_READ_SLAVE9 $MASTER14_READ_SLAVE10 $MASTER14_READ_SLAVE11 $MASTER14_READ_SLAVE12 $MASTER14_READ_SLAVE13 $MASTER14_READ_SLAVE14 $MASTER14_READ_SLAVE15 $MASTER14_READ_SLAVE16 $MASTER14_READ_SLAVE17 $MASTER14_READ_SLAVE18 $MASTER14_READ_SLAVE19 $MASTER14_READ_SLAVE20 $MASTER14_READ_SLAVE21 $MASTER14_READ_SLAVE22 $MASTER14_READ_SLAVE23 $MASTER14_READ_SLAVE24 $MASTER14_READ_SLAVE25 $MASTER14_READ_SLAVE26 $MASTER14_READ_SLAVE27 $MASTER14_READ_SLAVE28 $MASTER14_READ_SLAVE29 $MASTER14_READ_SLAVE30 $MASTER14_READ_SLAVE31 $MASTER14_TYPE $MASTER14_WRITE_SLAVE0 $MASTER14_WRITE_SLAVE1 $MASTER14_WRITE_SLAVE2 $MASTER14_WRITE_SLAVE3 $MASTER14_WRITE_SLAVE4 $MASTER14_WRITE_SLAVE5 $MASTER14_WRITE_SLAVE6 $MASTER14_WRITE_SLAVE7 $MASTER14_WRITE_SLAVE8 $MASTER14_WRITE_SLAVE9 $MASTER14_WRITE_SLAVE10 $MASTER14_WRITE_SLAVE11 $MASTER14_WRITE_SLAVE12 $MASTER14_WRITE_SLAVE13 $MASTER14_WRITE_SLAVE14 $MASTER14_WRITE_SLAVE15 $MASTER14_WRITE_SLAVE16 $MASTER14_WRITE_SLAVE17 $MASTER14_WRITE_SLAVE18 $MASTER14_WRITE_SLAVE19 $MASTER14_WRITE_SLAVE20 $MASTER14_WRITE_SLAVE21 $MASTER14_WRITE_SLAVE22 $MASTER14_WRITE_SLAVE23 $MASTER14_WRITE_SLAVE24 $MASTER14_WRITE_SLAVE25 $MASTER14_WRITE_SLAVE26 $MASTER14_WRITE_SLAVE27 $MASTER14_WRITE_SLAVE28 $MASTER14_WRITE_SLAVE29 $MASTER14_WRITE_SLAVE30 $MASTER14_WRITE_SLAVE31 $MASTER15_CHAN_RS $MASTER15_CLOCK_DOMAIN_CROSSING $MASTER15_DATA_WIDTH $MASTER15_DWC_DATA_FIFO_DEPTH $MASTER15_READ_INTERLEAVE $MASTER15_READ_SLAVE0 $MASTER15_READ_SLAVE1 $MASTER15_READ_SLAVE2 $MASTER15_READ_SLAVE3 $MASTER15_READ_SLAVE4 $MASTER15_READ_SLAVE5 $MASTER15_READ_SLAVE6 $MASTER15_READ_SLAVE7 $MASTER15_READ_SLAVE8 $MASTER15_READ_SLAVE9 $MASTER15_READ_SLAVE10 $MASTER15_READ_SLAVE11 $MASTER15_READ_SLAVE12 $MASTER15_READ_SLAVE13 $MASTER15_READ_SLAVE14 $MASTER15_READ_SLAVE15 $MASTER15_READ_SLAVE16 $MASTER15_READ_SLAVE17 $MASTER15_READ_SLAVE18 $MASTER15_READ_SLAVE19 $MASTER15_READ_SLAVE20 $MASTER15_READ_SLAVE21 $MASTER15_READ_SLAVE22 $MASTER15_READ_SLAVE23 $MASTER15_READ_SLAVE24 $MASTER15_READ_SLAVE25 $MASTER15_READ_SLAVE26 $MASTER15_READ_SLAVE27 $MASTER15_READ_SLAVE28 $MASTER15_READ_SLAVE29 $MASTER15_READ_SLAVE30 $MASTER15_READ_SLAVE31 $MASTER15_TYPE $MASTER15_WRITE_SLAVE0 $MASTER15_WRITE_SLAVE1 $MASTER15_WRITE_SLAVE2 $MASTER15_WRITE_SLAVE3 $MASTER15_WRITE_SLAVE4 $MASTER15_WRITE_SLAVE5 $MASTER15_WRITE_SLAVE6 $MASTER15_WRITE_SLAVE7 $MASTER15_WRITE_SLAVE8 $MASTER15_WRITE_SLAVE9 $MASTER15_WRITE_SLAVE10 $MASTER15_WRITE_SLAVE11 $MASTER15_WRITE_SLAVE12 $MASTER15_WRITE_SLAVE13 $MASTER15_WRITE_SLAVE14 $MASTER15_WRITE_SLAVE15 $MASTER15_WRITE_SLAVE16 $MASTER15_WRITE_SLAVE17 $MASTER15_WRITE_SLAVE18 $MASTER15_WRITE_SLAVE19 $MASTER15_WRITE_SLAVE20 $MASTER15_WRITE_SLAVE21 $MASTER15_WRITE_SLAVE22 $MASTER15_WRITE_SLAVE23 $MASTER15_WRITE_SLAVE24 $MASTER15_WRITE_SLAVE25 $MASTER15_WRITE_SLAVE26 $MASTER15_WRITE_SLAVE27 $MASTER15_WRITE_SLAVE28 $MASTER15_WRITE_SLAVE29 $MASTER15_WRITE_SLAVE30 $MASTER15_WRITE_SLAVE31 $NUM_MASTERS $NUM_MASTERS_WIDTH $NUM_SLAVES $NUM_THREADS $OPEN_TRANS_MAX $OPTIMIZATION $RD_ARB_EN $SLAVE0_CHAN_RS $SLAVE0_CLOCK_DOMAIN_CROSSING $SLAVE0_DATA_WIDTH $SLAVE0_DWC_DATA_FIFO_DEPTH $SLAVE0_END_ADDR $SLAVE0_END_ADDR_UPPER $SLAVE0_READ_INTERLEAVE $SLAVE0_START_ADDR $SLAVE0_START_ADDR_UPPER $SLAVE0_TYPE $SLAVE1_CHAN_RS $SLAVE1_CLOCK_DOMAIN_CROSSING $SLAVE1_DATA_WIDTH $SLAVE1_DWC_DATA_FIFO_DEPTH $SLAVE1_END_ADDR $SLAVE1_END_ADDR_UPPER $SLAVE1_READ_INTERLEAVE $SLAVE1_START_ADDR $SLAVE1_START_ADDR_UPPER $SLAVE1_TYPE $SLAVE2_CHAN_RS $SLAVE2_CLOCK_DOMAIN_CROSSING $SLAVE2_DATA_WIDTH $SLAVE2_DWC_DATA_FIFO_DEPTH $SLAVE2_END_ADDR $SLAVE2_END_ADDR_UPPER $SLAVE2_READ_INTERLEAVE $SLAVE2_START_ADDR $SLAVE2_START_ADDR_UPPER $SLAVE2_TYPE $SLAVE3_CHAN_RS $SLAVE3_CLOCK_DOMAIN_CROSSING $SLAVE3_DATA_WIDTH $SLAVE3_DWC_DATA_FIFO_DEPTH $SLAVE3_END_ADDR $SLAVE3_END_ADDR_UPPER $SLAVE3_READ_INTERLEAVE $SLAVE3_START_ADDR $SLAVE3_START_ADDR_UPPER $SLAVE3_TYPE $SLAVE4_CHAN_RS $SLAVE4_CLOCK_DOMAIN_CROSSING $SLAVE4_DATA_WIDTH $SLAVE4_DWC_DATA_FIFO_DEPTH $SLAVE4_END_ADDR $SLAVE4_END_ADDR_UPPER $SLAVE4_READ_INTERLEAVE $SLAVE4_START_ADDR $SLAVE4_START_ADDR_UPPER $SLAVE4_TYPE $SLAVE5_CHAN_RS $SLAVE5_CLOCK_DOMAIN_CROSSING $SLAVE5_DATA_WIDTH $SLAVE5_DWC_DATA_FIFO_DEPTH $SLAVE5_END_ADDR $SLAVE5_END_ADDR_UPPER $SLAVE5_READ_INTERLEAVE $SLAVE5_START_ADDR $SLAVE5_START_ADDR_UPPER $SLAVE5_TYPE $SLAVE6_CHAN_RS $SLAVE6_CLOCK_DOMAIN_CROSSING $SLAVE6_DATA_WIDTH $SLAVE6_DWC_DATA_FIFO_DEPTH $SLAVE6_END_ADDR $SLAVE6_END_ADDR_UPPER $SLAVE6_READ_INTERLEAVE $SLAVE6_START_ADDR $SLAVE6_START_ADDR_UPPER $SLAVE6_TYPE $SLAVE7_CHAN_RS $SLAVE7_CLOCK_DOMAIN_CROSSING $SLAVE7_DATA_WIDTH $SLAVE7_DWC_DATA_FIFO_DEPTH $SLAVE7_END_ADDR $SLAVE7_END_ADDR_UPPER $SLAVE7_READ_INTERLEAVE $SLAVE7_START_ADDR $SLAVE7_START_ADDR_UPPER $SLAVE7_TYPE $SLAVE8_CHAN_RS $SLAVE8_CLOCK_DOMAIN_CROSSING $SLAVE8_DATA_WIDTH $SLAVE8_DWC_DATA_FIFO_DEPTH $SLAVE8_END_ADDR $SLAVE8_END_ADDR_UPPER $SLAVE8_READ_INTERLEAVE $SLAVE8_START_ADDR $SLAVE8_START_ADDR_UPPER $SLAVE8_TYPE $SLAVE9_CHAN_RS $SLAVE9_CLOCK_DOMAIN_CROSSING $SLAVE9_DATA_WIDTH $SLAVE9_DWC_DATA_FIFO_DEPTH $SLAVE9_END_ADDR $SLAVE9_END_ADDR_UPPER $SLAVE9_READ_INTERLEAVE $SLAVE9_START_ADDR $SLAVE9_START_ADDR_UPPER $SLAVE9_TYPE $SLAVE10_CHAN_RS $SLAVE10_CLOCK_DOMAIN_CROSSING $SLAVE10_DATA_WIDTH $SLAVE10_DWC_DATA_FIFO_DEPTH $SLAVE10_END_ADDR $SLAVE10_END_ADDR_UPPER $SLAVE10_READ_INTERLEAVE $SLAVE10_START_ADDR $SLAVE10_START_ADDR_UPPER $SLAVE10_TYPE $SLAVE11_CHAN_RS $SLAVE11_CLOCK_DOMAIN_CROSSING $SLAVE11_DATA_WIDTH $SLAVE11_DWC_DATA_FIFO_DEPTH $SLAVE11_END_ADDR $SLAVE11_END_ADDR_UPPER $SLAVE11_READ_INTERLEAVE $SLAVE11_START_ADDR $SLAVE11_START_ADDR_UPPER $SLAVE11_TYPE $SLAVE12_CHAN_RS $SLAVE12_CLOCK_DOMAIN_CROSSING $SLAVE12_DATA_WIDTH $SLAVE12_DWC_DATA_FIFO_DEPTH $SLAVE12_END_ADDR $SLAVE12_END_ADDR_UPPER $SLAVE12_READ_INTERLEAVE $SLAVE12_START_ADDR $SLAVE12_START_ADDR_UPPER $SLAVE12_TYPE $SLAVE13_CHAN_RS $SLAVE13_CLOCK_DOMAIN_CROSSING $SLAVE13_DATA_WIDTH $SLAVE13_DWC_DATA_FIFO_DEPTH $SLAVE13_END_ADDR $SLAVE13_END_ADDR_UPPER $SLAVE13_READ_INTERLEAVE $SLAVE13_START_ADDR $SLAVE13_START_ADDR_UPPER $SLAVE13_TYPE $SLAVE14_CHAN_RS $SLAVE14_CLOCK_DOMAIN_CROSSING $SLAVE14_DATA_WIDTH $SLAVE14_DWC_DATA_FIFO_DEPTH $SLAVE14_END_ADDR $SLAVE14_END_ADDR_UPPER $SLAVE14_READ_INTERLEAVE $SLAVE14_START_ADDR $SLAVE14_START_ADDR_UPPER $SLAVE14_TYPE $SLAVE15_CHAN_RS $SLAVE15_CLOCK_DOMAIN_CROSSING $SLAVE15_DATA_WIDTH $SLAVE15_DWC_DATA_FIFO_DEPTH $SLAVE15_END_ADDR $SLAVE15_END_ADDR_UPPER $SLAVE15_READ_INTERLEAVE $SLAVE15_START_ADDR $SLAVE15_START_ADDR_UPPER $SLAVE15_TYPE $SLAVE16_CHAN_RS $SLAVE16_CLOCK_DOMAIN_CROSSING $SLAVE16_DATA_WIDTH $SLAVE16_DWC_DATA_FIFO_DEPTH $SLAVE16_END_ADDR $SLAVE16_END_ADDR_UPPER $SLAVE16_READ_INTERLEAVE $SLAVE16_START_ADDR $SLAVE16_START_ADDR_UPPER $SLAVE16_TYPE $SLAVE17_CHAN_RS $SLAVE17_CLOCK_DOMAIN_CROSSING $SLAVE17_DATA_WIDTH $SLAVE17_DWC_DATA_FIFO_DEPTH $SLAVE17_END_ADDR $SLAVE17_END_ADDR_UPPER $SLAVE17_READ_INTERLEAVE $SLAVE17_START_ADDR $SLAVE17_START_ADDR_UPPER $SLAVE17_TYPE $SLAVE18_CHAN_RS $SLAVE18_CLOCK_DOMAIN_CROSSING $SLAVE18_DATA_WIDTH $SLAVE18_DWC_DATA_FIFO_DEPTH $SLAVE18_END_ADDR $SLAVE18_END_ADDR_UPPER $SLAVE18_READ_INTERLEAVE $SLAVE18_START_ADDR $SLAVE18_START_ADDR_UPPER $SLAVE18_TYPE $SLAVE19_CHAN_RS $SLAVE19_CLOCK_DOMAIN_CROSSING $SLAVE19_DATA_WIDTH $SLAVE19_DWC_DATA_FIFO_DEPTH $SLAVE19_END_ADDR $SLAVE19_END_ADDR_UPPER $SLAVE19_READ_INTERLEAVE $SLAVE19_START_ADDR $SLAVE19_START_ADDR_UPPER $SLAVE19_TYPE $SLAVE20_CHAN_RS $SLAVE20_CLOCK_DOMAIN_CROSSING $SLAVE20_DATA_WIDTH $SLAVE20_DWC_DATA_FIFO_DEPTH $SLAVE20_END_ADDR $SLAVE20_END_ADDR_UPPER $SLAVE20_READ_INTERLEAVE $SLAVE20_START_ADDR $SLAVE20_START_ADDR_UPPER $SLAVE20_TYPE $SLAVE21_CHAN_RS $SLAVE21_CLOCK_DOMAIN_CROSSING $SLAVE21_DATA_WIDTH $SLAVE21_DWC_DATA_FIFO_DEPTH $SLAVE21_END_ADDR $SLAVE21_END_ADDR_UPPER $SLAVE21_READ_INTERLEAVE $SLAVE21_START_ADDR $SLAVE21_START_ADDR_UPPER $SLAVE21_TYPE $SLAVE22_CHAN_RS $SLAVE22_CLOCK_DOMAIN_CROSSING $SLAVE22_DATA_WIDTH $SLAVE22_DWC_DATA_FIFO_DEPTH $SLAVE22_END_ADDR $SLAVE22_END_ADDR_UPPER $SLAVE22_READ_INTERLEAVE $SLAVE22_START_ADDR $SLAVE22_START_ADDR_UPPER $SLAVE22_TYPE $SLAVE23_CHAN_RS $SLAVE23_CLOCK_DOMAIN_CROSSING $SLAVE23_DATA_WIDTH $SLAVE23_DWC_DATA_FIFO_DEPTH $SLAVE23_END_ADDR $SLAVE23_END_ADDR_UPPER $SLAVE23_READ_INTERLEAVE $SLAVE23_START_ADDR $SLAVE23_START_ADDR_UPPER $SLAVE23_TYPE $SLAVE24_CHAN_RS $SLAVE24_CLOCK_DOMAIN_CROSSING $SLAVE24_DATA_WIDTH $SLAVE24_DWC_DATA_FIFO_DEPTH $SLAVE24_END_ADDR $SLAVE24_END_ADDR_UPPER $SLAVE24_READ_INTERLEAVE $SLAVE24_START_ADDR $SLAVE24_START_ADDR_UPPER $SLAVE24_TYPE $SLAVE25_CHAN_RS $SLAVE25_CLOCK_DOMAIN_CROSSING $SLAVE25_DATA_WIDTH $SLAVE25_DWC_DATA_FIFO_DEPTH $SLAVE25_END_ADDR $SLAVE25_END_ADDR_UPPER $SLAVE25_READ_INTERLEAVE $SLAVE25_START_ADDR $SLAVE25_START_ADDR_UPPER $SLAVE25_TYPE $SLAVE26_CHAN_RS $SLAVE26_CLOCK_DOMAIN_CROSSING $SLAVE26_DATA_WIDTH $SLAVE26_DWC_DATA_FIFO_DEPTH $SLAVE26_END_ADDR $SLAVE26_END_ADDR_UPPER $SLAVE26_READ_INTERLEAVE $SLAVE26_START_ADDR $SLAVE26_START_ADDR_UPPER $SLAVE26_TYPE $SLAVE27_CHAN_RS $SLAVE27_CLOCK_DOMAIN_CROSSING $SLAVE27_DATA_WIDTH $SLAVE27_DWC_DATA_FIFO_DEPTH $SLAVE27_END_ADDR $SLAVE27_END_ADDR_UPPER $SLAVE27_READ_INTERLEAVE $SLAVE27_START_ADDR $SLAVE27_START_ADDR_UPPER $SLAVE27_TYPE $SLAVE28_CHAN_RS $SLAVE28_CLOCK_DOMAIN_CROSSING $SLAVE28_DATA_WIDTH $SLAVE28_DWC_DATA_FIFO_DEPTH $SLAVE28_END_ADDR $SLAVE28_END_ADDR_UPPER $SLAVE28_READ_INTERLEAVE $SLAVE28_START_ADDR $SLAVE28_START_ADDR_UPPER $SLAVE28_TYPE $SLAVE29_CHAN_RS $SLAVE29_CLOCK_DOMAIN_CROSSING $SLAVE29_DATA_WIDTH $SLAVE29_DWC_DATA_FIFO_DEPTH $SLAVE29_END_ADDR $SLAVE29_END_ADDR_UPPER $SLAVE29_READ_INTERLEAVE $SLAVE29_START_ADDR $SLAVE29_START_ADDR_UPPER $SLAVE29_TYPE $SLAVE30_CHAN_RS $SLAVE30_CLOCK_DOMAIN_CROSSING $SLAVE30_DATA_WIDTH $SLAVE30_DWC_DATA_FIFO_DEPTH $SLAVE30_END_ADDR $SLAVE30_END_ADDR_UPPER $SLAVE30_READ_INTERLEAVE $SLAVE30_START_ADDR $SLAVE30_START_ADDR_UPPER $SLAVE30_TYPE $SLAVE31_CHAN_RS $SLAVE31_CLOCK_DOMAIN_CROSSING $SLAVE31_DATA_WIDTH $SLAVE31_DWC_DATA_FIFO_DEPTH $SLAVE31_END_ADDR $SLAVE31_END_ADDR_UPPER $SLAVE31_READ_INTERLEAVE $SLAVE31_START_ADDR $SLAVE31_START_ADDR_UPPER $SLAVE31_TYPE $SLV_AXI4PRT_ADDRDEPTH $SLV_AXI4PRT_DATADEPTH $USER_WIDTH "

 # PF_CLK_DIV_C0 core configurator parameters 
set DIVIDER "DIVIDER:2"
set ENABLE_BIT_SLIP "ENABLE_BIT_SLIP:false"
set ENABLE_SRESET "ENABLE_SRESET:false"

 # PF_CLK_DIV_C0 master parameter 
set PF_CLK_DIV_C0_param "$DIVIDER $ENABLE_BIT_SLIP $ENABLE_SRESET "

 # PF_DRI_C0 core configurator parameters 
set CRYPTO "CRYPTO:false"
set DLL0_NE "DLL0_NE:false"
set DLL0_NW "DLL0_NW:false"
set DLL0_SE "DLL0_SE:false"
set DLL0_SW "DLL0_SW:false"
set DLL1_NE "DLL1_NE:false"
set DLL1_NW "DLL1_NW:false"
set DLL1_SE "DLL1_SE:false"
set DLL1_SW "DLL1_SW:false"
set ENABLE_LATENCY_SIMULATION "ENABLE_LATENCY_SIMULATION:true"
set PCIE0 "PCIE0:false"
set PCIE1 "PCIE1:false"
set PLL0_NE "PLL0_NE:false"
set PLL0_NW "PLL0_NW:false"
set PLL0_SE "PLL0_SE:false"
set PLL0_SW "PLL0_SW:false"
set PLL1_NE "PLL1_NE:false"
set PLL1_NW "PLL1_NW:false"
set PLL1_SE "PLL1_SE:false"
set PLL1_SW "PLL1_SW:false"
set Q0_LANE0 "Q0_LANE0:true"
set Q0_LANE1 "Q0_LANE1:true"
set Q0_LANE2 "Q0_LANE2:true"
set Q0_LANE3 "Q0_LANE3:true"
set Q0_TXPLL0 "Q0_TXPLL0:false"
set Q0_TXPLL1 "Q0_TXPLL1:false"
set Q0_TXPLL_SSC "Q0_TXPLL_SSC:false"
set Q1_LANE0 "Q1_LANE0:false"
set Q1_LANE1 "Q1_LANE1:false"
set Q1_LANE2 "Q1_LANE2:false"
set Q1_LANE3 "Q1_LANE3:false"
set Q1_TXPLL0 "Q1_TXPLL0:false"
set Q1_TXPLL1 "Q1_TXPLL1:false"
set Q1_TXPLL_SSC "Q1_TXPLL_SSC:false"
set Q2_LANE0 "Q2_LANE0:false"
set Q2_LANE1 "Q2_LANE1:false"
set Q2_LANE2 "Q2_LANE2:false"
set Q2_LANE3 "Q2_LANE3:false"
set Q2_TXPLL0 "Q2_TXPLL0:false"
set Q2_TXPLL1 "Q2_TXPLL1:false"
set Q2_TXPLL_SSC "Q2_TXPLL_SSC:false"
set Q3_LANE0 "Q3_LANE0:false"
set Q3_LANE1 "Q3_LANE1:false"
set Q3_LANE2 "Q3_LANE2:false"
set Q3_LANE3 "Q3_LANE3:false"
set Q3_TXPLL "Q3_TXPLL:false"
set Q3_TXPLL_SSC "Q3_TXPLL_SSC:false"
set Q4_LANE0 "Q4_LANE0:false"
set Q4_LANE1 "Q4_LANE1:false"
set Q4_LANE2 "Q4_LANE2:false"
set Q4_LANE3 "Q4_LANE3:false"
set Q4_TXPLL "Q4_TXPLL:false"
set Q4_TXPLL_SSC "Q4_TXPLL_SSC:false"
set Q5_LANE0 "Q5_LANE0:false"
set Q5_LANE1 "Q5_LANE1:false"
set Q5_LANE2 "Q5_LANE2:false"
set Q5_LANE3 "Q5_LANE3:false"
set Q5_TXPLL "Q5_TXPLL:false"
set Q5_TXPLL_SSC "Q5_TXPLL_SSC:false"

 # PF_DRI_C0 master parameter 
set PF_DRI_C0_param "$CRYPTO $DLL0_NE $DLL0_NW $DLL0_SE $DLL0_SW $DLL1_NE $DLL1_NW $DLL1_SE $DLL1_SW $ENABLE_LATENCY_SIMULATION $PCIE0 $PCIE1 $PLL0_NE $PLL0_NW $PLL0_SE $PLL0_SW $PLL1_NE $PLL1_NW $PLL1_SE $PLL1_SW $Q0_LANE0 $Q0_LANE1 $Q0_LANE2 $Q0_LANE3 $Q0_TXPLL0 $Q0_TXPLL1 $Q0_TXPLL_SSC $Q1_LANE0 $Q1_LANE1 $Q1_LANE2 $Q1_LANE3 $Q1_TXPLL0 $Q1_TXPLL1 $Q1_TXPLL_SSC $Q2_LANE0 $Q2_LANE1 $Q2_LANE2 $Q2_LANE3 $Q2_TXPLL0 $Q2_TXPLL1 $Q2_TXPLL_SSC $Q3_LANE0 $Q3_LANE1 $Q3_LANE2 $Q3_LANE3 $Q3_TXPLL $Q3_TXPLL_SSC $Q4_LANE0 $Q4_LANE1 $Q4_LANE2 $Q4_LANE3 $Q4_TXPLL $Q4_TXPLL_SSC $Q5_LANE0 $Q5_LANE1 $Q5_LANE2 $Q5_LANE3 $Q5_TXPLL $Q5_TXPLL_SSC "

 # PF_NGMUX_C0 core configurator parameters 
set ENABLE_NON_TOGGLING_CLK_SWITCH_SUPPORT "ENABLE_NON_TOGGLING_CLK_SWITCH_SUPPORT:false"

 # PF_NGMUX_C0 master parameter 
set PF_NGMUX_C0_param "$ENABLE_NON_TOGGLING_CLK_SWITCH_SUPPORT "

 # PF_PCIE_C0 core configurator parameters 
set EXPOSE_ALL_DEBUG_PORTS "EXPOSE_ALL_DEBUG_PORTS:false"
set UI_DLL_JITTER_TOLERANCE "UI_DLL_JITTER_TOLERANCE:Medium_Low"
set UI_EXPOSE_LANE_DRI_PORTS "UI_EXPOSE_LANE_DRI_PORTS:true"
set UI_EXPOSE_PCIE_APBLINK_PORTS "UI_EXPOSE_PCIE_APBLINK_PORTS:false"
set UI_GPSS1_LANE0_IS_USED "UI_GPSS1_LANE0_IS_USED:false"
set UI_GPSS1_LANE1_IS_USED "UI_GPSS1_LANE1_IS_USED:false"
set UI_GPSS1_LANE2_IS_USED "UI_GPSS1_LANE2_IS_USED:false"
set UI_GPSS1_LANE3_IS_USED "UI_GPSS1_LANE3_IS_USED:false"
set UI_IS_CONFIGURED "UI_IS_CONFIGURED:true"
set UI_PCIE_0_BAR_MODE "UI_PCIE_0_BAR_MODE:Custom"
set UI_PCIE_0_CDR_REF_CLK_NUMBER "UI_PCIE_0_CDR_REF_CLK_NUMBER:1"
set UI_PCIE_0_CDR_REF_CLK_SOURCE "UI_PCIE_0_CDR_REF_CLK_SOURCE:Dedicated"
set UI_PCIE_0_CLASS_CODE "UI_PCIE_0_CLASS_CODE:0x0000"
set UI_PCIE_0_CONTROLLER_ENABLED "UI_PCIE_0_CONTROLLER_ENABLED:Disabled"
set UI_PCIE_0_DE_EMPHASIS "UI_PCIE_0_DE_EMPHASIS:-3.5 dB"
set UI_PCIE_0_DEVICE_ID "UI_PCIE_0_DEVICE_ID:0x1556"
set UI_PCIE_0_EXPOSE_WAKE_SIG "UI_PCIE_0_EXPOSE_WAKE_SIG:Disabled"
set UI_PCIE_0_INTERRUPTS "UI_PCIE_0_INTERRUPTS:MSI1"
set UI_PCIE_0_L0_ACC_LATENCY "UI_PCIE_0_L0_ACC_LATENCY:No limit"
set UI_PCIE_0_L0_EXIT_LATENCY "UI_PCIE_0_L0_EXIT_LATENCY:64 ns to less than 128 ns"
set UI_PCIE_0_L1_ACC_LATENCY "UI_PCIE_0_L1_ACC_LATENCY:No limit"
set UI_PCIE_0_L1_ENABLE "UI_PCIE_0_L1_ENABLE:Disabled"
set UI_PCIE_0_L1_EXIT_LATENCY "UI_PCIE_0_L1_EXIT_LATENCY:16 us to less than 32 us"
set UI_PCIE_0_LANE_RATE "UI_PCIE_0_LANE_RATE:Gen1 (2.5 Gbps)"
set UI_PCIE_0_MASTER_SIZE_BAR_0_TABLE "UI_PCIE_0_MASTER_SIZE_BAR_0_TABLE:4 KB"
set UI_PCIE_0_MASTER_SIZE_BAR_1_TABLE "UI_PCIE_0_MASTER_SIZE_BAR_1_TABLE:4 KB"
set UI_PCIE_0_MASTER_SIZE_BAR_2_TABLE "UI_PCIE_0_MASTER_SIZE_BAR_2_TABLE:4 KB"
set UI_PCIE_0_MASTER_SIZE_BAR_3_TABLE "UI_PCIE_0_MASTER_SIZE_BAR_3_TABLE:4 KB"
set UI_PCIE_0_MASTER_SIZE_BAR_4_TABLE "UI_PCIE_0_MASTER_SIZE_BAR_4_TABLE:4 KB"
set UI_PCIE_0_MASTER_SIZE_BAR_5_TABLE "UI_PCIE_0_MASTER_SIZE_BAR_5_TABLE:4 KB"
set UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_0_TABLE "UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_0_TABLE:0x0000"
set UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_1_TABLE "UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_1_TABLE:0x0000"
set UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_2_TABLE "UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_2_TABLE:0x0000"
set UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_3_TABLE "UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_3_TABLE:0x0000"
set UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_4_TABLE "UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_4_TABLE:0x0000"
set UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_5_TABLE "UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_5_TABLE:0x0000"
set UI_PCIE_0_MASTER_TABLE_SIZE_BAR_0_TABLE "UI_PCIE_0_MASTER_TABLE_SIZE_BAR_0_TABLE:4 KB"
set UI_PCIE_0_MASTER_TABLE_SIZE_BAR_1_TABLE "UI_PCIE_0_MASTER_TABLE_SIZE_BAR_1_TABLE:4 KB"
set UI_PCIE_0_MASTER_TABLE_SIZE_BAR_2_TABLE "UI_PCIE_0_MASTER_TABLE_SIZE_BAR_2_TABLE:4 KB"
set UI_PCIE_0_MASTER_TABLE_SIZE_BAR_3_TABLE "UI_PCIE_0_MASTER_TABLE_SIZE_BAR_3_TABLE:4 KB"
set UI_PCIE_0_MASTER_TABLE_SIZE_BAR_4_TABLE "UI_PCIE_0_MASTER_TABLE_SIZE_BAR_4_TABLE:4 KB"
set UI_PCIE_0_MASTER_TABLE_SIZE_BAR_5_TABLE "UI_PCIE_0_MASTER_TABLE_SIZE_BAR_5_TABLE:4 KB"
set UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_0_TABLE "UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_0_TABLE:0x0000"
set UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_1_TABLE "UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_1_TABLE:0x0000"
set UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_2_TABLE "UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_2_TABLE:0x0000"
set UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_3_TABLE "UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_3_TABLE:0x0000"
set UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_4_TABLE "UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_4_TABLE:0x0000"
set UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_5_TABLE "UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_5_TABLE:0x0000"
set UI_PCIE_0_MASTER_TYPE_BAR_0_TABLE "UI_PCIE_0_MASTER_TYPE_BAR_0_TABLE:64-bit prefetchable memory"
set UI_PCIE_0_MASTER_TYPE_BAR_1_TABLE "UI_PCIE_0_MASTER_TYPE_BAR_1_TABLE:Disabled"
set UI_PCIE_0_MASTER_TYPE_BAR_2_TABLE "UI_PCIE_0_MASTER_TYPE_BAR_2_TABLE:Disabled"
set UI_PCIE_0_MASTER_TYPE_BAR_3_TABLE "UI_PCIE_0_MASTER_TYPE_BAR_3_TABLE:Disabled"
set UI_PCIE_0_MASTER_TYPE_BAR_4_TABLE "UI_PCIE_0_MASTER_TYPE_BAR_4_TABLE:Disabled"
set UI_PCIE_0_MASTER_TYPE_BAR_5_TABLE "UI_PCIE_0_MASTER_TYPE_BAR_5_TABLE:Disabled"
set UI_PCIE_0_NUM_FTS "UI_PCIE_0_NUM_FTS:63"
set UI_PCIE_0_NUMBER_OF_LANES "UI_PCIE_0_NUMBER_OF_LANES:x1"
set UI_PCIE_0_PHY_REF_CLK_SLOT "UI_PCIE_0_PHY_REF_CLK_SLOT:Slot"
set UI_PCIE_0_PORT_TYPE "UI_PCIE_0_PORT_TYPE:End Point"
set UI_PCIE_0_REF_CLK_FREQ "UI_PCIE_0_REF_CLK_FREQ:100"
set UI_PCIE_0_REVISION_ID "UI_PCIE_0_REVISION_ID:0x0000"
set UI_PCIE_0_SLAVE_SIZE_TABLE_0 "UI_PCIE_0_SLAVE_SIZE_TABLE_0:4 KB"
set UI_PCIE_0_SLAVE_SIZE_TABLE_1 "UI_PCIE_0_SLAVE_SIZE_TABLE_1:4 KB"
set UI_PCIE_0_SLAVE_SIZE_TABLE_2 "UI_PCIE_0_SLAVE_SIZE_TABLE_2:4 KB"
set UI_PCIE_0_SLAVE_SIZE_TABLE_3 "UI_PCIE_0_SLAVE_SIZE_TABLE_3:4 KB"
set UI_PCIE_0_SLAVE_SIZE_TABLE_4 "UI_PCIE_0_SLAVE_SIZE_TABLE_4:4 KB"
set UI_PCIE_0_SLAVE_SIZE_TABLE_5 "UI_PCIE_0_SLAVE_SIZE_TABLE_5:4 KB"
set UI_PCIE_0_SLAVE_SIZE_TABLE_6 "UI_PCIE_0_SLAVE_SIZE_TABLE_6:4 KB"
set UI_PCIE_0_SLAVE_SIZE_TABLE_7 "UI_PCIE_0_SLAVE_SIZE_TABLE_7:4 KB"
set UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_0 "UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_0:0x0000"
set UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_1 "UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_1:0x0000"
set UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_2 "UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_2:0x0000"
set UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_3 "UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_3:0x0000"
set UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_4 "UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_4:0x0000"
set UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_5 "UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_5:0x0000"
set UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_6 "UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_6:0x0000"
set UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_7 "UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_7:0x0000"
set UI_PCIE_0_SLAVE_STATE_TABLE_0 "UI_PCIE_0_SLAVE_STATE_TABLE_0:Disabled"
set UI_PCIE_0_SLAVE_STATE_TABLE_1 "UI_PCIE_0_SLAVE_STATE_TABLE_1:Disabled"
set UI_PCIE_0_SLAVE_STATE_TABLE_2 "UI_PCIE_0_SLAVE_STATE_TABLE_2:Disabled"
set UI_PCIE_0_SLAVE_STATE_TABLE_3 "UI_PCIE_0_SLAVE_STATE_TABLE_3:Disabled"
set UI_PCIE_0_SLAVE_STATE_TABLE_4 "UI_PCIE_0_SLAVE_STATE_TABLE_4:Disabled"
set UI_PCIE_0_SLAVE_STATE_TABLE_5 "UI_PCIE_0_SLAVE_STATE_TABLE_5:Disabled"
set UI_PCIE_0_SLAVE_STATE_TABLE_6 "UI_PCIE_0_SLAVE_STATE_TABLE_6:Disabled"
set UI_PCIE_0_SLAVE_STATE_TABLE_7 "UI_PCIE_0_SLAVE_STATE_TABLE_7:Disabled"
set UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_0 "UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_0:0x0000"
set UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_1 "UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_1:0x0000"
set UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_2 "UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_2:0x0000"
set UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_3 "UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_3:0x0000"
set UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_4 "UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_4:0x0000"
set UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_5 "UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_5:0x0000"
set UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_6 "UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_6:0x0000"
set UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_7 "UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_7:0x0000"
set UI_PCIE_0_SUB_SYSTEM_ID "UI_PCIE_0_SUB_SYSTEM_ID:0x0000"
set UI_PCIE_0_SUB_VENDOR_ID "UI_PCIE_0_SUB_VENDOR_ID:0x0000"
set UI_PCIE_0_TRANSMIT_SWING "UI_PCIE_0_TRANSMIT_SWING:Full Swing"
set UI_PCIE_0_VENDOR_ID "UI_PCIE_0_VENDOR_ID:0x11AA"
set UI_PCIE_1_BAR_MODE "UI_PCIE_1_BAR_MODE:Custom"
set UI_PCIE_1_CDR_REF_CLK_NUMBER "UI_PCIE_1_CDR_REF_CLK_NUMBER:1"
set UI_PCIE_1_CDR_REF_CLK_SOURCE "UI_PCIE_1_CDR_REF_CLK_SOURCE:Dedicated"
set UI_PCIE_1_CLASS_CODE "UI_PCIE_1_CLASS_CODE:0x0000"
set UI_PCIE_1_CONTROLLER_ENABLED "UI_PCIE_1_CONTROLLER_ENABLED:Enabled"
set UI_PCIE_1_DE_EMPHASIS "UI_PCIE_1_DE_EMPHASIS:-3.5 dB"
set UI_PCIE_1_DEVICE_ID "UI_PCIE_1_DEVICE_ID:0x1556"
set UI_PCIE_1_EXPOSE_WAKE_SIG "UI_PCIE_1_EXPOSE_WAKE_SIG:Disabled"
set UI_PCIE_1_INTERRUPTS "UI_PCIE_1_INTERRUPTS:MSI1"
set UI_PCIE_1_L0_ACC_LATENCY "UI_PCIE_1_L0_ACC_LATENCY:No limit"
set UI_PCIE_1_L0_EXIT_LATENCY "UI_PCIE_1_L0_EXIT_LATENCY:64 ns to less than 128 ns"
set UI_PCIE_1_L1_ACC_LATENCY "UI_PCIE_1_L1_ACC_LATENCY:No limit"
set UI_PCIE_1_L1_ENABLE "UI_PCIE_1_L1_ENABLE:Disabled"
set UI_PCIE_1_L1_EXIT_LATENCY "UI_PCIE_1_L1_EXIT_LATENCY:16 us to less than 32 us"
set UI_PCIE_1_LANE_RATE "UI_PCIE_1_LANE_RATE:Gen2 (5.0 Gbps)"
set UI_PCIE_1_MASTER_SIZE_BAR_0_TABLE "UI_PCIE_1_MASTER_SIZE_BAR_0_TABLE:4 KB"
set UI_PCIE_1_MASTER_SIZE_BAR_1_TABLE "UI_PCIE_1_MASTER_SIZE_BAR_1_TABLE:4 KB"
set UI_PCIE_1_MASTER_SIZE_BAR_2_TABLE "UI_PCIE_1_MASTER_SIZE_BAR_2_TABLE:4 KB"
set UI_PCIE_1_MASTER_SIZE_BAR_3_TABLE "UI_PCIE_1_MASTER_SIZE_BAR_3_TABLE:4 KB"
set UI_PCIE_1_MASTER_SIZE_BAR_4_TABLE "UI_PCIE_1_MASTER_SIZE_BAR_4_TABLE:4 KB"
set UI_PCIE_1_MASTER_SIZE_BAR_5_TABLE "UI_PCIE_1_MASTER_SIZE_BAR_5_TABLE:4 KB"
set UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_0_TABLE "UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_0_TABLE:0x0000"
set UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_1_TABLE "UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_1_TABLE:0x0000"
set UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_2_TABLE "UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_2_TABLE:0x0000"
set UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_3_TABLE "UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_3_TABLE:0x0000"
set UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_4_TABLE "UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_4_TABLE:0x0000"
set UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_5_TABLE "UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_5_TABLE:0x0000"
set UI_PCIE_1_MASTER_TABLE_SIZE_BAR_0_TABLE "UI_PCIE_1_MASTER_TABLE_SIZE_BAR_0_TABLE:4 KB"
set UI_PCIE_1_MASTER_TABLE_SIZE_BAR_1_TABLE "UI_PCIE_1_MASTER_TABLE_SIZE_BAR_1_TABLE:4 KB"
set UI_PCIE_1_MASTER_TABLE_SIZE_BAR_2_TABLE "UI_PCIE_1_MASTER_TABLE_SIZE_BAR_2_TABLE:4 KB"
set UI_PCIE_1_MASTER_TABLE_SIZE_BAR_3_TABLE "UI_PCIE_1_MASTER_TABLE_SIZE_BAR_3_TABLE:4 KB"
set UI_PCIE_1_MASTER_TABLE_SIZE_BAR_4_TABLE "UI_PCIE_1_MASTER_TABLE_SIZE_BAR_4_TABLE:4 KB"
set UI_PCIE_1_MASTER_TABLE_SIZE_BAR_5_TABLE "UI_PCIE_1_MASTER_TABLE_SIZE_BAR_5_TABLE:4 KB"
set UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_0_TABLE "UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_0_TABLE:0x0000"
set UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_1_TABLE "UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_1_TABLE:0x0000"
set UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_2_TABLE "UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_2_TABLE:0x0000"
set UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_3_TABLE "UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_3_TABLE:0x0000"
set UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_4_TABLE "UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_4_TABLE:0x0000"
set UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_5_TABLE "UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_5_TABLE:0x0000"
set UI_PCIE_1_MASTER_TYPE_BAR_0_TABLE "UI_PCIE_1_MASTER_TYPE_BAR_0_TABLE:64-bit prefetchable memory"
set UI_PCIE_1_MASTER_TYPE_BAR_1_TABLE "UI_PCIE_1_MASTER_TYPE_BAR_1_TABLE:Disabled"
set UI_PCIE_1_MASTER_TYPE_BAR_2_TABLE "UI_PCIE_1_MASTER_TYPE_BAR_2_TABLE:Disabled"
set UI_PCIE_1_MASTER_TYPE_BAR_3_TABLE "UI_PCIE_1_MASTER_TYPE_BAR_3_TABLE:Disabled"
set UI_PCIE_1_MASTER_TYPE_BAR_4_TABLE "UI_PCIE_1_MASTER_TYPE_BAR_4_TABLE:Disabled"
set UI_PCIE_1_MASTER_TYPE_BAR_5_TABLE "UI_PCIE_1_MASTER_TYPE_BAR_5_TABLE:Disabled"
set UI_PCIE_1_NUM_FTS "UI_PCIE_1_NUM_FTS:63"
set UI_PCIE_1_NUMBER_OF_LANES "UI_PCIE_1_NUMBER_OF_LANES:x4"
set UI_PCIE_1_PHY_REF_CLK_SLOT "UI_PCIE_1_PHY_REF_CLK_SLOT:Slot"
set UI_PCIE_1_PORT_TYPE "UI_PCIE_1_PORT_TYPE:Root Port"
set UI_PCIE_1_REF_CLK_FREQ "UI_PCIE_1_REF_CLK_FREQ:100"
set UI_PCIE_1_REVISION_ID "UI_PCIE_1_REVISION_ID:0x0000"
set UI_PCIE_1_SLAVE_SIZE_TABLE_0 "UI_PCIE_1_SLAVE_SIZE_TABLE_0:4 KB"
set UI_PCIE_1_SLAVE_SIZE_TABLE_1 "UI_PCIE_1_SLAVE_SIZE_TABLE_1:4 KB"
set UI_PCIE_1_SLAVE_SIZE_TABLE_2 "UI_PCIE_1_SLAVE_SIZE_TABLE_2:4 KB"
set UI_PCIE_1_SLAVE_SIZE_TABLE_3 "UI_PCIE_1_SLAVE_SIZE_TABLE_3:4 KB"
set UI_PCIE_1_SLAVE_SIZE_TABLE_4 "UI_PCIE_1_SLAVE_SIZE_TABLE_4:4 KB"
set UI_PCIE_1_SLAVE_SIZE_TABLE_5 "UI_PCIE_1_SLAVE_SIZE_TABLE_5:4 KB"
set UI_PCIE_1_SLAVE_SIZE_TABLE_6 "UI_PCIE_1_SLAVE_SIZE_TABLE_6:4 KB"
set UI_PCIE_1_SLAVE_SIZE_TABLE_7 "UI_PCIE_1_SLAVE_SIZE_TABLE_7:4 KB"
set UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_0 "UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_0:0x0000"
set UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_1 "UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_1:0x0000"
set UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_2 "UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_2:0x0000"
set UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_3 "UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_3:0x0000"
set UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_4 "UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_4:0x0000"
set UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_5 "UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_5:0x0000"
set UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_6 "UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_6:0x0000"
set UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_7 "UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_7:0x0000"
set UI_PCIE_1_SLAVE_STATE_TABLE_0 "UI_PCIE_1_SLAVE_STATE_TABLE_0:Enabled"
set UI_PCIE_1_SLAVE_STATE_TABLE_1 "UI_PCIE_1_SLAVE_STATE_TABLE_1:Disabled"
set UI_PCIE_1_SLAVE_STATE_TABLE_2 "UI_PCIE_1_SLAVE_STATE_TABLE_2:Disabled"
set UI_PCIE_1_SLAVE_STATE_TABLE_3 "UI_PCIE_1_SLAVE_STATE_TABLE_3:Disabled"
set UI_PCIE_1_SLAVE_STATE_TABLE_4 "UI_PCIE_1_SLAVE_STATE_TABLE_4:Disabled"
set UI_PCIE_1_SLAVE_STATE_TABLE_5 "UI_PCIE_1_SLAVE_STATE_TABLE_5:Disabled"
set UI_PCIE_1_SLAVE_STATE_TABLE_6 "UI_PCIE_1_SLAVE_STATE_TABLE_6:Disabled"
set UI_PCIE_1_SLAVE_STATE_TABLE_7 "UI_PCIE_1_SLAVE_STATE_TABLE_7:Disabled"
set UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_0 "UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_0:0x0000"
set UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_1 "UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_1:0x0000"
set UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_2 "UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_2:0x0000"
set UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_3 "UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_3:0x0000"
set UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_4 "UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_4:0x0000"
set UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_5 "UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_5:0x0000"
set UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_6 "UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_6:0x0000"
set UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_7 "UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_7:0x0000"
set UI_PCIE_1_SUB_SYSTEM_ID "UI_PCIE_1_SUB_SYSTEM_ID:0x0000"
set UI_PCIE_1_SUB_VENDOR_ID "UI_PCIE_1_SUB_VENDOR_ID:0x0000"
set UI_PCIE_1_TRANSMIT_SWING "UI_PCIE_1_TRANSMIT_SWING:Full Swing"
set UI_PCIE_1_VENDOR_ID "UI_PCIE_1_VENDOR_ID:0x11AA"
set UI_PCIESS_LANE0_IS_USED "UI_PCIESS_LANE0_IS_USED:true"
set UI_PCIESS_LANE1_IS_USED "UI_PCIESS_LANE1_IS_USED:false"
set UI_PCIESS_LANE2_IS_USED "UI_PCIESS_LANE2_IS_USED:false"
set UI_PCIESS_LANE3_IS_USED "UI_PCIESS_LANE3_IS_USED:false"
set UI_PROTOCOL_PRESET_USED "UI_PROTOCOL_PRESET_USED:PCIe"
set UI_SIMULATION_LEVEL "UI_SIMULATION_LEVEL:RTL"
set UI_TX_CLK_DIV_FACTOR "UI_TX_CLK_DIV_FACTOR:1"
set UI_USE_EMBEDDED_DLL "UI_USE_EMBEDDED_DLL:true"
set XT_ES_DEVICE "XT_ES_DEVICE:false"

 # PF_PCIE_C0 master parameter 
set PF_PCIE_C0_param "$EXPOSE_ALL_DEBUG_PORTS $UI_DLL_JITTER_TOLERANCE $UI_EXPOSE_LANE_DRI_PORTS $UI_EXPOSE_PCIE_APBLINK_PORTS $UI_GPSS1_LANE0_IS_USED $UI_GPSS1_LANE1_IS_USED $UI_GPSS1_LANE2_IS_USED $UI_GPSS1_LANE3_IS_USED $UI_IS_CONFIGURED $UI_PCIE_0_BAR_MODE $UI_PCIE_0_CDR_REF_CLK_NUMBER $UI_PCIE_0_CDR_REF_CLK_SOURCE $UI_PCIE_0_CLASS_CODE $UI_PCIE_0_CONTROLLER_ENABLED $UI_PCIE_0_DE_EMPHASIS $UI_PCIE_0_DEVICE_ID $UI_PCIE_0_EXPOSE_WAKE_SIG $UI_PCIE_0_INTERRUPTS $UI_PCIE_0_L0_ACC_LATENCY $UI_PCIE_0_L0_EXIT_LATENCY $UI_PCIE_0_L1_ACC_LATENCY $UI_PCIE_0_L1_ENABLE $UI_PCIE_0_L1_EXIT_LATENCY $UI_PCIE_0_LANE_RATE $UI_PCIE_0_MASTER_SIZE_BAR_0_TABLE $UI_PCIE_0_MASTER_SIZE_BAR_1_TABLE $UI_PCIE_0_MASTER_SIZE_BAR_2_TABLE $UI_PCIE_0_MASTER_SIZE_BAR_3_TABLE $UI_PCIE_0_MASTER_SIZE_BAR_4_TABLE $UI_PCIE_0_MASTER_SIZE_BAR_5_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_0_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_1_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_2_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_3_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_4_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_5_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_0_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_1_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_2_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_3_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_4_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_5_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_0_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_1_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_2_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_3_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_4_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_5_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_0_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_1_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_2_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_3_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_4_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_5_TABLE $UI_PCIE_0_NUM_FTS $UI_PCIE_0_NUMBER_OF_LANES $UI_PCIE_0_PHY_REF_CLK_SLOT $UI_PCIE_0_PORT_TYPE $UI_PCIE_0_REF_CLK_FREQ $UI_PCIE_0_REVISION_ID $UI_PCIE_0_SLAVE_SIZE_TABLE_0 $UI_PCIE_0_SLAVE_SIZE_TABLE_1 $UI_PCIE_0_SLAVE_SIZE_TABLE_2 $UI_PCIE_0_SLAVE_SIZE_TABLE_3 $UI_PCIE_0_SLAVE_SIZE_TABLE_4 $UI_PCIE_0_SLAVE_SIZE_TABLE_5 $UI_PCIE_0_SLAVE_SIZE_TABLE_6 $UI_PCIE_0_SLAVE_SIZE_TABLE_7 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_0 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_1 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_2 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_3 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_4 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_5 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_6 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_7 $UI_PCIE_0_SLAVE_STATE_TABLE_0 $UI_PCIE_0_SLAVE_STATE_TABLE_1 $UI_PCIE_0_SLAVE_STATE_TABLE_2 $UI_PCIE_0_SLAVE_STATE_TABLE_3 $UI_PCIE_0_SLAVE_STATE_TABLE_4 $UI_PCIE_0_SLAVE_STATE_TABLE_5 $UI_PCIE_0_SLAVE_STATE_TABLE_6 $UI_PCIE_0_SLAVE_STATE_TABLE_7 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_0 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_1 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_2 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_3 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_4 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_5 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_6 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_7 $UI_PCIE_0_SUB_SYSTEM_ID $UI_PCIE_0_SUB_VENDOR_ID $UI_PCIE_0_TRANSMIT_SWING $UI_PCIE_0_VENDOR_ID $UI_PCIE_1_BAR_MODE $UI_PCIE_1_CDR_REF_CLK_NUMBER $UI_PCIE_1_CDR_REF_CLK_SOURCE $UI_PCIE_1_CLASS_CODE $UI_PCIE_1_CONTROLLER_ENABLED $UI_PCIE_1_DE_EMPHASIS $UI_PCIE_1_DEVICE_ID $UI_PCIE_1_EXPOSE_WAKE_SIG $UI_PCIE_1_INTERRUPTS $UI_PCIE_1_L0_ACC_LATENCY $UI_PCIE_1_L0_EXIT_LATENCY $UI_PCIE_1_L1_ACC_LATENCY $UI_PCIE_1_L1_ENABLE $UI_PCIE_1_L1_EXIT_LATENCY $UI_PCIE_1_LANE_RATE $UI_PCIE_1_MASTER_SIZE_BAR_0_TABLE $UI_PCIE_1_MASTER_SIZE_BAR_1_TABLE $UI_PCIE_1_MASTER_SIZE_BAR_2_TABLE $UI_PCIE_1_MASTER_SIZE_BAR_3_TABLE $UI_PCIE_1_MASTER_SIZE_BAR_4_TABLE $UI_PCIE_1_MASTER_SIZE_BAR_5_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_0_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_1_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_2_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_3_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_4_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_5_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_0_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_1_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_2_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_3_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_4_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_5_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_0_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_1_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_2_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_3_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_4_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_5_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_0_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_1_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_2_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_3_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_4_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_5_TABLE $UI_PCIE_1_NUM_FTS $UI_PCIE_1_NUMBER_OF_LANES $UI_PCIE_1_PHY_REF_CLK_SLOT $UI_PCIE_1_PORT_TYPE $UI_PCIE_1_REF_CLK_FREQ $UI_PCIE_1_REVISION_ID $UI_PCIE_1_SLAVE_SIZE_TABLE_0 $UI_PCIE_1_SLAVE_SIZE_TABLE_1 $UI_PCIE_1_SLAVE_SIZE_TABLE_2 $UI_PCIE_1_SLAVE_SIZE_TABLE_3 $UI_PCIE_1_SLAVE_SIZE_TABLE_4 $UI_PCIE_1_SLAVE_SIZE_TABLE_5 $UI_PCIE_1_SLAVE_SIZE_TABLE_6 $UI_PCIE_1_SLAVE_SIZE_TABLE_7 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_0 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_1 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_2 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_3 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_4 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_5 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_6 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_7 $UI_PCIE_1_SLAVE_STATE_TABLE_0 $UI_PCIE_1_SLAVE_STATE_TABLE_1 $UI_PCIE_1_SLAVE_STATE_TABLE_2 $UI_PCIE_1_SLAVE_STATE_TABLE_3 $UI_PCIE_1_SLAVE_STATE_TABLE_4 $UI_PCIE_1_SLAVE_STATE_TABLE_5 $UI_PCIE_1_SLAVE_STATE_TABLE_6 $UI_PCIE_1_SLAVE_STATE_TABLE_7 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_0 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_1 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_2 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_3 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_4 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_5 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_6 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_7 $UI_PCIE_1_SUB_SYSTEM_ID $UI_PCIE_1_SUB_VENDOR_ID $UI_PCIE_1_TRANSMIT_SWING $UI_PCIE_1_VENDOR_ID $UI_PCIESS_LANE0_IS_USED $UI_PCIESS_LANE1_IS_USED $UI_PCIESS_LANE2_IS_USED $UI_PCIESS_LANE3_IS_USED $UI_PROTOCOL_PRESET_USED $UI_SIMULATION_LEVEL $UI_TX_CLK_DIV_FACTOR $UI_USE_EMBEDDED_DLL $XT_ES_DEVICE "

 # PF_TX_PLL_C0 core configurator parameters 
set CORE "CORE:PF_TX_PLL"
set INIT "INIT:0x0"
set TxPLL_AUX_LOW_SEL "TxPLL_AUX_LOW_SEL:true"
set TxPLL_AUX_OUT "TxPLL_AUX_OUT:125"
set TxPLL_BANDWIDTH "TxPLL_BANDWIDTH:Low"
set TxPLL_CLK_125_EN "TxPLL_CLK_125_EN:true"
set TxPLL_DYNAMIC_RECONFIG_INTERFACE_EN "TxPLL_DYNAMIC_RECONFIG_INTERFACE_EN:false"
set TxPLL_EXT_WAVE_SEL "TxPLL_EXT_WAVE_SEL:0"
set TxPLL_FAB_LOCK_EN "TxPLL_FAB_LOCK_EN:false"
set TxPLL_FAB_REF "TxPLL_FAB_REF:200"
set TxPLL_INTEGER_MODE "TxPLL_INTEGER_MODE:false"
set TxPLL_JITTER_MODE_AT_POWERUP "TxPLL_JITTER_MODE_AT_POWERUP:true"
set TxPLL_JITTER_MODE_REFCLK_FREQ "TxPLL_JITTER_MODE_REFCLK_FREQ:125"
set TxPLL_JITTER_MODE_REFCLK_SEL "TxPLL_JITTER_MODE_REFCLK_SEL:DEDICATED"
set TxPLL_JITTER_MODE_SEL "TxPLL_JITTER_MODE_SEL:10G SyncE 32Bit"
set TxPLL_MODE "TxPLL_MODE:NORMAL"
set TxPLL_OUT "TxPLL_OUT:2500.000"
set TxPLL_REF "TxPLL_REF:100"
set TxPLL_RN_FILTER "TxPLL_RN_FILTER:false"
set TxPLL_SOURCE "TxPLL_SOURCE:DEDICATED"
set TxPLL_SSM_DEPTH "TxPLL_SSM_DEPTH:0"
set TxPLL_SSM_DIVVAL "TxPLL_SSM_DIVVAL:1"
set TxPLL_SSM_DOWN_SPREAD "TxPLL_SSM_DOWN_SPREAD:false"
set TxPLL_SSM_FREQ "TxPLL_SSM_FREQ:64"
set TxPLL_SSM_RAND_PATTERN "TxPLL_SSM_RAND_PATTERN:0"
set VCOFREQUENCY "VCOFREQUENCY:1600"

 # PF_TX_PLL_C0 master parameter 
set PF_TX_PLL_C0_param "$CORE $INIT $TxPLL_AUX_LOW_SEL $TxPLL_AUX_OUT $TxPLL_BANDWIDTH $TxPLL_CLK_125_EN $TxPLL_DYNAMIC_RECONFIG_INTERFACE_EN $TxPLL_EXT_WAVE_SEL $TxPLL_FAB_LOCK_EN $TxPLL_FAB_REF $TxPLL_INTEGER_MODE $TxPLL_JITTER_MODE_AT_POWERUP $TxPLL_JITTER_MODE_REFCLK_FREQ $TxPLL_JITTER_MODE_REFCLK_SEL $TxPLL_JITTER_MODE_SEL $TxPLL_MODE $TxPLL_OUT $TxPLL_REF $TxPLL_RN_FILTER $TxPLL_SOURCE $TxPLL_SSM_DEPTH $TxPLL_SSM_DIVVAL $TxPLL_SSM_DOWN_SPREAD $TxPLL_SSM_FREQ $TxPLL_SSM_RAND_PATTERN $VCOFREQUENCY "

 # PF_XCVR_REF_CLK_C0 core configurator parameters 
set ENABLE_FAB_CLK_0 "ENABLE_FAB_CLK_0:false"
set ENABLE_FAB_CLK_1 "ENABLE_FAB_CLK_1:false"
set ENABLE_REF_CLK_0 "ENABLE_REF_CLK_0:true"
set ENABLE_REF_CLK_1 "ENABLE_REF_CLK_1:false"
set REF_CLK_MODE_0 "REF_CLK_MODE_0:DIFFERENTIAL"
set REF_CLK_MODE_1 "REF_CLK_MODE_1:LVCMOS"

 # PF_XCVR_REF_CLK_C0 master parameter 
set PF_XCVR_REF_CLK_C0_param "$ENABLE_FAB_CLK_0 $ENABLE_FAB_CLK_1 $ENABLE_REF_CLK_0 $ENABLE_REF_CLK_1 $REF_CLK_MODE_0 $REF_CLK_MODE_1 "

 #  core configurator parameters 

 #  master parameter 
set _param ""

 #  core configurator parameters 

 #  master parameter 
set _param ""
