// Seed: 3596906222
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    input id_4,
    output id_5
);
  assign id_5 = 1;
  logic id_6;
  assign id_6 = id_4;
endmodule
