<stg><name>load_buffer_tile_c2</name>


<trans_list>

<trans id="53" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %call_ln0 = call void @load_buffer_tile_c2_Pipeline_1, i32 %input_fm_buffer_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %call_ln0 = call void @load_buffer_tile_c2_Pipeline_2, i32 %weights_buffer_0_0_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %call_ln0 = call void @load_buffer_tile_c2_Pipeline_1, i32 %input_fm_buffer_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %call_ln0 = call void @load_buffer_tile_c2_Pipeline_2, i32 %weights_buffer_0_0_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="9" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:0 %tn0_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %tn0

]]></Node>
<StgValue><ssdm name="tn0_read"/></StgValue>
</operation>

<operation id="10" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %ty0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ty0

]]></Node>
<StgValue><ssdm name="ty0_read"/></StgValue>
</operation>

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %tx0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tx0

]]></Node>
<StgValue><ssdm name="tx0_read"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights

]]></Node>
<StgValue><ssdm name="conv2_weights_read"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %input_fm_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_fm

]]></Node>
<StgValue><ssdm name="input_fm_read"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %xClamped = add i8 %tx0_read, i8 1

]]></Node>
<StgValue><ssdm name="xClamped"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:10 %xClamped_1 = add i8 %tx0_read, i8 2

]]></Node>
<StgValue><ssdm name="xClamped_1"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:11 %xClamped_2 = add i8 %tx0_read, i8 3

]]></Node>
<StgValue><ssdm name="xClamped_2"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:12 %xClamped_3 = add i8 %tx0_read, i8 4

]]></Node>
<StgValue><ssdm name="xClamped_3"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:13 %xClamped_4 = add i8 %tx0_read, i8 5

]]></Node>
<StgValue><ssdm name="xClamped_4"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:14 %xClamped_5 = add i8 %tx0_read, i8 6

]]></Node>
<StgValue><ssdm name="xClamped_5"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15 %xClamped_6 = add i8 %tx0_read, i8 7

]]></Node>
<StgValue><ssdm name="xClamped_6"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:16 %xClamped_7 = add i8 %tx0_read, i8 8

]]></Node>
<StgValue><ssdm name="xClamped_7"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:17 %xClamped_8 = add i8 %tx0_read, i8 9

]]></Node>
<StgValue><ssdm name="xClamped_8"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:18 %xClamped_9 = add i8 %tx0_read, i8 10

]]></Node>
<StgValue><ssdm name="xClamped_9"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:19 %xClamped_10 = add i8 %tx0_read, i8 11

]]></Node>
<StgValue><ssdm name="xClamped_10"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:20 %xClamped_11 = add i8 %tx0_read, i8 12

]]></Node>
<StgValue><ssdm name="xClamped_11"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:21 %xClamped_12 = add i8 %tx0_read, i8 13

]]></Node>
<StgValue><ssdm name="xClamped_12"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:22 %xClamped_13 = add i8 %tx0_read, i8 14

]]></Node>
<StgValue><ssdm name="xClamped_13"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:23 %xClamped_14 = add i8 %tx0_read, i8 15

]]></Node>
<StgValue><ssdm name="xClamped_14"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:24 %xClamped_15 = add i8 %tx0_read, i8 16

]]></Node>
<StgValue><ssdm name="xClamped_15"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:25 %yClamped = add i8 %ty0_read, i8 1

]]></Node>
<StgValue><ssdm name="yClamped"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:26 %yClamped_1 = add i8 %ty0_read, i8 2

]]></Node>
<StgValue><ssdm name="yClamped_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:27 %yClamped_2 = add i8 %ty0_read, i8 3

]]></Node>
<StgValue><ssdm name="yClamped_2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:28 %yClamped_3 = add i8 %ty0_read, i8 4

]]></Node>
<StgValue><ssdm name="yClamped_3"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:29 %yClamped_4 = add i8 %ty0_read, i8 5

]]></Node>
<StgValue><ssdm name="yClamped_4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:30 %yClamped_5 = add i8 %ty0_read, i8 6

]]></Node>
<StgValue><ssdm name="yClamped_5"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:31 %yClamped_6 = add i8 %ty0_read, i8 7

]]></Node>
<StgValue><ssdm name="yClamped_6"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:32 %yClamped_7 = add i8 %ty0_read, i8 8

]]></Node>
<StgValue><ssdm name="yClamped_7"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:33 %yClamped_8 = add i8 %ty0_read, i8 9

]]></Node>
<StgValue><ssdm name="yClamped_8"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:34 %yClamped_9 = add i8 %ty0_read, i8 10

]]></Node>
<StgValue><ssdm name="yClamped_9"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:35 %yClamped_10 = add i8 %ty0_read, i8 11

]]></Node>
<StgValue><ssdm name="yClamped_10"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:36 %yClamped_11 = add i8 %ty0_read, i8 12

]]></Node>
<StgValue><ssdm name="yClamped_11"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:37 %yClamped_12 = add i8 %ty0_read, i8 13

]]></Node>
<StgValue><ssdm name="yClamped_12"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:38 %yClamped_13 = add i8 %ty0_read, i8 14

]]></Node>
<StgValue><ssdm name="yClamped_13"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:39 %yClamped_14 = add i8 %ty0_read, i8 15

]]></Node>
<StgValue><ssdm name="yClamped_14"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:40 %yClamped_15 = add i8 %ty0_read, i8 16

]]></Node>
<StgValue><ssdm name="yClamped_15"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="32" op_39_bw="0" op_40_bw="0">
<![CDATA[
entry:41 %call_ln0 = call void @load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1, i6 %tn0_read, i64 %input_fm_read, i8 %ty0_read, i8 %tx0_read, i32 %output_r, i8 %xClamped, i8 %xClamped_1, i8 %xClamped_2, i8 %xClamped_3, i8 %xClamped_4, i8 %xClamped_5, i8 %xClamped_6, i8 %xClamped_7, i8 %xClamped_8, i8 %xClamped_9, i8 %xClamped_10, i8 %xClamped_11, i8 %xClamped_12, i8 %xClamped_13, i8 %xClamped_14, i8 %xClamped_15, i8 %yClamped, i8 %yClamped_1, i8 %yClamped_2, i8 %yClamped_3, i8 %yClamped_4, i8 %yClamped_5, i8 %yClamped_6, i8 %yClamped_7, i8 %yClamped_8, i8 %yClamped_9, i8 %yClamped_10, i8 %yClamped_11, i8 %yClamped_12, i8 %yClamped_13, i8 %yClamped_14, i8 %yClamped_15, i32 %input_fm_buffer_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0">
<![CDATA[
entry:42 %call_ln0 = call void @load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4, i6 %tn0_read, i64 %conv2_weights_read, i32 %params, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %params, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_25, void @empty_6, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_26, void @empty_6, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="32" op_39_bw="0" op_40_bw="0">
<![CDATA[
entry:41 %call_ln0 = call void @load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1, i6 %tn0_read, i64 %input_fm_read, i8 %ty0_read, i8 %tx0_read, i32 %output_r, i8 %xClamped, i8 %xClamped_1, i8 %xClamped_2, i8 %xClamped_3, i8 %xClamped_4, i8 %xClamped_5, i8 %xClamped_6, i8 %xClamped_7, i8 %xClamped_8, i8 %xClamped_9, i8 %xClamped_10, i8 %xClamped_11, i8 %xClamped_12, i8 %xClamped_13, i8 %xClamped_14, i8 %xClamped_15, i8 %yClamped, i8 %yClamped_1, i8 %yClamped_2, i8 %yClamped_3, i8 %yClamped_4, i8 %yClamped_5, i8 %yClamped_6, i8 %yClamped_7, i8 %yClamped_8, i8 %yClamped_9, i8 %yClamped_10, i8 %yClamped_11, i8 %yClamped_12, i8 %yClamped_13, i8 %yClamped_14, i8 %yClamped_15, i32 %input_fm_buffer_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0">
<![CDATA[
entry:42 %call_ln0 = call void @load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4, i6 %tn0_read, i64 %conv2_weights_read, i32 %params, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
entry:43 %ret_ln132 = ret

]]></Node>
<StgValue><ssdm name="ret_ln132"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
