

================================================================
== Vivado HLS Report for 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_s'
================================================================
* Date:           Mon Aug 12 13:44:21 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.431 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      927|      927| 2.575 us | 2.575 us |  927|  927|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTopWidth     |       66|       66|         1|          -|          -|    66|    no    |
        |- PadMain         |      792|      792|        66|          -|          -|    12|    no    |
        | + CopyMain       |       64|       64|         1|          -|          -|    64|    no    |
        |- PadBottomWidth  |       66|       66|         1|          -|          -|    66|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 5 
4 --> 4 3 
5 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1557, i32 0, i32 0, [1 x i8]* @p_str1558, [1 x i8]* @p_str1559, [1 x i8]* @p_str1560, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1561, [1 x i8]* @p_str1562)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1550, i32 0, i32 0, [1 x i8]* @p_str1551, [1 x i8]* @p_str1552, [1 x i8]* @p_str1553, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1554, [1 x i8]* @p_str1555)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1543, i32 0, i32 0, [1 x i8]* @p_str1544, [1 x i8]* @p_str1545, [1 x i8]* @p_str1546, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1547, [1 x i8]* @p_str1548)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1536, i32 0, i32 0, [1 x i8]* @p_str1537, [1 x i8]* @p_str1538, [1 x i8]* @p_str1539, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1540, [1 x i8]* @p_str1541)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1529, i32 0, i32 0, [1 x i8]* @p_str1530, [1 x i8]* @p_str1531, [1 x i8]* @p_str1532, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1533, [1 x i8]* @p_str1534)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1522, i32 0, i32 0, [1 x i8]* @p_str1523, [1 x i8]* @p_str1524, [1 x i8]* @p_str1525, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1526, [1 x i8]* @p_str1527)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1515, i32 0, i32 0, [1 x i8]* @p_str1516, [1 x i8]* @p_str1517, [1 x i8]* @p_str1518, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1519, [1 x i8]* @p_str1520)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1508, i32 0, i32 0, [1 x i8]* @p_str1509, [1 x i8]* @p_str1510, [1 x i8]* @p_str1511, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1512, [1 x i8]* @p_str1513)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1501, i32 0, i32 0, [1 x i8]* @p_str1502, [1 x i8]* @p_str1503, [1 x i8]* @p_str1504, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1505, [1 x i8]* @p_str1506)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1494, i32 0, i32 0, [1 x i8]* @p_str1495, [1 x i8]* @p_str1496, [1 x i8]* @p_str1497, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1498, [1 x i8]* @p_str1499)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1487, i32 0, i32 0, [1 x i8]* @p_str1488, [1 x i8]* @p_str1489, [1 x i8]* @p_str1490, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1491, [1 x i8]* @p_str1492)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1480, i32 0, i32 0, [1 x i8]* @p_str1481, [1 x i8]* @p_str1482, [1 x i8]* @p_str1483, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1484, [1 x i8]* @p_str1485)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1473, i32 0, i32 0, [1 x i8]* @p_str1474, [1 x i8]* @p_str1475, [1 x i8]* @p_str1476, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1477, [1 x i8]* @p_str1478)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1466, i32 0, i32 0, [1 x i8]* @p_str1467, [1 x i8]* @p_str1468, [1 x i8]* @p_str1469, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1470, [1 x i8]* @p_str1471)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1459, i32 0, i32 0, [1 x i8]* @p_str1460, [1 x i8]* @p_str1461, [1 x i8]* @p_str1462, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1463, [1 x i8]* @p_str1464)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1452, i32 0, i32 0, [1 x i8]* @p_str1453, [1 x i8]* @p_str1454, [1 x i8]* @p_str1455, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1456, [1 x i8]* @p_str1457)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str97) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:51]   --->   Operation 22 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str97)" [firmware/nnet_utils/nnet_padding_stream.h:51]   --->   Operation 23 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.60ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %PadTop_begin ], [ %j, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i49.0 ]"   --->   Operation 25 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.59ns)   --->   "%icmp_ln53 = icmp eq i7 %j_0, -62" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 26 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.40ns)   --->   "%j = add i7 %j_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 28 'add' 'j' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %PadTop_end, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i49.0" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str98) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:54]   --->   Operation 31 'write' <Predicate = (!icmp_ln53)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 32 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str97, i32 %tmp)" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 33 'specregionend' 'empty_24' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.60ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 34 'br' <Predicate = (icmp_ln53)> <Delay = 0.60>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i, %PadMain_end ], [ 0, %PadTop_end ]"   --->   Operation 35 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.65ns)   --->   "%icmp_ln59 = icmp eq i4 %i1_0, -4" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 36 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 37 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.33ns)   --->   "%i = add i4 %i1_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 38 'add' 'i' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %PadBottom_begin, label %PadMain_begin" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str99) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str99)" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 41 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str100) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 42 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62]   --->   Operation 43 'write' <Predicate = (!icmp_ln59)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 44 [1/1] (0.60ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 44 'br' <Predicate = (!icmp_ln59)> <Delay = 0.60>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str103) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:75]   --->   Operation 45 'specloopname' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str103)" [firmware/nnet_utils/nnet_padding_stream.h:75]   --->   Operation 46 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.60ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 47 'br' <Predicate = (icmp_ln59)> <Delay = 0.60>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%j3_0 = phi i7 [ %j_2, %"fill_data<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config58>.exit" ], [ 0, %PadMain_begin ]"   --->   Operation 48 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.59ns)   --->   "%icmp_ln65 = icmp eq i7 %j3_0, -64" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 49 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 50 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.40ns)   --->   "%j_2 = add i7 %j3_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 51 'add' 'j_2' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %PadMain_end, label %"fill_data<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config58>.exit"" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str101) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.21ns)   --->   "%empty_27 = call { i8, i8, i8, i8, i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %data_V_data_0_V, i8* %data_V_data_1_V, i8* %data_V_data_2_V, i8* %data_V_data_3_V, i8* %data_V_data_4_V, i8* %data_V_data_5_V, i8* %data_V_data_6_V, i8* %data_V_data_7_V)" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 54 'read' 'empty_27' <Predicate = (!icmp_ln65)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_27, 0" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 55 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_27, 1" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 56 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_27, 2" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 57 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_27, 3" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 58 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_27, 4" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 59 'extractvalue' 'tmp_data_4_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_27, 5" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 60 'extractvalue' 'tmp_data_5_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_27, 6" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 61 'extractvalue' 'tmp_data_6_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_27, 7" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 62 'extractvalue' 'tmp_data_7_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 63 'write' <Predicate = (!icmp_ln65)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 64 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str102) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:69]   --->   Operation 65 'specloopname' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70]   --->   Operation 66 'write' <Predicate = (icmp_ln65)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str99, i32 %tmp_2)" [firmware/nnet_utils/nnet_padding_stream.h:72]   --->   Operation 67 'specregionend' 'empty_28' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 68 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.21>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%j6_0 = phi i7 [ 0, %PadBottom_begin ], [ %j_1, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.0 ]"   --->   Operation 69 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.59ns)   --->   "%icmp_ln77 = icmp eq i7 %j6_0, -62" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 70 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 71 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.40ns)   --->   "%j_1 = add i7 %j6_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 72 'add' 'j_1' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %PadBottom_end, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.0" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str104) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 74 'specloopname' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:78]   --->   Operation 75 'write' <Predicate = (!icmp_ln77)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 76 'br' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str103, i32 %tmp_1)" [firmware/nnet_utils/nnet_padding_stream.h:80]   --->   Operation 77 'specregionend' 'empty_30' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_padding_stream.h:81]   --->   Operation 78 'ret' <Predicate = (icmp_ln77)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specloopname_ln51 (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 001000]
br_ln53           (br               ) [ 011000]
j_0               (phi              ) [ 001000]
icmp_ln53         (icmp             ) [ 001000]
empty             (speclooptripcount) [ 000000]
j                 (add              ) [ 011000]
br_ln53           (br               ) [ 000000]
specloopname_ln53 (specloopname     ) [ 000000]
write_ln15        (write            ) [ 000000]
br_ln53           (br               ) [ 011000]
empty_24          (specregionend    ) [ 000000]
br_ln59           (br               ) [ 001110]
i1_0              (phi              ) [ 000100]
icmp_ln59         (icmp             ) [ 000110]
empty_25          (speclooptripcount) [ 000000]
i                 (add              ) [ 001110]
br_ln59           (br               ) [ 000000]
specloopname_ln59 (specloopname     ) [ 000000]
tmp_2             (specregionbegin  ) [ 000010]
specloopname_ln61 (specloopname     ) [ 000000]
write_ln15        (write            ) [ 000000]
br_ln65           (br               ) [ 000110]
specloopname_ln75 (specloopname     ) [ 000000]
tmp_1             (specregionbegin  ) [ 000001]
br_ln77           (br               ) [ 000111]
j3_0              (phi              ) [ 000010]
icmp_ln65         (icmp             ) [ 000110]
empty_26          (speclooptripcount) [ 000000]
j_2               (add              ) [ 000110]
br_ln65           (br               ) [ 000000]
specloopname_ln65 (specloopname     ) [ 000000]
empty_27          (read             ) [ 000000]
tmp_data_0_V      (extractvalue     ) [ 000000]
tmp_data_1_V      (extractvalue     ) [ 000000]
tmp_data_2_V      (extractvalue     ) [ 000000]
tmp_data_3_V      (extractvalue     ) [ 000000]
tmp_data_4_V      (extractvalue     ) [ 000000]
tmp_data_5_V      (extractvalue     ) [ 000000]
tmp_data_6_V      (extractvalue     ) [ 000000]
tmp_data_7_V      (extractvalue     ) [ 000000]
write_ln26        (write            ) [ 000000]
br_ln65           (br               ) [ 000110]
specloopname_ln69 (specloopname     ) [ 000000]
write_ln15        (write            ) [ 000000]
empty_28          (specregionend    ) [ 000000]
br_ln59           (br               ) [ 001110]
j6_0              (phi              ) [ 000001]
icmp_ln77         (icmp             ) [ 000001]
empty_29          (speclooptripcount) [ 000000]
j_1               (add              ) [ 000101]
br_ln77           (br               ) [ 000000]
specloopname_ln77 (specloopname     ) [ 000000]
write_ln15        (write            ) [ 000000]
br_ln77           (br               ) [ 000101]
empty_30          (specregionend    ) [ 000000]
ret_ln81          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1557"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1558"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1559"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1560"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1561"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1562"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1550"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1551"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1552"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1553"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1554"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1555"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1543"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1544"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1545"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1546"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1547"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1548"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1536"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1537"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1538"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1539"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1540"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1541"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1529"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1530"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1531"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1532"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1533"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1534"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1522"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1523"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1524"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1525"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1526"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1527"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1515"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1516"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1517"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1518"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1519"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1520"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1508"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1509"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1510"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1511"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1512"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1513"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1501"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1502"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1503"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1504"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1505"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1506"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1494"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1495"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1496"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1497"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1498"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1499"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1487"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1488"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1489"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1490"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1491"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1492"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1480"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1481"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1482"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1483"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1484"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1485"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1473"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1474"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1475"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1476"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1477"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1478"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1466"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1467"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1468"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1469"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1470"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1471"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1459"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1460"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1461"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1462"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1463"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1464"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1452"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1453"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1454"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1455"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1456"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1457"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str103"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str102"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str104"/></StgValue>
</bind>
</comp>

<comp id="284" class="1004" name="grp_write_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="0" index="3" bw="8" slack="0"/>
<pin id="289" dir="0" index="4" bw="8" slack="0"/>
<pin id="290" dir="0" index="5" bw="8" slack="0"/>
<pin id="291" dir="0" index="6" bw="8" slack="0"/>
<pin id="292" dir="0" index="7" bw="8" slack="0"/>
<pin id="293" dir="0" index="8" bw="8" slack="0"/>
<pin id="294" dir="0" index="9" bw="8" slack="0"/>
<pin id="295" dir="0" index="10" bw="8" slack="0"/>
<pin id="296" dir="0" index="11" bw="8" slack="0"/>
<pin id="297" dir="0" index="12" bw="8" slack="0"/>
<pin id="298" dir="0" index="13" bw="8" slack="0"/>
<pin id="299" dir="0" index="14" bw="8" slack="0"/>
<pin id="300" dir="0" index="15" bw="8" slack="0"/>
<pin id="301" dir="0" index="16" bw="8" slack="0"/>
<pin id="302" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/2 write_ln15/3 write_ln26/4 write_ln15/4 write_ln15/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="empty_27_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="0" index="2" bw="8" slack="0"/>
<pin id="324" dir="0" index="3" bw="8" slack="0"/>
<pin id="325" dir="0" index="4" bw="8" slack="0"/>
<pin id="326" dir="0" index="5" bw="8" slack="0"/>
<pin id="327" dir="0" index="6" bw="8" slack="0"/>
<pin id="328" dir="0" index="7" bw="8" slack="0"/>
<pin id="329" dir="0" index="8" bw="8" slack="0"/>
<pin id="330" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_27/4 "/>
</bind>
</comp>

<comp id="340" class="1005" name="j_0_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="1"/>
<pin id="342" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="j_0_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="7" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="i1_0_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="1"/>
<pin id="353" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="i1_0_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="1" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/3 "/>
</bind>
</comp>

<comp id="362" class="1005" name="j3_0_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="1"/>
<pin id="364" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="j3_0_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="1" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/4 "/>
</bind>
</comp>

<comp id="373" class="1005" name="j6_0_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="1"/>
<pin id="375" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j6_0 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="j6_0_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="7" slack="0"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6_0/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln53_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="0"/>
<pin id="386" dir="0" index="1" bw="7" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="j_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln59_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="3" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="i_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln65_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="0" index="1" bw="7" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="j_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_data_0_V_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="0"/>
<pin id="422" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_data_1_V_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="0"/>
<pin id="427" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_data_2_V_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="0"/>
<pin id="432" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_data_3_V_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_data_4_V_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_data_5_V_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="0"/>
<pin id="447" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_data_6_V_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="0"/>
<pin id="452" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_data_7_V_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="0"/>
<pin id="457" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln77_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="0" index="1" bw="7" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="j_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="475" class="1005" name="j_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="0"/>
<pin id="477" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="483" class="1005" name="i_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="491" class="1005" name="j_2_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="499" class="1005" name="j_1_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="0"/>
<pin id="501" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="303"><net_src comp="252" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="306"><net_src comp="20" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="284" pin=4"/></net>

<net id="308"><net_src comp="24" pin="0"/><net_sink comp="284" pin=5"/></net>

<net id="309"><net_src comp="26" pin="0"/><net_sink comp="284" pin=6"/></net>

<net id="310"><net_src comp="28" pin="0"/><net_sink comp="284" pin=7"/></net>

<net id="311"><net_src comp="30" pin="0"/><net_sink comp="284" pin=8"/></net>

<net id="312"><net_src comp="254" pin="0"/><net_sink comp="284" pin=9"/></net>

<net id="313"><net_src comp="254" pin="0"/><net_sink comp="284" pin=10"/></net>

<net id="314"><net_src comp="254" pin="0"/><net_sink comp="284" pin=11"/></net>

<net id="315"><net_src comp="254" pin="0"/><net_sink comp="284" pin=12"/></net>

<net id="316"><net_src comp="254" pin="0"/><net_sink comp="284" pin=13"/></net>

<net id="317"><net_src comp="254" pin="0"/><net_sink comp="284" pin=14"/></net>

<net id="318"><net_src comp="254" pin="0"/><net_sink comp="284" pin=15"/></net>

<net id="319"><net_src comp="254" pin="0"/><net_sink comp="284" pin=16"/></net>

<net id="331"><net_src comp="278" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="332"><net_src comp="0" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="333"><net_src comp="2" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="334"><net_src comp="4" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="335"><net_src comp="6" pin="0"/><net_sink comp="320" pin=4"/></net>

<net id="336"><net_src comp="8" pin="0"/><net_sink comp="320" pin=5"/></net>

<net id="337"><net_src comp="10" pin="0"/><net_sink comp="320" pin=6"/></net>

<net id="338"><net_src comp="12" pin="0"/><net_sink comp="320" pin=7"/></net>

<net id="339"><net_src comp="14" pin="0"/><net_sink comp="320" pin=8"/></net>

<net id="343"><net_src comp="240" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="258" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="240" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="376"><net_src comp="240" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="344" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="242" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="344" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="248" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="355" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="260" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="355" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="264" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="366" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="272" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="366" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="248" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="320" pin="9"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="284" pin=9"/></net>

<net id="428"><net_src comp="320" pin="9"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="284" pin=10"/></net>

<net id="433"><net_src comp="320" pin="9"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="284" pin=11"/></net>

<net id="438"><net_src comp="320" pin="9"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="284" pin=12"/></net>

<net id="443"><net_src comp="320" pin="9"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="284" pin=13"/></net>

<net id="448"><net_src comp="320" pin="9"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="284" pin=14"/></net>

<net id="453"><net_src comp="320" pin="9"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="284" pin=15"/></net>

<net id="458"><net_src comp="320" pin="9"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="284" pin=16"/></net>

<net id="464"><net_src comp="377" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="242" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="377" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="248" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="390" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="486"><net_src comp="402" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="494"><net_src comp="414" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="502"><net_src comp="466" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="377" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {2 3 4 5 }
	Port: res_V_data_1_V | {2 3 4 5 }
	Port: res_V_data_2_V | {2 3 4 5 }
	Port: res_V_data_3_V | {2 3 4 5 }
	Port: res_V_data_4_V | {2 3 4 5 }
	Port: res_V_data_5_V | {2 3 4 5 }
	Port: res_V_data_6_V | {2 3 4 5 }
	Port: res_V_data_7_V | {2 3 4 5 }
 - Input state : 
	Port: zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config58> : data_V_data_0_V | {4 }
	Port: zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config58> : data_V_data_1_V | {4 }
	Port: zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config58> : data_V_data_2_V | {4 }
	Port: zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config58> : data_V_data_3_V | {4 }
	Port: zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config58> : data_V_data_4_V | {4 }
	Port: zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config58> : data_V_data_5_V | {4 }
	Port: zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config58> : data_V_data_6_V | {4 }
	Port: zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config58> : data_V_data_7_V | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln53 : 1
		j : 1
		br_ln53 : 2
	State 3
		icmp_ln59 : 1
		i : 1
		br_ln59 : 2
	State 4
		icmp_ln65 : 1
		j_2 : 1
		br_ln65 : 2
		write_ln26 : 1
	State 5
		icmp_ln77 : 1
		j_1 : 1
		br_ln77 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   icmp_ln53_fu_384   |    0    |    11   |
|   icmp   |   icmp_ln59_fu_396   |    0    |    9    |
|          |   icmp_ln65_fu_408   |    0    |    11   |
|          |   icmp_ln77_fu_460   |    0    |    11   |
|----------|----------------------|---------|---------|
|          |       j_fu_390       |    0    |    7    |
|    add   |       i_fu_402       |    0    |    6    |
|          |      j_2_fu_414      |    0    |    7    |
|          |      j_1_fu_466      |    0    |    7    |
|----------|----------------------|---------|---------|
|   write  |   grp_write_fu_284   |    0    |    0    |
|----------|----------------------|---------|---------|
|   read   | empty_27_read_fu_320 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  tmp_data_0_V_fu_420 |    0    |    0    |
|          |  tmp_data_1_V_fu_425 |    0    |    0    |
|          |  tmp_data_2_V_fu_430 |    0    |    0    |
|extractvalue|  tmp_data_3_V_fu_435 |    0    |    0    |
|          |  tmp_data_4_V_fu_440 |    0    |    0    |
|          |  tmp_data_5_V_fu_445 |    0    |    0    |
|          |  tmp_data_6_V_fu_450 |    0    |    0    |
|          |  tmp_data_7_V_fu_455 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    69   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|i1_0_reg_351|    4   |
|  i_reg_483 |    4   |
|j3_0_reg_362|    7   |
|j6_0_reg_373|    7   |
| j_0_reg_340|    7   |
| j_1_reg_499|    7   |
| j_2_reg_491|    7   |
|  j_reg_475 |    7   |
+------------+--------+
|    Total   |   50   |
+------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_284 |  p9  |   2  |   8  |   16   ||    9    |
| grp_write_fu_284 |  p10 |   2  |   8  |   16   ||    9    |
| grp_write_fu_284 |  p11 |   2  |   8  |   16   ||    9    |
| grp_write_fu_284 |  p12 |   2  |   8  |   16   ||    9    |
| grp_write_fu_284 |  p13 |   2  |   8  |   16   ||    9    |
| grp_write_fu_284 |  p14 |   2  |   8  |   16   ||    9    |
| grp_write_fu_284 |  p15 |   2  |   8  |   16   ||    9    |
| grp_write_fu_284 |  p16 |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  4.824  ||    72   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   69   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   72   |
|  Register |    -   |   50   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   50   |   141  |
+-----------+--------+--------+--------+
