

#if !defined (_bridget_SHIFT_HEADER)
#define _bridget_SHIFT_HEADER
/*
*	bridget_shift.h
*
*	Register Spec Release:  Chip Spec 1.15
*
*
*	 (c) 2000 ATI Technologies Inc.  (unpublished)
*
*	 All rights reserved.
*	 The year included in the foregoing notice is the year of creation of the work.
*
*/

// VENDOR_ID
#define	VENDOR_ID__VENDOR_ID__SHIFT                        0x00000000

// DEVICE_ID
#define	DEVICE_ID__DEVICE_ID__SHIFT                        0x00000000

// DEVICE_ID_Y
#define	DEVICE_ID_Y__DEVICE_ID__SHIFT                      0x00000000

// COMMAND
#define	COMMAND__IO_ACCESS_EN__SHIFT                       0x00000000
#define	COMMAND__MEM_ACCESS_EN__SHIFT                      0x00000001
#define	COMMAND__BUS_MASTER_EN__SHIFT                      0x00000002
#define	COMMAND__SPECIAL_CYCLE_EN__SHIFT                   0x00000003
#define	COMMAND__MEM_WRITE_INVALIDATE_EN__SHIFT            0x00000004
#define	COMMAND__PAL_SNOOP_EN__SHIFT                       0x00000005
#define	COMMAND__PARITY_ERROR_EN__SHIFT                    0x00000006
#define	COMMAND__AD_STEPPING__SHIFT                        0x00000007
#define	COMMAND__SERR_EN__SHIFT                            0x00000008
#define	COMMAND__FAST_B2B_EN__SHIFT                        0x00000009

// P2PB_COMMAND_Y
#define	P2PB_COMMAND_Y__IO_ACCESS_EN__SHIFT                0x00000000
#define	P2PB_COMMAND_Y__MEM_ACCESS_EN__SHIFT               0x00000001
#define	P2PB_COMMAND_Y__BUS_MASTER_EN__SHIFT               0x00000002
#define	P2PB_COMMAND_Y__SPECIAL_CYCLE_EN__SHIFT            0x00000003
#define	P2PB_COMMAND_Y__MEM_WRITE_INVALIDATE_EN__SHIFT     0x00000004
#define	P2PB_COMMAND_Y__PAL_SNOOP_EN__SHIFT                0x00000005
#define	P2PB_COMMAND_Y__PARITY_ERROR_EN__SHIFT             0x00000006
#define	P2PB_COMMAND_Y__AD_STEPPING__SHIFT                 0x00000007
#define	P2PB_COMMAND_Y__SERR_EN__SHIFT                     0x00000008
#define	P2PB_COMMAND_Y__FAST_B2B_EN__SHIFT                 0x00000009

// STATUS
#define	STATUS__CAP_LIST__SHIFT                            0x00000004
#define	STATUS__PCI_66_EN__SHIFT                           0x00000005
#define	STATUS__UDF_EN__SHIFT                              0x00000006
#define	STATUS__FAST_BACK_CAPABLE__SHIFT                   0x00000007
#define	STATUS__DEVSEL_TIMING__SHIFT                       0x00000009
#define	STATUS__SIGNAL_TARGET_ABORT__SHIFT                 0x0000000b
#define	STATUS__RECEIVED_TARGET_ABORT__SHIFT               0x0000000c
#define	STATUS__RECEIVED_MASTER_ABORT__SHIFT               0x0000000d
#define	STATUS__SIGNALED_SYSTEM_ERROR__SHIFT               0x0000000e
#define	STATUS__PARITY_ERROR_DETECTED__SHIFT               0x0000000f

// P2PB_STATUS_Y
#define	P2PB_STATUS_Y__CAP_LIST__SHIFT                     0x00000004
#define	P2PB_STATUS_Y__PCI_66_EN__SHIFT                    0x00000005
#define	P2PB_STATUS_Y__UDF_EN__SHIFT                       0x00000006
#define	P2PB_STATUS_Y__FAST_BACK_CAPABLE__SHIFT            0x00000007
#define	P2PB_STATUS_Y__DEVSEL_TIMING__SHIFT                0x00000009
#define	P2PB_STATUS_Y__SIGNAL_TARGET_ABORT__SHIFT          0x0000000b
#define	P2PB_STATUS_Y__RECEIVED_TARGET_ABORT__SHIFT        0x0000000c
#define	P2PB_STATUS_Y__RECEIVED_MASTER_ABORT__SHIFT        0x0000000d
#define	P2PB_STATUS_Y__SIGNALED_SYSTEM_ERROR__SHIFT        0x0000000e
#define	P2PB_STATUS_Y__PARITY_ERROR_DETECTED__SHIFT        0x0000000f

// REVISION_ID
#define	REVISION_ID__MINOR_REV_ID__SHIFT                   0x00000000
#define	REVISION_ID__MAJOR_REV_ID__SHIFT                   0x00000004

// REGPROG_INF
#define	REGPROG_INF__REG_LEVEL_PROG_INF__SHIFT             0x00000000

// SUB_CLASS_BG
#define	SUB_CLASS_BG__SUB_CLASS_INF__SHIFT                 0x00000000

// BASE_CODE
#define	BASE_CODE__BASE_CLASS_CODE__SHIFT                  0x00000000

// CACHE_LINE
#define	CACHE_LINE__CACHE_LINE_SIZE__SHIFT                 0x00000000

// P2PB_CACHE_LINE_Y
#define	P2PB_CACHE_LINE_Y__CACHE_LINE_SIZE__SHIFT          0x00000000

// LATENCY
#define	LATENCY__LATENCY_TIMER__SHIFT                      0x00000000

// P2PB_LATENCY_Y
#define	P2PB_LATENCY_Y__LATENCY_TIMER__SHIFT               0x00000000

// HEADER_BG
#define	HEADER_BG__P2PB_MODE__SHIFT                        0x00000000
#define	HEADER_BG__HEADER_TYPE__SHIFT                      0x00000001
#define	HEADER_BG__DEVICE_TYPE__SHIFT                      0x00000007

// HEADER_Y
#define	HEADER_Y__P2PB_MODE__SHIFT                         0x00000000
#define	HEADER_Y__HEADER_TYPE__SHIFT                       0x00000001
#define	HEADER_Y__DEVICE_TYPE__SHIFT                       0x00000007

// BIST
#define	BIST__BIST_COMP__SHIFT                             0x00000000
#define	BIST__BIST_STRT__SHIFT                             0x00000006
#define	BIST__BIST_CAP__SHIFT                              0x00000007

// BAR10REG
#define	BAR10REG__BAR10REG__SHIFT                          0x00000000

// BAR14REG
#define	BAR14REG__BAR14REG__SHIFT                          0x00000000

// BAR18REG
#define	BAR18REG__BAR18REG__SHIFT                          0x00000000

// P2PB_BUSNUM_Y
#define	P2PB_BUSNUM_Y__PRI_BUSNUM__SHIFT                   0x00000000
#define	P2PB_BUSNUM_Y__SEC_BUSNUM__SHIFT                   0x00000008
#define	P2PB_BUSNUM_Y__SUB_BUSNUM__SHIFT                   0x00000010
#define	P2PB_BUSNUM_Y__SEC_LAT_TIMER__SHIFT                0x00000018

// BAR1CREG
#define	BAR1CREG__BAR1CREG__SHIFT                          0x00000000

// P2PB_IO_BASE_Y
#define	P2PB_IO_BASE_Y__IO_BASE_CAP__SHIFT                 0x00000000
#define	P2PB_IO_BASE_Y__IO_BASE_ADDR__SHIFT                0x00000004
#define	P2PB_IO_BASE_Y__IO_LIMT_CAP__SHIFT                 0x00000008
#define	P2PB_IO_BASE_Y__IO_LIMT_ADDR__SHIFT                0x0000000c
#define	P2PB_IO_BASE_Y__PCI_66_EN__SHIFT                   0x00000015
#define	P2PB_IO_BASE_Y__FAST_BACK_CAPABLE__SHIFT           0x00000017
#define	P2PB_IO_BASE_Y__MASTER_DATA_PARITY_ERROR__SHIFT    0x00000018
#define	P2PB_IO_BASE_Y__DEVSEL_TIMING__SHIFT               0x00000019
#define	P2PB_IO_BASE_Y__SIGNAL_TARGET_ABORT__SHIFT         0x0000001b
#define	P2PB_IO_BASE_Y__RECEIVED_TARGET_ABORT__SHIFT       0x0000001c
#define	P2PB_IO_BASE_Y__RECEIVED_MASTER_ABORT__SHIFT       0x0000001d
#define	P2PB_IO_BASE_Y__RECEIVED_SYSTEM_ERROR__SHIFT       0x0000001e
#define	P2PB_IO_BASE_Y__PARITY_ERROR_DETECTED__SHIFT       0x0000001f

// BAR20REG
#define	BAR20REG__BAR20REG__SHIFT                          0x00000000

// P2PB_MEM_BASE_Y
#define	P2PB_MEM_BASE_Y__MEM_BASE__SHIFT                   0x00000004
#define	P2PB_MEM_BASE_Y__MEM_LIMIT__SHIFT                  0x00000014

// BAR24REG
#define	BAR24REG__BAR24REG__SHIFT                          0x00000000

// P2PB_PREFETCH_MEM_BASE_Y
#define	P2PB_PREFETCH_MEM_BASE_Y__PREFETCH_MEM_BASE__SHIFT 0x00000004
#define	P2PB_PREFETCH_MEM_BASE_Y__PREFETCH_MEM_LIMIT__SHIFT 0x00000014

// BAR30REG
#define	BAR30REG__BAR30REG__SHIFT                          0x00000000

// IO_BASE_UPPER_16BITS_Y
#define	IO_BASE_UPPER_16BITS_Y__IO_BASE_UPPER_16BITS__SHIFT 0x00000000

// IO_LIMIT_UPPER_16BITS_Y
#define	IO_LIMIT_UPPER_16BITS_Y__IO_LIMIT_UPPER_16BITS__SHIFT 0x00000000

// BAR38REG
#define	BAR38REG__BAR38REG__SHIFT                          0x00000000

// CAPABILITIES_PTR
#define	CAPABILITIES_PTR__CAP_PTR__SHIFT                   0x00000000

// CAPABILITIES_PTR_Y
#define	CAPABILITIES_PTR_Y__CAP_PTR__SHIFT                 0x00000000

// INTERRUPT_LINE
#define	INTERRUPT_LINE__INTERRUPT_LINE__SHIFT              0x00000000

// P2PB_INTERRUPT_LINE_Y
#define	P2PB_INTERRUPT_LINE_Y__INTERRUPT_LINE__SHIFT       0x00000000

// INTERRUPT_PIN
#define	INTERRUPT_PIN__INTERRUPT_PIN__SHIFT                0x00000000

// BRIDGE_CONTROL_X
#define	BRIDGE_CONTROL_X__BAR3EREG__SHIFT                  0x00000000

// BRIDGE_CONTROL_Y
#define	BRIDGE_CONTROL_Y__PERR_EN_Y__SHIFT                 0x00000000
#define	BRIDGE_CONTROL_Y__SERR_EN_Y__SHIFT                 0x00000001
#define	BRIDGE_CONTROL_Y__ISA_EN_Y__SHIFT                  0x00000002
#define	BRIDGE_CONTROL_Y__VGA_EN_Y__SHIFT                  0x00000003
#define	BRIDGE_CONTROL_Y__MASTER_ABORT_MODE_Y__SHIFT       0x00000005
#define	BRIDGE_CONTROL_Y__SEC_BUS_RESET_Y__SHIFT           0x00000006
#define	BRIDGE_CONTROL_Y__FAST_B2B_EN_Y__SHIFT             0x00000007
#define	BRIDGE_CONTROL_Y__PRIM_DISCARD_TIMER_Y__SHIFT      0x00000008
#define	BRIDGE_CONTROL_Y__SEC_DISCARD_TIMER_Y__SHIFT       0x00000009
#define	BRIDGE_CONTROL_Y__DISCARD_TIMER_STATUS_Y__SHIFT    0x0000000a
#define	BRIDGE_CONTROL_Y__DISCARD_TIMER_SERR_EN_Y__SHIFT   0x0000000b

// PMI_CAP_ID
#define	PMI_CAP_ID__PMI_CAP_ID__SHIFT                      0x00000000

// PMI_NXT_CAP_PTR
#define	PMI_NXT_CAP_PTR__PMI_NXT_CAP_PTR__SHIFT            0x00000000

// PMI_PMC_REG
#define	PMI_PMC_REG__PMI_VERSION__SHIFT                    0x00000000
#define	PMI_PMC_REG__PMI_PME_CLOCK__SHIFT                  0x00000003
#define	PMI_PMC_REG__PMI_DEV_SPECIFIC_INIT__SHIFT          0x00000005
#define	PMI_PMC_REG__PMI_D1_SUPPORT__SHIFT                 0x00000009
#define	PMI_PMC_REG__PMI_D2_SUPPORT__SHIFT                 0x0000000a
#define	PMI_PMC_REG__PMI_PME_SUPPORT__SHIFT                0x0000000b

// PM_STATUS
#define	PM_STATUS__PMI_POWER_STATE__SHIFT                  0x00000000
#define	PM_STATUS__PMI_PME_EN__SHIFT                       0x00000008
#define	PM_STATUS__PMI_DATA_SELECT__SHIFT                  0x00000009
#define	PM_STATUS__PMI_DATA_SCALE__SHIFT                   0x0000000d
#define	PM_STATUS__PMI_PME_STATUS__SHIFT                   0x0000000f

// PM_STATUS_Y
#define	PM_STATUS_Y__PMI_POWER_STATE__SHIFT                0x00000000
#define	PM_STATUS_Y__PMI_PME_EN__SHIFT                     0x00000008
#define	PM_STATUS_Y__PMI_DATA_SELECT__SHIFT                0x00000009
#define	PM_STATUS_Y__PMI_DATA_SCALE__SHIFT                 0x0000000d
#define	PM_STATUS_Y__PMI_PME_STATUS__SHIFT                 0x0000000f

// PMCSR_BSE
#define	PMCSR_BSE__B2_B3b__SHIFT                           0x00000006
#define	PMCSR_BSE__BPCC_EN__SHIFT                          0x00000007

// PMCSR_BSE_Y
#define	PMCSR_BSE_Y__B2_B3b__SHIFT                         0x00000006
#define	PMCSR_BSE_Y__BPCC_EN__SHIFT                        0x00000007

// PMI_DATA
#define	PMI_DATA__PMI_DATA__SHIFT                          0x00000000

// AGP_CAP_ID
#define	AGP_CAP_ID__CAP_ID__SHIFT                          0x00000000
#define	AGP_CAP_ID__NEXT_PTR__SHIFT                        0x00000008
#define	AGP_CAP_ID__AGP_MINOR__SHIFT                       0x00000010
#define	AGP_CAP_ID__AGP_MAJOR__SHIFT                       0x00000014

// AGP_CAP_ID_Y
#define	AGP_CAP_ID_Y__CAP_ID__SHIFT                        0x00000000
#define	AGP_CAP_ID_Y__NEXT_PTR__SHIFT                      0x00000008
#define	AGP_CAP_ID_Y__AGP_MINOR__SHIFT                     0x00000010
#define	AGP_CAP_ID_Y__AGP_MAJOR__SHIFT                     0x00000014

// AGP_STATUS
#define	AGP_STATUS__RATE1X__SHIFT                          0x00000000
#define	AGP_STATUS__RATE2X__SHIFT                          0x00000001
#define	AGP_STATUS__RATE4X__SHIFT                          0x00000002
#define	AGP_STATUS__FW__SHIFT                              0x00000004
#define	AGP_STATUS__MODE_4G__SHIFT                         0x00000005
#define	AGP_STATUS__SBA__SHIFT                             0x00000009
#define	AGP_STATUS__RQ__SHIFT                              0x00000018

// AGP_STATUS_Y
#define	AGP_STATUS_Y__RATE1X__SHIFT                        0x00000000
#define	AGP_STATUS_Y__RATE2X__SHIFT                        0x00000001
#define	AGP_STATUS_Y__RATE4X__SHIFT                        0x00000002
#define	AGP_STATUS_Y__FW__SHIFT                            0x00000004
#define	AGP_STATUS_Y__MODE_4G__SHIFT                       0x00000005
#define	AGP_STATUS_Y__SBA__SHIFT                           0x00000009
#define	AGP_STATUS_Y__RQ__SHIFT                            0x00000018

// AGP_COMMAND
#define	AGP_COMMAND__DATA_RATE__SHIFT                      0x00000000
#define	AGP_COMMAND__FW_EN__SHIFT                          0x00000004
#define	AGP_COMMAND__MODE_4G_EN__SHIFT                     0x00000005
#define	AGP_COMMAND__AGP_EN__SHIFT                         0x00000008
#define	AGP_COMMAND__SBA_EN__SHIFT                         0x00000009
#define	AGP_COMMAND__RQ_DEPTH__SHIFT                       0x00000018

// TYPE1_P2PB_AGP_COMMAND_X
#define	TYPE1_P2PB_AGP_COMMAND_X__DATA_RATE__SHIFT         0x00000000
#define	TYPE1_P2PB_AGP_COMMAND_X__FW_EN__SHIFT             0x00000004
#define	TYPE1_P2PB_AGP_COMMAND_X__MODE_4G_EN__SHIFT        0x00000005
#define	TYPE1_P2PB_AGP_COMMAND_X__AGP_EN__SHIFT            0x00000008
#define	TYPE1_P2PB_AGP_COMMAND_X__SBA_EN__SHIFT            0x00000009
#define	TYPE1_P2PB_AGP_COMMAND_X__RQ_DEPTH__SHIFT          0x00000018

// P2PB_AGP_COMMAND_Y
#define	P2PB_AGP_COMMAND_Y__DATA_RATE__SHIFT               0x00000000
#define	P2PB_AGP_COMMAND_Y__FW_EN__SHIFT                   0x00000004
#define	P2PB_AGP_COMMAND_Y__MODE_4G_EN__SHIFT              0x00000005
#define	P2PB_AGP_COMMAND_Y__AGP_EN__SHIFT                  0x00000008
#define	P2PB_AGP_COMMAND_Y__SBA_EN__SHIFT                  0x00000009
#define	P2PB_AGP_COMMAND_Y__RQ_DEPTH__SHIFT                0x00000018

// TYPE1_P2PB_AGP_COMMAND_Y
#define	TYPE1_P2PB_AGP_COMMAND_Y__DATA_RATE__SHIFT         0x00000000
#define	TYPE1_P2PB_AGP_COMMAND_Y__FW_EN__SHIFT             0x00000004
#define	TYPE1_P2PB_AGP_COMMAND_Y__MODE_4G_EN__SHIFT        0x00000005
#define	TYPE1_P2PB_AGP_COMMAND_Y__AGP_EN__SHIFT            0x00000008
#define	TYPE1_P2PB_AGP_COMMAND_Y__SBA_EN__SHIFT            0x00000009
#define	TYPE1_P2PB_AGP_COMMAND_Y__RQ_DEPTH__SHIFT          0x00000018

// BAR10WMASK
#define	BAR10WMASK__BAR10WMASK__SHIFT                      0x00000000

// BAR14WMASK
#define	BAR14WMASK__BAR14WMASK__SHIFT                      0x00000000

// BAR18WMASK
#define	BAR18WMASK__BAR18WMASK__SHIFT                      0x00000000

// BAR1CWMASK
#define	BAR1CWMASK__BAR1CWMASK__SHIFT                      0x00000000

// BAR20WMASK
#define	BAR20WMASK__BAR20WMASK__SHIFT                      0x00000000

// BAR24WMASK
#define	BAR24WMASK__BAR24WMASK__SHIFT                      0x00000000

// BAR30WMASK
#define	BAR30WMASK__BAR30WMASK__SHIFT                      0x00000000

// BAR38WMASK
#define	BAR38WMASK__BAR38WMASK__SHIFT                      0x00000000

// BAR3EWMASK
#define	BAR3EWMASK__BAR3EWMASK__SHIFT                      0x00000000

// BUS_P_CNTL
#define	BUS_P_CNTL__BUS_DBL_RESYNC__SHIFT                  0x00000000
#define	BUS_P_CNTL__BUS_MSTR_RESET__SHIFT                  0x00000001
#define	BUS_P_CNTL__BUS_FLUSH_BUF__SHIFT                   0x00000002
#define	BUS_P_CNTL__BUS_STOP_REQ_DIS__SHIFT                0x00000003
#define	BUS_P_CNTL__BUS_READ_COMBINE_EN__SHIFT             0x00000004
#define	BUS_P_CNTL__BUS_WRT_COMBINE_EN__SHIFT              0x00000005
#define	BUS_P_CNTL__BUS_MASTER_DIS__SHIFT                  0x00000006
#define	BUS_P_CNTL__BIOS_ROM_WRT_EN__SHIFT                 0x00000007
#define	BUS_P_CNTL__BUS_PREFETCH_MODE__SHIFT               0x00000008
#define	BUS_P_CNTL__BUS_VGA_PREFETCH_EN__SHIFT             0x0000000a
#define	BUS_P_CNTL__BUS_SGL_READ_DISABLE__SHIFT            0x0000000b
#define	BUS_P_CNTL__BIOS_DIS_ROM__SHIFT                    0x0000000c
#define	BUS_P_CNTL__BUS_PCI_READ_RETRY_EN__SHIFT           0x0000000d
#define	BUS_P_CNTL__BUS_AGP_AD_STEPPING_EN__SHIFT          0x0000000e
#define	BUS_P_CNTL__BUS_PCI_WRT_RETRY_EN__SHIFT            0x0000000f
#define	BUS_P_CNTL__BUS_RETRY_WS__SHIFT                    0x00000010
#define	BUS_P_CNTL__BUS_MSTR_RD_MULT__SHIFT                0x00000014
#define	BUS_P_CNTL__BUS_MSTR_RD_LINE__SHIFT                0x00000015
#define	BUS_P_CNTL__BUS_SUSPEND__SHIFT                     0x00000016
#define	BUS_P_CNTL__LAT_16X__SHIFT                         0x00000017
#define	BUS_P_CNTL__BUS_RD_DISCARD_EN__SHIFT               0x00000018
#define	BUS_P_CNTL__ENFRCWRDY__SHIFT                       0x00000019
#define	BUS_P_CNTL__BUS_MSTR_WS__SHIFT                     0x0000001a
#define	BUS_P_CNTL__BUS_PARKING_DIS__SHIFT                 0x0000001b
#define	BUS_P_CNTL__BUS_MSTR_DISCONNECT_EN__SHIFT          0x0000001c
#define	BUS_P_CNTL__SERR_EN__SHIFT                         0x0000001d
#define	BUS_P_CNTL__BUS_READ_BURST__SHIFT                  0x0000001e
#define	BUS_P_CNTL__BUS_RDY_READ_DLY__SHIFT                0x0000001f

// BUS_X_CNTL
#define	BUS_X_CNTL__BUS_DBL_RESYNC__SHIFT                  0x00000000
#define	BUS_X_CNTL__BUS_MSTR_RESET__SHIFT                  0x00000001
#define	BUS_X_CNTL__BUS_FLUSH_BUF__SHIFT                   0x00000002
#define	BUS_X_CNTL__BUS_STOP_REQ_DIS__SHIFT                0x00000003
#define	BUS_X_CNTL__BUS_READ_COMBINE_EN__SHIFT             0x00000004
#define	BUS_X_CNTL__BUS_WRT_COMBINE_EN__SHIFT              0x00000005
#define	BUS_X_CNTL__BUS_MASTER_DIS__SHIFT                  0x00000006
#define	BUS_X_CNTL__BIOS_ROM_WRT_EN__SHIFT                 0x00000007
#define	BUS_X_CNTL__BUS_PREFETCH_MODE__SHIFT               0x00000008
#define	BUS_X_CNTL__BUS_VGA_PREFETCH_EN__SHIFT             0x0000000a
#define	BUS_X_CNTL__BUS_SGL_READ_DISABLE__SHIFT            0x0000000b
#define	BUS_X_CNTL__BIOS_DIS_ROM__SHIFT                    0x0000000c
#define	BUS_X_CNTL__BUS_PCI_READ_RETRY_EN__SHIFT           0x0000000d
#define	BUS_X_CNTL__BUS_AGP_AD_STEPPING_EN__SHIFT          0x0000000e
#define	BUS_X_CNTL__BUS_PCI_WRT_RETRY_EN__SHIFT            0x0000000f
#define	BUS_X_CNTL__BUS_RETRY_WS__SHIFT                    0x00000010
#define	BUS_X_CNTL__BUS_MSTR_RD_MULT__SHIFT                0x00000014
#define	BUS_X_CNTL__BUS_MSTR_RD_LINE__SHIFT                0x00000015
#define	BUS_X_CNTL__BUS_SUSPEND__SHIFT                     0x00000016
#define	BUS_X_CNTL__LAT_16X__SHIFT                         0x00000017
#define	BUS_X_CNTL__BUS_RD_DISCARD_EN__SHIFT               0x00000018
#define	BUS_X_CNTL__ENFRCWRDY__SHIFT                       0x00000019
#define	BUS_X_CNTL__BUS_MSTR_WS__SHIFT                     0x0000001a
#define	BUS_X_CNTL__BUS_PARKING_DIS__SHIFT                 0x0000001b
#define	BUS_X_CNTL__BUS_MSTR_DISCONNECT_EN__SHIFT          0x0000001c
#define	BUS_X_CNTL__SERR_EN__SHIFT                         0x0000001d
#define	BUS_X_CNTL__BUS_READ_BURST__SHIFT                  0x0000001e
#define	BUS_X_CNTL__BUS_RDY_READ_DLY__SHIFT                0x0000001f

// BUS_Y_CNTL
#define	BUS_Y_CNTL__BUS_DBL_RESYNC__SHIFT                  0x00000000
#define	BUS_Y_CNTL__BUS_MSTR_RESET__SHIFT                  0x00000001
#define	BUS_Y_CNTL__BUS_FLUSH_BUF__SHIFT                   0x00000002
#define	BUS_Y_CNTL__BUS_STOP_REQ_DIS__SHIFT                0x00000003
#define	BUS_Y_CNTL__BUS_READ_COMBINE_EN__SHIFT             0x00000004
#define	BUS_Y_CNTL__BUS_WRT_COMBINE_EN__SHIFT              0x00000005
#define	BUS_Y_CNTL__BUS_MASTER_DIS__SHIFT                  0x00000006
#define	BUS_Y_CNTL__BIOS_ROM_WRT_EN__SHIFT                 0x00000007
#define	BUS_Y_CNTL__BUS_PREFETCH_MODE__SHIFT               0x00000008
#define	BUS_Y_CNTL__BUS_VGA_PREFETCH_EN__SHIFT             0x0000000a
#define	BUS_Y_CNTL__BUS_SGL_READ_DISABLE__SHIFT            0x0000000b
#define	BUS_Y_CNTL__BIOS_DIS_ROM__SHIFT                    0x0000000c
#define	BUS_Y_CNTL__BUS_PCI_READ_RETRY_EN__SHIFT           0x0000000d
#define	BUS_Y_CNTL__BUS_AGP_AD_STEPPING_EN__SHIFT          0x0000000e
#define	BUS_Y_CNTL__BUS_PCI_WRT_RETRY_EN__SHIFT            0x0000000f
#define	BUS_Y_CNTL__BUS_RETRY_WS__SHIFT                    0x00000010
#define	BUS_Y_CNTL__BUS_MSTR_RD_MULT__SHIFT                0x00000014
#define	BUS_Y_CNTL__BUS_MSTR_RD_LINE__SHIFT                0x00000015
#define	BUS_Y_CNTL__BUS_SUSPEND__SHIFT                     0x00000016
#define	BUS_Y_CNTL__LAT_16X__SHIFT                         0x00000017
#define	BUS_Y_CNTL__BUS_RD_DISCARD_EN__SHIFT               0x00000018
#define	BUS_Y_CNTL__ENFRCWRDY__SHIFT                       0x00000019
#define	BUS_Y_CNTL__BUS_MSTR_WS__SHIFT                     0x0000001a
#define	BUS_Y_CNTL__BUS_PARKING_DIS__SHIFT                 0x0000001b
#define	BUS_Y_CNTL__BUS_MSTR_DISCONNECT_EN__SHIFT          0x0000001c
#define	BUS_Y_CNTL__SERR_EN__SHIFT                         0x0000001d
#define	BUS_Y_CNTL__BUS_READ_BURST__SHIFT                  0x0000001e
#define	BUS_Y_CNTL__BUS_RDY_READ_DLY__SHIFT                0x0000001f

// BUS_P_PAD_CTLR_STRENGTH
#define	BUS_P_PAD_CTLR_STRENGTH__PAD_N_STRENGTH_READ_BACK__SHIFT 0x00000000
#define	BUS_P_PAD_CTLR_STRENGTH__PAD_P_STRENGTH_READ_BACK__SHIFT 0x00000004
#define	BUS_P_PAD_CTLR_STRENGTH__PAD_N_MANUAL_STRENGTH__SHIFT 0x00000008
#define	BUS_P_PAD_CTLR_STRENGTH__PAD_P_MANUAL_STRENGTH__SHIFT 0x0000000c
#define	BUS_P_PAD_CTLR_STRENGTH__PAD_MANUAL_OVERRIDE__SHIFT 0x00000010
#define	BUS_P_PAD_CTLR_STRENGTH__PAD_TEST_OUT__SHIFT       0x00000011
#define	BUS_P_PAD_CTLR_STRENGTH__PAD_DUMMY_OUT__SHIFT      0x00000012
#define	BUS_P_PAD_CTLR_STRENGTH__PAD_HI_IO_DFR__SHIFT      0x00000013
#define	BUS_P_PAD_CTLR_STRENGTH__PAD_HI_IO_SCHMEN__SHIFT   0x00000014
#define	BUS_P_PAD_CTLR_STRENGTH__PAD_HI_IO_DREN__SHIFT     0x00000015
#define	BUS_P_PAD_CTLR_STRENGTH__PAD_HI_IO_SLEW__SHIFT     0x00000016
#define	BUS_P_PAD_CTLR_STRENGTH__PAD_HI_IO_VDIFF__SHIFT    0x00000017
#define	BUS_P_PAD_CTLR_STRENGTH__PAD_HI_IO_DFR_OVERRIDE__SHIFT 0x00000018
#define	BUS_P_PAD_CTLR_STRENGTH__PAD_HI_IO_SCHMEN_OVERRIDE__SHIFT 0x00000019
#define	BUS_P_PAD_CTLR_STRENGTH__PAD_HI_IO_DREN_OVERRIDE__SHIFT 0x0000001a
#define	BUS_P_PAD_CTLR_STRENGTH__PAD_HI_IO_SLEW_OVERRIDE__SHIFT 0x0000001b
#define	BUS_P_PAD_CTLR_STRENGTH__PAD_HI_IO_VDIFF_OVERRIDE__SHIFT 0x0000001c

// BUS_P_PAD_CTLR_UPDATE
#define	BUS_P_PAD_CTLR_UPDATE__PAD_UPDATE_RATE__SHIFT      0x00000000
#define	BUS_P_PAD_CTLR_UPDATE__PAD_SAMPLE_DELAY__SHIFT     0x00000008
#define	BUS_P_PAD_CTLR_UPDATE__PAD_INC_THRESHOLD__SHIFT    0x00000010
#define	BUS_P_PAD_CTLR_UPDATE__PAD_DEC_THRESHOLD__SHIFT    0x00000018

// BUS_X_PAD_CTLR_STRENGTH
#define	BUS_X_PAD_CTLR_STRENGTH__PAD_N_STRENGTH_READ_BACK__SHIFT 0x00000000
#define	BUS_X_PAD_CTLR_STRENGTH__PAD_P_STRENGTH_READ_BACK__SHIFT 0x00000004
#define	BUS_X_PAD_CTLR_STRENGTH__PAD_N_MANUAL_STRENGTH__SHIFT 0x00000008
#define	BUS_X_PAD_CTLR_STRENGTH__PAD_P_MANUAL_STRENGTH__SHIFT 0x0000000c
#define	BUS_X_PAD_CTLR_STRENGTH__PAD_MANUAL_OVERRIDE__SHIFT 0x00000010
#define	BUS_X_PAD_CTLR_STRENGTH__PAD_TEST_OUT__SHIFT       0x00000011
#define	BUS_X_PAD_CTLR_STRENGTH__PAD_DUMMY_OUT__SHIFT      0x00000012
#define	BUS_X_PAD_CTLR_STRENGTH__PAD_HI_IO_DFR__SHIFT      0x00000013
#define	BUS_X_PAD_CTLR_STRENGTH__PAD_HI_IO_SCHMEN__SHIFT   0x00000014
#define	BUS_X_PAD_CTLR_STRENGTH__PAD_HI_IO_DREN__SHIFT     0x00000015
#define	BUS_X_PAD_CTLR_STRENGTH__PAD_HI_IO_SLEW__SHIFT     0x00000016
#define	BUS_X_PAD_CTLR_STRENGTH__PAD_HI_IO_VDIFF__SHIFT    0x00000017
#define	BUS_X_PAD_CTLR_STRENGTH__PAD_HI_IO_DFR_OVERRIDE__SHIFT 0x00000018
#define	BUS_X_PAD_CTLR_STRENGTH__PAD_HI_IO_SCHMEN_OVERRIDE__SHIFT 0x00000019
#define	BUS_X_PAD_CTLR_STRENGTH__PAD_HI_IO_DREN_OVERRIDE__SHIFT 0x0000001a
#define	BUS_X_PAD_CTLR_STRENGTH__PAD_HI_IO_SLEW_OVERRIDE__SHIFT 0x0000001b
#define	BUS_X_PAD_CTLR_STRENGTH__PAD_HI_IO_VDIFF_OVERRIDE__SHIFT 0x0000001c

// BUS_X_PAD_CTLR_UPDATE
#define	BUS_X_PAD_CTLR_UPDATE__PAD_UPDATE_RATE__SHIFT      0x00000000
#define	BUS_X_PAD_CTLR_UPDATE__PAD_SAMPLE_DELAY__SHIFT     0x00000008
#define	BUS_X_PAD_CTLR_UPDATE__PAD_INC_THRESHOLD__SHIFT    0x00000010
#define	BUS_X_PAD_CTLR_UPDATE__PAD_DEC_THRESHOLD__SHIFT    0x00000018

// BUS_Y_PAD_CTLR_STRENGTH
#define	BUS_Y_PAD_CTLR_STRENGTH__READBACK_N_VALUE__SHIFT   0x00000000
#define	BUS_Y_PAD_CTLR_STRENGTH__READBACK_P_VALUE__SHIFT   0x00000004
#define	BUS_Y_PAD_CTLR_STRENGTH__N_MANUAL_STRENGTH__SHIFT  0x00000008
#define	BUS_Y_PAD_CTLR_STRENGTH__P_MANUAL_STRENGTH__SHIFT  0x0000000c
#define	BUS_Y_PAD_CTLR_STRENGTH__PAD_MANUAL_OVERRIDE__SHIFT 0x00000010
#define	BUS_Y_PAD_CTLR_STRENGTH__PAD_HI_IO_DFR__SHIFT      0x00000013
#define	BUS_Y_PAD_CTLR_STRENGTH__PAD_HI_IO_SCHMEN__SHIFT   0x00000014
#define	BUS_Y_PAD_CTLR_STRENGTH__PAD_HI_IO_DREN__SHIFT     0x00000015
#define	BUS_Y_PAD_CTLR_STRENGTH__PAD_HI_IO_SLEW__SHIFT     0x00000016
#define	BUS_Y_PAD_CTLR_STRENGTH__PAD_HI_IO_VDIFF__SHIFT    0x00000017
#define	BUS_Y_PAD_CTLR_STRENGTH__PAD_HI_IO_DFR_OVERRIDE__SHIFT 0x00000018
#define	BUS_Y_PAD_CTLR_STRENGTH__PAD_HI_IO_SCHMEN_OVERRIDE__SHIFT 0x00000019
#define	BUS_Y_PAD_CTLR_STRENGTH__PAD_HI_IO_DREN_OVERRIDE__SHIFT 0x0000001a
#define	BUS_Y_PAD_CTLR_STRENGTH__PAD_HI_IO_SLEW_OVERRIDE__SHIFT 0x0000001b
#define	BUS_Y_PAD_CTLR_STRENGTH__PAD_HI_IO_VDIFF_OVERRIDE__SHIFT 0x0000001c

// FW_CNTL_BG
#define	FW_CNTL_BG__WBF_WM_MAX__SHIFT                      0x00000000
#define	FW_CNTL_BG__WBF_WM_MIN__SHIFT                      0x00000004
#define	FW_CNTL_BG__DISCONNECT_W_DATA_STOPTRDY_MIN__SHIFT  0x00000008
#define	FW_CNTL_BG__DISCONNECT_WO_DATA_STOPTRDY_MIN__SHIFT 0x0000000c
#define	FW_CNTL_BG__HOLD_FW_FIFO__SHIFT                    0x00000010
#define	FW_CNTL_BG__FORCE_FW_WBF__SHIFT                    0x00000011
#define	FW_CNTL_BG__DIS_FW_WBF__SHIFT                      0x00000012
#define	FW_CNTL_BG__DISCONNECT_MODE__SHIFT                 0x00000013
#define	FW_CNTL_BG__DIS_WBF_WAIT_FOR_FRAME__SHIFT          0x00000015
#define	FW_CNTL_BG__EN_TRDY_WAIT_FOR_FIFOAVL__SHIFT        0x00000016
#define	FW_CNTL_BG__TRDY_WS_COUNT__SHIFT                   0x00000017
#define	FW_CNTL_BG__DIS_FW_ROTATION__SHIFT                 0x0000001a
#define	FW_CNTL_BG__FORCE_TRDY_1WS__SHIFT                  0x0000001b
#define	FW_CNTL_BG__IGNORE_STRAP_FW_DIS__SHIFT             0x0000001c
#define	FW_CNTL_BG__FW_MISC__SHIFT                         0x0000001d

// FW_STATUS_BG
#define	FW_STATUS_BG__FW_IDLE__SHIFT                       0x00000000
#define	FW_STATUS_BG__STAT_FW_CLEAN__SHIFT                 0x00000001
#define	FW_STATUS_BG__FW_WAVL__SHIFT                       0x0000001b

// AGP_CNTL_BG
#define	AGP_CNTL_BG__MAX_IDLE_CLK__SHIFT                   0x00000000
#define	AGP_CNTL_BG__HOLD_RD_FIFO__SHIFT                   0x00000008
#define	AGP_CNTL_BG__HOLD_RQ_FIFO__SHIFT                   0x00000009
#define	AGP_CNTL_BG__EN_2X_STBB__SHIFT                     0x0000000a
#define	AGP_CNTL_BG__FORCE_FULL_SBA__SHIFT                 0x0000000b
#define	AGP_CNTL_BG__SBA_DIS__SHIFT                        0x0000000c
#define	AGP_CNTL_BG__AGP_REV_ID__SHIFT                     0x0000000d
#define	AGP_CNTL_BG__REG_CRIPPLE_AGP4X__SHIFT              0x0000000e
#define	AGP_CNTL_BG__REG_CRIPPLE_AGP2X4X__SHIFT            0x0000000f
#define	AGP_CNTL_BG__FORCE_INT_VREF__SHIFT                 0x00000010
#define	AGP_CNTL_BG__PENDING_SLOTS_VAL__SHIFT              0x00000011
#define	AGP_CNTL_BG__PENDING_SLOTS_SEL__SHIFT              0x00000013
#define	AGP_CNTL_BG__EN_EXTENDED_AD_STB_2X__SHIFT          0x00000014
#define	AGP_CNTL_BG__DIS_QUEUED_GNT_FIX__SHIFT             0x00000015
#define	AGP_CNTL_BG__EN_RDATA2X4X_MULTIRESET__SHIFT        0x00000016
#define	AGP_CNTL_BG__EN_RBFCALM__SHIFT                     0x00000017
#define	AGP_CNTL_BG__FORCE_EXT_VREF__SHIFT                 0x00000018
#define	AGP_CNTL_BG__DIS_RBF__SHIFT                        0x00000019
#define	AGP_CNTL_BG__DELAY_FIRST_SBA_EN__SHIFT             0x0000001a
#define	AGP_CNTL_BG__DELAY_FIRST_SBA_VAL__SHIFT            0x0000001b
#define	AGP_CNTL_BG__AGP_MISC__SHIFT                       0x0000001e

// BROADCAST_INDEX
#define	BROADCAST_INDEX__BROADCAST_INDEX__SHIFT            0x00000000

// BROADCAST_DATA
#define	BROADCAST_DATA__BROADCAST_DATA__SHIFT              0x00000000

// BROADCAST_OFFSET_X
#define	BROADCAST_OFFSET_X__BROADCAST_OFFSET_X__SHIFT      0x00000012

// BROADCAST_OFFSET_Y
#define	BROADCAST_OFFSET_Y__BROADCAST_OFFSET_Y__SHIFT      0x00000012

// BROADCAST_REMAP_XY
#define	BROADCAST_REMAP_XY__BROADCAST_REMAP_XY__SHIFT      0x00000000

// AGPS_CTRL
#define	AGPS_CTRL__HOLD_RQ_FIFO__SHIFT                     0x00000000
#define	AGPS_CTRL__HOLD_WR_FIFO__SHIFT                     0x00000001
#define	AGPS_CTRL__HOLD_RD_FIFO__SHIFT                     0x00000002
#define	AGPS_CTRL__HOLD_WREQ_FIFO__SHIFT                   0x00000003
#define	AGPS_CTRL__HOLD_RDSIZE_FIFO__SHIFT                 0x00000004
#define	AGPS_CTRL__DELAY_RDSIZE_FIFO__SHIFT                0x00000005
#define	AGPS_CTRL__EN_2X_STBB__SHIFT                       0x00000006
#define	AGPS_CTRL__EN_EXTENDED_AD_STB_2X__SHIFT            0x00000007
#define	AGPS_CTRL__MISC__SHIFT                             0x0000000a
#define	AGPS_CTRL__REG_CRIPPLE_AGP4X__SHIFT                0x0000000e
#define	AGPS_CTRL__REG_CRIPPLE_AGP2X4X__SHIFT              0x0000000f
#define	AGPS_CTRL__SBADEC_SOFT_RESET__SHIFT                0x00000010

// MARB_RESPONSE_WINDOW
#define	MARB_RESPONSE_WINDOW__WINDOW_START__SHIFT          0x00000002
#define	MARB_RESPONSE_WINDOW__WINDOW_END__SHIFT            0x00000012

// MARB_CTRL
#define	MARB_CTRL__MARB_BURST_LENGTH__SHIFT                0x00000000

// AGP2PCI_REMAPPING_OFFSET
#define	AGP2PCI_REMAPPING_OFFSET__AGP2PCI_X_REMAPPING_OFFSET__SHIFT 0x00000000
#define	AGP2PCI_REMAPPING_OFFSET__AGP2PCI_Y_REMAPPING_OFFSET__SHIFT 0x00000010

// BUS_X_SARB_CNTL_A
#define	BUS_X_SARB_CNTL_A__CFG_ARB_DIS__SHIFT              0x00000000
#define	BUS_X_SARB_CNTL_A__CFG_ST_PIPE__SHIFT              0x00000001
#define	BUS_X_SARB_CNTL_A__CFG_RBFb_NOBLOCK_AGP_RDREQ__SHIFT 0x00000002
#define	BUS_X_SARB_CNTL_A__CFG_PCI_RR_FAIR__SHIFT          0x00000003
#define	BUS_X_SARB_CNTL_A__CFG_MAX_OS_AGP_WR__SHIFT        0x00000004
#define	BUS_X_SARB_CNTL_A__CFG_PCI_GNT_COUNT__SHIFT        0x0000000c
#define	BUS_X_SARB_CNTL_A__CFG_PCI_GNT_MAX__SHIFT          0x00000010
#define	BUS_X_SARB_CNTL_A__CFG_PCI_GNT_MIN__SHIFT          0x00000018
#define	BUS_X_SARB_CNTL_A__CFG_ALWAYS_PARK_ON_BRIDGE__SHIFT 0x0000001c

// BUS_X_SARB_CNTL_B
#define	BUS_X_SARB_CNTL_B__CFG_PCI_BURST_MAX__SHIFT        0x00000000
#define	BUS_X_SARB_CNTL_B__CFG_AGP_BURST_MAX__SHIFT        0x00000008

// BUS_Y_SARB_CNTL_A
#define	BUS_Y_SARB_CNTL_A__CFG_ARB_DIS__SHIFT              0x00000000
#define	BUS_Y_SARB_CNTL_A__CFG_ST_PIPE__SHIFT              0x00000001
#define	BUS_Y_SARB_CNTL_A__CFG_RBFb_NOBLOCK_AGP_RDREQ__SHIFT 0x00000002
#define	BUS_Y_SARB_CNTL_A__CFG_PCI_RR_FAIR__SHIFT          0x00000003
#define	BUS_Y_SARB_CNTL_A__CFG_MAX_OS_AGP_WR__SHIFT        0x00000004
#define	BUS_Y_SARB_CNTL_A__CFG_PCI_GNT_COUNT__SHIFT        0x0000000c
#define	BUS_Y_SARB_CNTL_A__CFG_PCI_GNT_MAX__SHIFT          0x00000010
#define	BUS_Y_SARB_CNTL_A__CFG_PCI_GNT_MIN__SHIFT          0x00000018
#define	BUS_Y_SARB_CNTL_A__CFG_ALWAYS_PARK_ON_BRIDGE__SHIFT 0x0000001c

// BUS_Y_SARB_CNTL_B
#define	BUS_Y_SARB_CNTL_B__CFG_PCI_BURST_MAX__SHIFT        0x00000000
#define	BUS_Y_SARB_CNTL_B__CFG_AGP_BURST_MAX__SHIFT        0x00000008

// MST_PRERD_CNTL
#define	MST_PRERD_CNTL__RD_PREFETCH_P_PORT_SZ__SHIFT       0x00000000
#define	MST_PRERD_CNTL__RD_PREFETCH_X_PORT_SZ__SHIFT       0x00000004
#define	MST_PRERD_CNTL__RD_PREFETCH_Y_PORT_SZ__SHIFT       0x00000006
#define	MST_PRERD_CNTL__RD_PREFETCH_P_PORT_US_X_EN__SHIFT  0x00000008
#define	MST_PRERD_CNTL__RD_PREFETCH_P_PORT_US_Y_EN__SHIFT  0x00000009
#define	MST_PRERD_CNTL__RD_PREFETCH_X_PORT_DS_EN__SHIFT    0x0000000c
#define	MST_PRERD_CNTL__RD_PREFETCH_X_PORT_SS_EN__SHIFT    0x0000000d
#define	MST_PRERD_CNTL__RD_PREFETCH_Y_PORT_DS_EN__SHIFT    0x00000010
#define	MST_PRERD_CNTL__RD_PREFETCH_Y_PORT_SS_EN__SHIFT    0x00000011
#define	MST_PRERD_CNTL__RD_PREFETCH_P_PORT_US_XY_SGLRD_EN__SHIFT 0x00000014
#define	MST_PRERD_CNTL__RD_PREFETCH_X_PORT_SS_SGLRD_EN__SHIFT 0x00000015
#define	MST_PRERD_CNTL__RD_PREFETCH_Y_PORT_SS_SGLRD_EN__SHIFT 0x00000016
#define	MST_PRERD_CNTL__RD_PREFETCH_P_FORCE_PURGE__SHIFT   0x00000018
#define	MST_PRERD_CNTL__RD_PREFETCH_X_FORCE_PURGE__SHIFT   0x00000019
#define	MST_PRERD_CNTL__RD_PREFETCH_Y_FORCE_PURGE__SHIFT   0x0000001a

// BIF_MISC
#define	BIF_MISC__REG_AD_PHASE_WS__SHIFT                   0x00000000
#define	BIF_MISC__REG_RD_PHASE_WS__SHIFT                   0x00000004
#define	BIF_MISC__EN_SGD_ROM_X_Y_OR_INT__SHIFT             0x00000008
#define	BIF_MISC__EN_REQb_WCWIN_PRI__SHIFT                 0x0000000c
#define	BIF_MISC__EN_REQb_WCWIN_SEC__SHIFT                 0x0000000d
#define	BIF_MISC__MM_REG_UNPROTECT__SHIFT                  0x00000010
#define	BIF_MISC__PMI_IO_DISABLE__SHIFT                    0x00000014
#define	BIF_MISC__PMI_MEM_DISABLE__SHIFT                   0x00000015
#define	BIF_MISC__PMI_BM_DISABLE__SHIFT                    0x00000016
#define	BIF_MISC__PMI_INT_DISABLE__SHIFT                   0x00000017

// PARB_ARBITOR_CNTL
#define	PARB_ARBITOR_CNTL__PARB_X_MAN_EN__SHIFT            0x00000000
#define	PARB_ARBITOR_CNTL__PARB_X_SS_BUS_TYPE_SEL__SHIFT   0x00000001
#define	PARB_ARBITOR_CNTL__PARB_X_MAN_SEL__SHIFT           0x00000004
#define	PARB_ARBITOR_CNTL__PARB_Y_MAN_EN__SHIFT            0x00000008
#define	PARB_ARBITOR_CNTL__PARB_Y_SS_BUS_TYPE_SEL__SHIFT   0x00000009
#define	PARB_ARBITOR_CNTL__PARB_Y_MAN_SEL__SHIFT           0x0000000c
#define	PARB_ARBITOR_CNTL__BOARDCAST_MODE__SHIFT           0x00000010
#define	PARB_ARBITOR_CNTL__PCI_OP__SHIFT                   0x00000014

// PARB_TIMEOUT_CNTL
#define	PARB_TIMEOUT_CNTL__BUS_P_TIMEOUT__SHIFT            0x00000000
#define	PARB_TIMEOUT_CNTL__BUS_X_TIMEOUT__SHIFT            0x00000008
#define	PARB_TIMEOUT_CNTL__BUS_Y_TIMEOUT__SHIFT            0x00000010

// ARBITRATION_STATUS
#define	ARBITRATION_STATUS__PARBX_MS_BUS_SEL__SHIFT        0x00000000
#define	ARBITRATION_STATUS__PARBX_SS_AGP_PCI_SEL__SHIFT    0x00000001
#define	ARBITRATION_STATUS__PARBY_MS_BUS_SEL__SHIFT        0x00000004
#define	ARBITRATION_STATUS__PARBY_SS_AGP_PCI_SEL__SHIFT    0x00000005
#define	ARBITRATION_STATUS__ARBITOR_XY2P_BUS_SEL__SHIFT    0x00000008

// BYTE_SWAP_CNTL
#define	BYTE_SWAP_CNTL__BYTE_SWAP_MODE__SHIFT              0x00000000
#define	BYTE_SWAP_CNTL__BYTE_SWAP_CFG_MON_DISABLEb__SHIFT  0x00000004

// BUS_X_PULL_UPDN_CNTL
#define	BUS_X_PULL_UPDN_CNTL__GLOBAL_PUPD_DIS_X__SHIFT     0x00000000
#define	BUS_X_PULL_UPDN_CNTL__PU_REQb_X__SHIFT             0x00000004
#define	BUS_X_PULL_UPDN_CNTL__PU_GNTb_X__SHIFT             0x00000005
#define	BUS_X_PULL_UPDN_CNTL__PU_RBFb_X__SHIFT             0x00000006
#define	BUS_X_PULL_UPDN_CNTL__PU_WBFb_X__SHIFT             0x00000007
#define	BUS_X_PULL_UPDN_CNTL__PU_FRAMEb_X__SHIFT           0x00000008
#define	BUS_X_PULL_UPDN_CNTL__PU_IRDYb_X__SHIFT            0x00000009
#define	BUS_X_PULL_UPDN_CNTL__PU_TRDYb_X__SHIFT            0x0000000a
#define	BUS_X_PULL_UPDN_CNTL__PU_DEVSELb_X__SHIFT          0x0000000b
#define	BUS_X_PULL_UPDN_CNTL__PU_STOPb_X__SHIFT            0x0000000c
#define	BUS_X_PULL_UPDN_CNTL__PU_PAR_X__SHIFT              0x0000000d
#define	BUS_X_PULL_UPDN_CNTL__PU_AD_X__SHIFT               0x0000000e
#define	BUS_X_PULL_UPDN_CNTL__PU_CBEB_X__SHIFT             0x0000000f
#define	BUS_X_PULL_UPDN_CNTL__PU_AGP_SBA_X__SHIFT          0x00000010
#define	BUS_X_PULL_UPDN_CNTL__PU_AGP_ADSTB_X__SHIFT        0x00000011
#define	BUS_X_PULL_UPDN_CNTL__PU_AGP_SBSTB_X__SHIFT        0x00000012
#define	BUS_X_PULL_UPDN_CNTL__PD_AGP_ADSTBB_X__SHIFT       0x00000013
#define	BUS_X_PULL_UPDN_CNTL__PD_AGP_SBSTBB_X__SHIFT       0x00000014

// BUS_Y_PULL_UPDN_CNTL
#define	BUS_Y_PULL_UPDN_CNTL__GLOBAL_PUPD_DIS_Y__SHIFT     0x00000000
#define	BUS_Y_PULL_UPDN_CNTL__PU_REQb_Y__SHIFT             0x00000004
#define	BUS_Y_PULL_UPDN_CNTL__PU_GNTb_Y__SHIFT             0x00000005
#define	BUS_Y_PULL_UPDN_CNTL__PU_RBFb_Y__SHIFT             0x00000006
#define	BUS_Y_PULL_UPDN_CNTL__PU_WBFb_Y__SHIFT             0x00000007
#define	BUS_Y_PULL_UPDN_CNTL__PU_FRAMEb_Y__SHIFT           0x00000008
#define	BUS_Y_PULL_UPDN_CNTL__PU_IRDYb_Y__SHIFT            0x00000009
#define	BUS_Y_PULL_UPDN_CNTL__PU_TRDYb_Y__SHIFT            0x0000000a
#define	BUS_Y_PULL_UPDN_CNTL__PU_DEVSELb_Y__SHIFT          0x0000000b
#define	BUS_Y_PULL_UPDN_CNTL__PU_STOPb_Y__SHIFT            0x0000000c
#define	BUS_Y_PULL_UPDN_CNTL__PU_PAR_Y__SHIFT              0x0000000d
#define	BUS_Y_PULL_UPDN_CNTL__PU_AD_Y__SHIFT               0x0000000e
#define	BUS_Y_PULL_UPDN_CNTL__PU_CBEB_Y__SHIFT             0x0000000f
#define	BUS_Y_PULL_UPDN_CNTL__PU_AGP_SBA_Y__SHIFT          0x00000010
#define	BUS_Y_PULL_UPDN_CNTL__PU_AGP_ADSTB_Y__SHIFT        0x00000011
#define	BUS_Y_PULL_UPDN_CNTL__PU_AGP_SBSTB_Y__SHIFT        0x00000012
#define	BUS_Y_PULL_UPDN_CNTL__PD_AGP_ADSTBB_Y__SHIFT       0x00000013
#define	BUS_Y_PULL_UPDN_CNTL__PD_AGP_SBSTBB_Y__SHIFT       0x00000014

// HW_DEBUG
#define	HW_DEBUG__HW_DEBUG_0__SHIFT                        0x00000000
#define	HW_DEBUG__HW_DEBUG_1__SHIFT                        0x00000001
#define	HW_DEBUG__HW_DEBUG_2__SHIFT                        0x00000002
#define	HW_DEBUG__HW_DEBUG_3__SHIFT                        0x00000003
#define	HW_DEBUG__HW_DEBUG_4__SHIFT                        0x00000004
#define	HW_DEBUG__HW_DEBUG_5__SHIFT                        0x00000005
#define	HW_DEBUG__HW_DEBUG_6__SHIFT                        0x00000006
#define	HW_DEBUG__HW_DEBUG_7__SHIFT                        0x00000007
#define	HW_DEBUG__HW_DEBUG_8__SHIFT                        0x00000008
#define	HW_DEBUG__HW_DEBUG_9__SHIFT                        0x00000009
#define	HW_DEBUG__HW_DEBUG_A__SHIFT                        0x0000000a
#define	HW_DEBUG__HW_DEBUG_B__SHIFT                        0x0000000b
#define	HW_DEBUG__HW_DEBUG_C__SHIFT                        0x0000000c
#define	HW_DEBUG__HW_DEBUG_D__SHIFT                        0x0000000d
#define	HW_DEBUG__HW_DEBUG_E__SHIFT                        0x0000000e
#define	HW_DEBUG__HW_DEBUG_F__SHIFT                        0x0000000f
#define	HW_DEBUG__HW_DEBUG_10__SHIFT                       0x00000010
#define	HW_DEBUG__HW_DEBUG_11__SHIFT                       0x00000011
#define	HW_DEBUG__HW_DEBUG_12__SHIFT                       0x00000012
#define	HW_DEBUG__HW_DEBUG_13__SHIFT                       0x00000013
#define	HW_DEBUG__HW_DEBUG_14__SHIFT                       0x00000014
#define	HW_DEBUG__HW_DEBUG_15__SHIFT                       0x00000015
#define	HW_DEBUG__HW_DEBUG_16__SHIFT                       0x00000016
#define	HW_DEBUG__HW_DEBUG_17__SHIFT                       0x00000017
#define	HW_DEBUG__HW_DEBUG_18__SHIFT                       0x00000018
#define	HW_DEBUG__HW_DEBUG_19__SHIFT                       0x00000019
#define	HW_DEBUG__HW_DEBUG_1A__SHIFT                       0x0000001a
#define	HW_DEBUG__HW_DEBUG_1B__SHIFT                       0x0000001b
#define	HW_DEBUG__HW_DEBUG_1C__SHIFT                       0x0000001c
#define	HW_DEBUG__HW_DEBUG_1D__SHIFT                       0x0000001d
#define	HW_DEBUG__HW_DEBUG_1E__SHIFT                       0x0000001e
#define	HW_DEBUG__HW_DEBUG_1F__SHIFT                       0x0000001f

// RESYNC_CNTL
#define	RESYNC_CNTL__DBL_RSYNC_P_MST_RPTR__SHIFT           0x00000000
#define	RESYNC_CNTL__DBL_RSYNC_P_MST_WPTR__SHIFT           0x00000001
#define	RESYNC_CNTL__DBL_RSYNC_P_MWB_RPTR__SHIFT           0x00000002
#define	RESYNC_CNTL__DBL_RSYNC_P_MWB_WPTR__SHIFT           0x00000003
#define	RESYNC_CNTL__DBL_RSYNC_P_MRB_RPTR__SHIFT           0x00000004
#define	RESYNC_CNTL__DBL_RSYNC_P_MRB_WPTR__SHIFT           0x00000005
#define	RESYNC_CNTL__DBL_RSYNC_P_SRB_RPTR__SHIFT           0x00000006
#define	RESYNC_CNTL__DBL_RSYNC_P_SRB_WPTR__SHIFT           0x00000007
#define	RESYNC_CNTL__DBL_RSYNC_P_SWB_RPTR__SHIFT           0x00000008
#define	RESYNC_CNTL__DBL_RSYNC_P_SWB_WPTR__SHIFT           0x00000009
#define	RESYNC_CNTL__DBL_RSYNC_X_MST_RPTR__SHIFT           0x0000000a
#define	RESYNC_CNTL__DBL_RSYNC_X_MST_WPTR__SHIFT           0x0000000b
#define	RESYNC_CNTL__DBL_RSYNC_X_MWB_RPTR__SHIFT           0x0000000c
#define	RESYNC_CNTL__DBL_RSYNC_X_MWB_WPTR__SHIFT           0x0000000d
#define	RESYNC_CNTL__DBL_RSYNC_X_MRB_RPTR__SHIFT           0x0000000e
#define	RESYNC_CNTL__DBL_RSYNC_X_MRB_WPTR__SHIFT           0x0000000f
#define	RESYNC_CNTL__DBL_RSYNC_X_SRB_RPTR__SHIFT           0x00000010
#define	RESYNC_CNTL__DBL_RSYNC_X_SRB_WPTR__SHIFT           0x00000011
#define	RESYNC_CNTL__DBL_RSYNC_X_SWB_RPTR__SHIFT           0x00000012
#define	RESYNC_CNTL__DBL_RSYNC_X_SWB_WPTR__SHIFT           0x00000013
#define	RESYNC_CNTL__DBL_RSYNC_Y_MST_RPTR__SHIFT           0x00000014
#define	RESYNC_CNTL__DBL_RSYNC_Y_MST_WPTR__SHIFT           0x00000015
#define	RESYNC_CNTL__DBL_RSYNC_Y_MWB_RPTR__SHIFT           0x00000016
#define	RESYNC_CNTL__DBL_RSYNC_Y_MWB_WPTR__SHIFT           0x00000017
#define	RESYNC_CNTL__DBL_RSYNC_Y_MRB_RPTR__SHIFT           0x00000018
#define	RESYNC_CNTL__DBL_RSYNC_Y_MRB_WPTR__SHIFT           0x00000019
#define	RESYNC_CNTL__DBL_RSYNC_Y_SRB_RPTR__SHIFT           0x0000001a
#define	RESYNC_CNTL__DBL_RSYNC_Y_SRB_WPTR__SHIFT           0x0000001b
#define	RESYNC_CNTL__DBL_RSYNC_Y_SWB_RPTR__SHIFT           0x0000001c
#define	RESYNC_CNTL__DBL_RSYNC_Y_SWB_WPTR__SHIFT           0x0000001d

// AGP_RESYNC_CNTL
#define	AGP_RESYNC_CNTL__DBL_RSYNC_P_WRFIFO_RPTR__SHIFT    0x00000000
#define	AGP_RESYNC_CNTL__DBL_RSYNC_P_WRFIFO_WPTR__SHIFT    0x00000001
#define	AGP_RESYNC_CNTL__DBL_RSYNC_P_RDFIFO_RPTR__SHIFT    0x00000002
#define	AGP_RESYNC_CNTL__DBL_RSYNC_P_RDFIFO_WPTR__SHIFT    0x00000003
#define	AGP_RESYNC_CNTL__DBL_RSYNC_P_RQFIFO_RPTR__SHIFT    0x00000004
#define	AGP_RESYNC_CNTL__DBL_RSYNC_P_RQFIFO_WPTR__SHIFT    0x00000005
#define	AGP_RESYNC_CNTL__DBL_RSYNC_X_WRFIFO_RPTR__SHIFT    0x00000006
#define	AGP_RESYNC_CNTL__DBL_RSYNC_X_WRFIFO_WPTR__SHIFT    0x00000007
#define	AGP_RESYNC_CNTL__DBL_RSYNC_X_RDFIFO_RPTR__SHIFT    0x00000008
#define	AGP_RESYNC_CNTL__DBL_RSYNC_X_RDFIFO_WPTR__SHIFT    0x00000009
#define	AGP_RESYNC_CNTL__DBL_RSYNC_X_RQFIFO_RPTR__SHIFT    0x0000000a
#define	AGP_RESYNC_CNTL__DBL_RSYNC_X_RQFIFO_WPTR__SHIFT    0x0000000b
#define	AGP_RESYNC_CNTL__DBL_RSYNC_X_WREQ_RPTR__SHIFT      0x0000000c
#define	AGP_RESYNC_CNTL__DBL_RSYNC_X_WREQ_WPTR__SHIFT      0x0000000d
#define	AGP_RESYNC_CNTL__DBL_RSYNC_X_RDSIZE_RPTR__SHIFT    0x0000000e
#define	AGP_RESYNC_CNTL__DBL_RSYNC_X_RDSIZE_WPTR__SHIFT    0x0000000f
#define	AGP_RESYNC_CNTL__DBL_RSYNC_Y_WRFIFO_RPTR__SHIFT    0x00000010
#define	AGP_RESYNC_CNTL__DBL_RSYNC_Y_WRFIFO_WPTR__SHIFT    0x00000011
#define	AGP_RESYNC_CNTL__DBL_RSYNC_Y_RDFIFO_RPTR__SHIFT    0x00000012
#define	AGP_RESYNC_CNTL__DBL_RSYNC_Y_RDFIFO_WPTR__SHIFT    0x00000013
#define	AGP_RESYNC_CNTL__DBL_RSYNC_Y_RQFIFO_RPTR__SHIFT    0x00000014
#define	AGP_RESYNC_CNTL__DBL_RSYNC_Y_RQFIFO_WPTR__SHIFT    0x00000015
#define	AGP_RESYNC_CNTL__DBL_RSYNC_Y_WREQ_RPTR__SHIFT      0x00000016
#define	AGP_RESYNC_CNTL__DBL_RSYNC_Y_WREQ_WPTR__SHIFT      0x00000017
#define	AGP_RESYNC_CNTL__DBL_RSYNC_Y_RDSIZE_RPTR__SHIFT    0x00000018
#define	AGP_RESYNC_CNTL__DBL_RSYNC_Y_RDSIZE_WPTR__SHIFT    0x00000019

// ALT_SECSTATUS_AND_BUSCONTROL_X
#define	ALT_SECSTATUS_AND_BUSCONTROL_X__SEC_SERR_EN_X__SHIFT 0x00000000
#define	ALT_SECSTATUS_AND_BUSCONTROL_X__MST_ABORT_MODE_X__SHIFT 0x00000001
#define	ALT_SECSTATUS_AND_BUSCONTROL_X__SEC_BUS_RESET_X__SHIFT 0x00000002
#define	ALT_SECSTATUS_AND_BUSCONTROL_X__DISCARD_TIMER_SERRb_EN_X__SHIFT 0x00000003
#define	ALT_SECSTATUS_AND_BUSCONTROL_X__DISCARD_TIMER_STATUS_X__SHIFT 0x0000001a
#define	ALT_SECSTATUS_AND_BUSCONTROL_X__RECEIVED_SEC_TARGET_ABORT_X__SHIFT 0x0000001c
#define	ALT_SECSTATUS_AND_BUSCONTROL_X__RECEIVED_SEC_MASTER_ABORT_X__SHIFT 0x0000001d
#define	ALT_SECSTATUS_AND_BUSCONTROL_X__RECEIVED_SEC_SYSTEM_ERROR_X__SHIFT 0x0000001e

// ALT_SECSTATUS_AND_BUSCONTROL_Y
#define	ALT_SECSTATUS_AND_BUSCONTROL_Y__SEC_SERR_EN_Y__SHIFT 0x00000000
#define	ALT_SECSTATUS_AND_BUSCONTROL_Y__MST_ABORT_MODE_Y__SHIFT 0x00000001
#define	ALT_SECSTATUS_AND_BUSCONTROL_Y__SEC_BUS_RESET_Y__SHIFT 0x00000002
#define	ALT_SECSTATUS_AND_BUSCONTROL_Y__DISCARD_TIMER_SERRb_EN_Y__SHIFT 0x00000003
#define	ALT_SECSTATUS_AND_BUSCONTROL_Y__DISCARD_TIMER_STATUS_Y__SHIFT 0x0000001a
#define	ALT_SECSTATUS_AND_BUSCONTROL_Y__RECEIVED_SEC_TARGET_ABORT_Y__SHIFT 0x0000001c
#define	ALT_SECSTATUS_AND_BUSCONTROL_Y__RECEIVED_SEC_MASTER_ABORT_Y__SHIFT 0x0000001d
#define	ALT_SECSTATUS_AND_BUSCONTROL_Y__RECEIVED_SEC_SYSTEM_ERROR_Y__SHIFT 0x0000001e

// SGD_SEC_LAT_TIMER
#define	SGD_SEC_LAT_TIMER__SGD_SEC_LAT_TIMER_X__SHIFT      0x00000000
#define	SGD_SEC_LAT_TIMER__SGD_SEC_LAT_TIMER_Y__SHIFT      0x00000008
#define	SGD_SEC_LAT_TIMER__SGD_SEC_LAT_TIMER_X_EN__SHIFT   0x00000010
#define	SGD_SEC_LAT_TIMER__SGD_SEC_LAT_TIMER_Y_EN__SHIFT   0x00000011

// CONFIG_XSTRAP1
#define	CONFIG_XSTRAP1__ROMCFG__SHIFT                      0x00000000
#define	CONFIG_XSTRAP1__BUSCFG__SHIFT                      0x00000002
#define	CONFIG_XSTRAP1__HWE_MODE__SHIFT                    0x00000004
#define	CONFIG_XSTRAP1__S_FW_DIS__SHIFT                    0x00000005
#define	CONFIG_XSTRAP1__P2PB_MODE__SHIFT                   0x00000006
#define	CONFIG_XSTRAP1__IDSEL_AD17__SHIFT                  0x00000007
#define	CONFIG_XSTRAP1__VGA_DISABLE__SHIFT                 0x00000008
#define	CONFIG_XSTRAP1__ENINTb__SHIFT                      0x00000009
#define	CONFIG_XSTRAP1__AGP_MODE__SHIFT                    0x0000000a
#define	CONFIG_XSTRAP1__CAP_LIST__SHIFT                    0x0000000d
#define	CONFIG_XSTRAP1__PORTB_DIS__SHIFT                   0x0000000f
#define	CONFIG_XSTRAP1__P_AGPFBSKEW__SHIFT                 0x00000010
#define	CONFIG_XSTRAP1__P_X1CLK_SKEW__SHIFT                0x00000013
#define	CONFIG_XSTRAP1__X_AGPFBSKEW__SHIFT                 0x00000016
#define	CONFIG_XSTRAP1__X_X1CLK_SKEW__SHIFT                0x00000019
#define	CONFIG_XSTRAP1__Y_AGPFBSKEW__SHIFT                 0x0000001c
#define	CONFIG_XSTRAP1__KS_MODE__SHIFT                     0x0000001f

// TEST_DEBUG_CNTL_BG
#define	TEST_DEBUG_CNTL_BG__TEST_DEBUG_OUT_EN__SHIFT       0x00000000
#define	TEST_DEBUG_CNTL_BG__TEST_DEBUG_IN_EN__SHIFT        0x00000001
#define	TEST_DEBUG_CNTL_BG__TEST_IDDQ_EN__SHIFT            0x00000002
#define	TEST_DEBUG_CNTL_BG__TEST_BLOCK_SEL__SHIFT          0x00000008
#define	TEST_DEBUG_CNTL_BG__TEST_ENABLE__SHIFT             0x0000000f
#define	TEST_DEBUG_CNTL_BG__TEST_DELAY_IN__SHIFT           0x00000010
#define	TEST_DEBUG_CNTL_BG__CLK_OUT_EN__SHIFT              0x0000001a
#define	TEST_DEBUG_CNTL_BG__CLKMUX_OUT_SEL__SHIFT          0x0000001b

// TEST_DEBUG_MUX_BG
#define	TEST_DEBUG_MUX_BG__TEST_DEBUG_SEL__SHIFT           0x00000000
#define	TEST_DEBUG_MUX_BG__TEST_CLK0__SHIFT                0x00000008
#define	TEST_DEBUG_MUX_BG__TEST_CLK0_INV__SHIFT            0x0000000f
#define	TEST_DEBUG_MUX_BG__TEST_CLK1__SHIFT                0x00000010
#define	TEST_DEBUG_MUX_BG__TEST_CLK1_INV__SHIFT            0x00000017
#define	TEST_DEBUG_MUX_BG__DEBUG_SEL__SHIFT                0x00000018

// TEST_DEBUG_OUT_BG
#define	TEST_DEBUG_OUT_BG__DBUG_OUT_PREMUX__SHIFT          0x00000000
#define	TEST_DEBUG_OUT_BG__DBUG_OUT_POSTMUX__SHIFT         0x00000010

// ROMMUX_CNTL
#define	ROMMUX_CNTL__ROM_CLK_DIVIDE__SHIFT                 0x00000000
#define	ROMMUX_CNTL__STR_ROMCLK__SHIFT                     0x00000005
#define	ROMMUX_CNTL__GPIOPAD_MASK__SHIFT                   0x00000010

// TEST_GPIOPAD_MASK_BG
#define	TEST_GPIOPAD_MASK_BG__GPIOPAD_A__SHIFT             0x00000000
#define	TEST_GPIOPAD_MASK_BG__GPIOPAD_EN__SHIFT            0x00000010

// SEPROM_CNTL1_BG
#define	SEPROM_CNTL1_BG__WRITE_ENABLE__SHIFT               0x00000000
#define	SEPROM_CNTL1_BG__WRITE_DISABLE__SHIFT              0x00000001
#define	SEPROM_CNTL1_BG__READ_CONFIG__SHIFT                0x00000002
#define	SEPROM_CNTL1_BG__WRITE_CONFIG__SHIFT               0x00000003
#define	SEPROM_CNTL1_BG__READ_STATUS__SHIFT                0x00000004
#define	SEPROM_CNTL1_BG__SECT_TO_SRAM__SHIFT               0x00000005
#define	SEPROM_CNTL1_BG__READY_BUSY__SHIFT                 0x00000007
#define	SEPROM_CNTL1_BG__SEPROM_BUSY__SHIFT                0x00000008
#define	SEPROM_CNTL1_BG__BCNT_OVER_WTE_EN__SHIFT           0x00000009
#define	SEPROM_CNTL1_BG__RB_MASKB__SHIFT                   0x0000000a
#define	SEPROM_CNTL1_BG__SOFT_RESET__SHIFT                 0x0000000b
#define	SEPROM_CNTL1_BG__STATE_IDLEb__SHIFT                0x0000000c
#define	SEPROM_CNTL1_BG__BULK_ERASE__SHIFT                 0x0000000d
#define	SEPROM_CNTL1_BG__BYTE_CNT__SHIFT                   0x00000010
#define	SEPROM_CNTL1_BG__SCK_PRESCALE__SHIFT               0x00000018

// SEPROM_CNTL2_BG
#define	SEPROM_CNTL2_BG__WAIT_CYCLE__SHIFT                 0x00000000
#define	SEPROM_CNTL2_BG__AUTO_ADDR_SAMPLE__SHIFT           0x00000008
#define	SEPROM_CNTL2_BG__SEC_COMMAND__SHIFT                0x00000010

// AGP_PLL_CNTL_P
#define	AGP_PLL_CNTL_P__APLL_SLEEP__SHIFT                  0x00000000
#define	AGP_PLL_CNTL_P__APLL_RESET__SHIFT                  0x00000001
#define	AGP_PLL_CNTL_P__APLL_XSEL__SHIFT                   0x00000002
#define	AGP_PLL_CNTL_P__APLL_TST_EN__SHIFT                 0x00000004
#define	AGP_PLL_CNTL_P__APLL_TCPOFF__SHIFT                 0x00000005
#define	AGP_PLL_CNTL_P__APLL_TVCOMAX__SHIFT                0x00000006
#define	AGP_PLL_CNTL_P__APLL_REF_SKEW__SHIFT               0x00000007
#define	AGP_PLL_CNTL_P__APLL_FB_SKEW__SHIFT                0x0000000a
#define	AGP_PLL_CNTL_P__APLL_X0_CLK_SKEW__SHIFT            0x0000000d
#define	AGP_PLL_CNTL_P__APLL_X1_CLK_SKEW__SHIFT            0x00000010
#define	AGP_PLL_CNTL_P__APLL_X2_CLK_SKEW__SHIFT            0x00000013
#define	AGP_PLL_CNTL_P__APLL_X4_CLK_SKEW__SHIFT            0x00000016
#define	AGP_PLL_CNTL_P__APLL_PUMP_GAIN__SHIFT              0x00000019
#define	AGP_PLL_CNTL_P__APLL_VCO_GAIN__SHIFT               0x0000001c

// AGP_PLL_CNTL_X
#define	AGP_PLL_CNTL_X__APLL_SLEEP__SHIFT                  0x00000000
#define	AGP_PLL_CNTL_X__APLL_RESET__SHIFT                  0x00000001
#define	AGP_PLL_CNTL_X__APLL_XSEL__SHIFT                   0x00000002
#define	AGP_PLL_CNTL_X__APLL_TST_EN__SHIFT                 0x00000004
#define	AGP_PLL_CNTL_X__APLL_TCPOFF__SHIFT                 0x00000005
#define	AGP_PLL_CNTL_X__APLL_TVCOMAX__SHIFT                0x00000006
#define	AGP_PLL_CNTL_X__APLL_REF_SKEW__SHIFT               0x00000007
#define	AGP_PLL_CNTL_X__APLL_FB_SKEW__SHIFT                0x0000000a
#define	AGP_PLL_CNTL_X__APLL_X0_CLK_SKEW__SHIFT            0x0000000d
#define	AGP_PLL_CNTL_X__APLL_X1_CLK_SKEW__SHIFT            0x00000010
#define	AGP_PLL_CNTL_X__APLL_X2_CLK_SKEW__SHIFT            0x00000013
#define	AGP_PLL_CNTL_X__APLL_X4_CLK_SKEW__SHIFT            0x00000016
#define	AGP_PLL_CNTL_X__APLL_PUMP_GAIN__SHIFT              0x00000019
#define	AGP_PLL_CNTL_X__APLL_VCO_GAIN__SHIFT               0x0000001c

// AGP_PLL_CNTL_Y
#define	AGP_PLL_CNTL_Y__APLL_SLEEP__SHIFT                  0x00000000
#define	AGP_PLL_CNTL_Y__APLL_RESET__SHIFT                  0x00000001
#define	AGP_PLL_CNTL_Y__APLL_XSEL__SHIFT                   0x00000002
#define	AGP_PLL_CNTL_Y__APLL_TST_EN__SHIFT                 0x00000004
#define	AGP_PLL_CNTL_Y__APLL_TCPOFF__SHIFT                 0x00000005
#define	AGP_PLL_CNTL_Y__APLL_TVCOMAX__SHIFT                0x00000006
#define	AGP_PLL_CNTL_Y__APLL_REF_SKEW__SHIFT               0x00000007
#define	AGP_PLL_CNTL_Y__APLL_FB_SKEW__SHIFT                0x0000000a
#define	AGP_PLL_CNTL_Y__APLL_X0_CLK_SKEW__SHIFT            0x0000000d
#define	AGP_PLL_CNTL_Y__APLL_X1_CLK_SKEW__SHIFT            0x00000010
#define	AGP_PLL_CNTL_Y__APLL_X2_CLK_SKEW__SHIFT            0x00000013
#define	AGP_PLL_CNTL_Y__APLL_X4_CLK_SKEW__SHIFT            0x00000016
#define	AGP_PLL_CNTL_Y__APLL_PUMP_GAIN__SHIFT              0x00000019
#define	AGP_PLL_CNTL_Y__APLL_VCO_GAIN__SHIFT               0x0000001c

// PLL_TEST_CNTL_BG
#define	PLL_TEST_CNTL_BG__TST_SRC_SEL__SHIFT               0x00000000
#define	PLL_TEST_CNTL_BG__TST_SRC_INV__SHIFT               0x00000007
#define	PLL_TEST_CNTL_BG__PLL_MASK_READ_B__SHIFT           0x00000009
#define	PLL_TEST_CNTL_BG__TEST_COUNT__SHIFT                0x00000018

// CONFIG_XSTRAP2
#define	CONFIG_XSTRAP2__NOROM_FB_SKEW__SHIFT               0x00000000
#define	CONFIG_XSTRAP2__AGPVCOGAIN__SHIFT                  0x00000004
#define	CONFIG_XSTRAP2__AGPCPGAIN__SHIFT                   0x00000007
#define	CONFIG_XSTRAP2__Y_X1CLK_SKEW__SHIFT                0x0000000a
#define	CONFIG_XSTRAP2__SGD_MODE__SHIFT                    0x0000000d
#define	CONFIG_XSTRAP2__Y_3RD_PARTY__SHIFT                 0x0000000e
#define	CONFIG_XSTRAP2__CAP_MODE_INT_X__SHIFT              0x0000000f
#define	CONFIG_XSTRAP2__CAP_MODE_INT_Y__SHIFT              0x00000011
#define	CONFIG_XSTRAP2__CAP_MODE_EXT_XY__SHIFT             0x00000013
#define	CONFIG_XSTRAP2__BLANK_ROM__SHIFT                   0x00000015
#define	CONFIG_XSTRAP2__S_RQ_DEPTH__SHIFT                  0x00000016
#define	CONFIG_XSTRAP2__AGPVCOGAIN_Y__SHIFT                0x0000001c
#define	CONFIG_XSTRAP2__PCI66_MODE__SHIFT                  0x0000001f

// STRAP_SCRATCH_REG
#define	STRAP_SCRATCH_REG__SPARE_ROM_BYTE__SHIFT           0x00000000

#endif

