a = 2.100000
b = 2.200000
a + b = 4.619999
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_mul_top_top glbl -Oenable_linking_all_libraries -prj mul_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s mul_top 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/sim/verilog/mul_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mul_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/sim/verilog/mul_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.mul_top
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_mul_top_top
Compiling module work.glbl
Built simulation snapshot mul_top

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/mul_top/xsim_script.tcl
# xsim {mul_top} -autoloadwcfg -tclbatch {mul_top.tcl}
Time resolution is 1 ps
source mul_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "225000"
// RTL Simulation : 1 / 1 [n/a] @ "325000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 625 ns : File "/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/sim/verilog/mul_top.autotb.v" Line 232
## quit
INFO: [Common 17-206] Exiting xsim at Sun Mar 26 18:42:59 2023...
a = 2.100000
b = 2.200000
a + b = 0.000000
