//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_86
.address_size 64

	// .globl	triton_mm               // -- Begin function triton_mm
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_mm
.visible .entry triton_mm(
	.param .u64 .ptr .global .align 1 triton_mm_param_0,
	.param .u64 .ptr .global .align 1 triton_mm_param_1,
	.param .u64 .ptr .global .align 1 triton_mm_param_2,
	.param .u64 .ptr .global .align 1 triton_mm_param_3
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<37>;
	.reg .b32 	%r<452>;
	.reg .b64 	%rd<32>;
	.loc	1 17 0                          // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:17:0
$L__func_begin0:
	.loc	1 17 0                          // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:17:0

// %bb.0:
	ld.param.u64 	%rd5, [triton_mm_param_2];
	ld.param.u64 	%rd9, [triton_mm_param_0];
	ld.param.u64 	%rd10, [triton_mm_param_1];
$L__tmp0:
	.loc	1 40 24                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:40:24
	mov.u32 	%r84, %ctaid.x;
	.loc	1 46 22                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:46:22
	mul.hi.s32 	%r85, %r84, 715827883;
	shr.u32 	%r86, %r85, 31;
	shr.s32 	%r87, %r85, 6;
	add.s32 	%r88, %r87, %r86;
	.loc	1 47 41                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:47:41
	shl.b32 	%r89, %r88, 3;
	.loc	1 47 30                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:47:30
	sub.s32 	%r90, 57, %r89;
	.loc	1 47 50                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:47:50
	min.s32 	%r91, %r90, 8;
	.loc	1 48 40                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:48:40
	rem.s32 	%r92, %r84, %r91;
	.loc	1 48 34                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:48:34
	add.s32 	%r93, %r92, %r89;
	.loc	1 49 19                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:49:19
	mul.lo.s32 	%r94, %r88, 384;
	sub.s32 	%r95, %r84, %r94;
	.loc	1 49 30                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:49:30
	div.s32 	%r96, %r95, %r91;
	.loc	1 51 17                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:51:17
	shl.b32 	%r1, %r93, 6;
	.loc	1 51 40                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:51:40
	mov.u32 	%r2, %tid.x;
	and.b32  	%r97, %r2, 8;
	bfe.u32 	%r98, %r2, 1, 6;
	shl.b32 	%r3, %r2, 2;
	and.b32  	%r99, %r3, 16;
	.loc	1 51 27                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:51:27
	or.b32  	%r100, %r1, %r98;
	.loc	1 52 17                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:52:17
	shl.b32 	%r4, %r96, 6;
	.loc	1 52 27                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:52:27
	or.b32  	%r101, %r4, %r98;
	.loc	1 54 57                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:54:57
	mul.hi.s32 	%r102, %r100, -1851608123;
	add.s32 	%r103, %r102, %r100;
	shr.u32 	%r104, %r103, 31;
	shr.u32 	%r105, %r103, 11;
	add.s32 	%r106, %r105, %r104;
	mul.lo.s32 	%r107, %r106, 3600;
	sub.s32 	%r108, %r100, %r107;
	.loc	1 58 57                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:58:57
	mul.hi.s32 	%r109, %r101, 715827883;
	shr.u32 	%r110, %r109, 31;
	shr.u32 	%r111, %r109, 9;
	add.s32 	%r112, %r111, %r110;
	mul.lo.s32 	%r113, %r112, 3072;
	sub.s32 	%r114, %r101, %r113;
	.loc	1 66 30                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:66:30
	shl.b32 	%r5, %r2, 4;
	and.b32  	%r115, %r5, 16;
	.loc	1 71 31                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:71:31
	mul.lo.s32 	%r116, %r108, 12288;
	.loc	1 77 56                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:77:56
	mul.lo.s32 	%r117, %r114, 12288;
	.loc	1 71 25                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:71:25
	or.b32  	%r118, %r116, %r115;
	.loc	1 72 25                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:72:25
	cvt.s64.s32 	%rd11, %r118;
	add.s64 	%rd6, %rd9, %rd11;
	.loc	1 72 20                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:72:20
	shl.b32 	%r119, %r97, 1;
	xor.b32  	%r120, %r115, %r119;
	shl.b32 	%r121, %r98, 5;
	or.b32  	%r122, %r120, %r121;
	mov.u32 	%r123, global_smem;
	add.s32 	%r274, %r123, %r122;
	mov.b32 	%r79, 16;
	// begin inline asm
	cp.async.cg.shared.global [ %r274 + 0 ], [ %rd6 + 0 ], 0x10, %r79;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 50                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:77:50
	or.b32  	%r124, %r117, %r115;
	.loc	1 77 25                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:77:25
	cvt.s64.s32 	%rd12, %r124;
	add.s64 	%rd7, %rd10, %rd12;
	.loc	1 77 20                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:77:20
	add.s32 	%r80, %r274, 2048;
	// begin inline asm
	cp.async.cg.shared.global [ %r80 + 0 ], [ %rd7 + 0 ], 0x10, %r79;
	// end inline asm
	cp.async.commit_group;
	and.b32  	%r125, %r2, 7;
	.loc	1 64 26                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:64:26
	or.b32  	%r126, %r97, %r125;
	and.b32  	%r127, %r2, 15;
	xor.b32  	%r128, %r3, %r2;
	and.b32  	%r129, %r128, 16;
	shr.u32 	%r130, %r2, 2;
	and.b32  	%r131, %r130, 16;
	or.b32  	%r132, %r131, %r127;
	shl.b32 	%r133, %r132, 5;
	or.b32  	%r8, %r133, %r129;
	or.b32  	%r134, %r126, %r131;
	shl.b32 	%r135, %r134, 5;
	or.b32  	%r136, %r135, %r129;
	or.b32  	%r9, %r136, 1024;
	xor.b32  	%r137, %r99, %r119;
	and.b32  	%r10, %r130, 8;
	or.b32  	%r138, %r10, %r125;
	shl.b32 	%r139, %r138, 5;
	or.b32  	%r11, %r139, %r137;
	mov.b32 	%r420, 0;
	mov.b32 	%r419, -1;
	mov.b64 	%rd31, 32;
	mov.u32 	%r421, %r420;
	mov.u32 	%r422, %r420;
	mov.u32 	%r423, %r420;
	mov.u32 	%r424, %r420;
	mov.u32 	%r425, %r420;
	mov.u32 	%r426, %r420;
	mov.u32 	%r427, %r420;
	mov.u32 	%r428, %r420;
	mov.u32 	%r429, %r420;
	mov.u32 	%r430, %r420;
	mov.u32 	%r431, %r420;
	mov.u32 	%r432, %r420;
	mov.u32 	%r433, %r420;
	mov.u32 	%r434, %r420;
	mov.u32 	%r435, %r420;
	mov.u32 	%r436, %r420;
	mov.u32 	%r437, %r420;
	mov.u32 	%r438, %r420;
	mov.u32 	%r439, %r420;
	mov.u32 	%r440, %r420;
	mov.u32 	%r441, %r420;
	mov.u32 	%r442, %r420;
	mov.u32 	%r443, %r420;
	mov.u32 	%r444, %r420;
	mov.u32 	%r445, %r420;
	mov.u32 	%r446, %r420;
	mov.u32 	%r447, %r420;
	mov.u32 	%r448, %r420;
	mov.u32 	%r449, %r420;
	mov.u32 	%r450, %r420;
	mov.u32 	%r451, %r420;
$L__BB0_1:                              // =>This Inner Loop Header: Depth=1
	setp.eq.s64 	%p1, %rd31, 12288;
	add.s32 	%r278, %r419, 1;
	setp.gt.u32 	%p2, %r419, 2147483646;
	selp.b32 	%r419, %r278, 0, %p2;
	.loc	1 72 20                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:72:20
	cp.async.wait_group 0;
	bar.sync 	0;
	shl.b32 	%r279, %r419, 11;
	add.s32 	%r281, %r123, %r279;
	add.s32 	%r144, %r281, %r8;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r170, %r171, %r172, %r173}, [%r144];
	// end inline asm
	add.s32 	%r149, %r281, %r9;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r226, %r227, %r228, %r229}, [%r149];
	// end inline asm
	.loc	1 77 20                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:77:20
	add.s32 	%r282, %r281, %r11;
	add.s32 	%r152, %r282, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x2.shared.b16 {%r174, %r175}, [%r152];
	// end inline asm
	add.s32 	%r155, %r282, 2560;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x2.shared.b16 {%r188, %r189}, [%r155];
	// end inline asm
	add.s32 	%r158, %r282, 3072;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x2.shared.b16 {%r202, %r203}, [%r158];
	// end inline asm
	add.s32 	%r161, %r282, 3584;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x2.shared.b16 {%r216, %r217}, [%r161];
	// end inline asm
	.loc	1 78 25                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:78:25
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r420, %r421, %r422, %r423 }, { %r170, %r171, %r172, %r173 }, { %r174, %r175 }, { %r420, %r421, %r422, %r423 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r424, %r425, %r426, %r427 }, { %r170, %r171, %r172, %r173 }, { %r188, %r189 }, { %r424, %r425, %r426, %r427 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r428, %r429, %r430, %r431 }, { %r170, %r171, %r172, %r173 }, { %r202, %r203 }, { %r428, %r429, %r430, %r431 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r432, %r433, %r434, %r435 }, { %r170, %r171, %r172, %r173 }, { %r216, %r217 }, { %r432, %r433, %r434, %r435 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r436, %r437, %r438, %r439 }, { %r226, %r227, %r228, %r229 }, { %r174, %r175 }, { %r436, %r437, %r438, %r439 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r440, %r441, %r442, %r443 }, { %r226, %r227, %r228, %r229 }, { %r188, %r189 }, { %r440, %r441, %r442, %r443 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r444, %r445, %r446, %r447 }, { %r226, %r227, %r228, %r229 }, { %r202, %r203 }, { %r444, %r445, %r446, %r447 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r448, %r449, %r450, %r451 }, { %r226, %r227, %r228, %r229 }, { %r216, %r217 }, { %r448, %r449, %r450, %r451 };
	// end inline asm
	.loc	1 72 20                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:72:20
	add.s64 	%rd13, %rd6, %rd31;
	bar.sync 	0;
	selp.b32 	%r275, 0, 16, %p1;
	// begin inline asm
	cp.async.cg.shared.global [ %r274 + 0 ], [ %rd13 + 0 ], 0x10, %r275;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 20                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:77:20
	add.s64 	%rd14, %rd7, %rd31;
	// begin inline asm
	cp.async.cg.shared.global [ %r80 + 0 ], [ %rd14 + 0 ], 0x10, %r275;
	// end inline asm
	cp.async.commit_group;
	.loc	1 64 26                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:64:26
	add.s64 	%rd31, %rd31, 32;
	setp.ne.s64 	%p3, %rd31, 12320;
	@%p3 bra 	$L__BB0_1;
// %bb.2:
	.loc	1 51 40                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:51:40
	and.b32  	%r363, %r3, 60;
	.loc	1 52 27                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:52:27
	or.b32  	%r364, %r4, %r363;
	.loc	1 51 40                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:51:40
	bfe.u32 	%r365, %r2, 4, 3;
	.loc	1 51 27                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:51:27
	or.b32  	%r366, %r365, %r1;
	or.b32  	%r367, %r366, 56;
	or.b32  	%r368, %r366, 48;
	or.b32  	%r369, %r366, 40;
	or.b32  	%r370, %r366, 32;
	or.b32  	%r371, %r366, 24;
	or.b32  	%r372, %r366, 16;
	or.b32  	%r373, %r366, 8;
	.loc	1 64 26                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:64:26
	cp.async.wait_group 0;
	bar.sync 	0;
	.loc	1 85 20                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:85:20
	setp.lt.s32 	%p28, %r366, 3600;
	setp.lt.s32 	%p29, %r373, 3600;
	setp.lt.s32 	%p30, %r372, 3600;
	setp.lt.s32 	%p31, %r371, 3600;
	setp.lt.s32 	%p32, %r370, 3600;
	setp.lt.s32 	%p33, %r369, 3600;
	setp.lt.s32 	%p34, %r368, 3600;
	setp.lt.s32 	%p35, %r367, 3600;
	.loc	1 85 34                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:85:34
	setp.lt.s32 	%p36, %r364, 3072;
	.loc	1 85 26                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:85:26
	and.pred  	%p20, %p28, %p36;
	and.pred  	%p21, %p29, %p36;
	and.pred  	%p22, %p30, %p36;
	and.pred  	%p23, %p31, %p36;
	and.pred  	%p24, %p32, %p36;
	and.pred  	%p25, %p33, %p36;
	and.pred  	%p26, %p34, %p36;
	and.pred  	%p27, %p35, %p36;
	.loc	1 88 26                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:88:26
	mad.lo.s32 	%r374, %r366, 3072, %r364;
	add.s32 	%r375, %r374, 24576;
	add.s32 	%r376, %r374, 49152;
	add.s32 	%r377, %r374, 73728;
	add.s32 	%r378, %r374, 98304;
	add.s32 	%r379, %r374, 122880;
	add.s32 	%r380, %r374, 147456;
	.loc	1 88 21                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:88:21
	add.s32 	%r381, %r374, 172032;
	.loc	1 89 25                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:89:25
	mul.wide.s32 	%rd23, %r374, 4;
	add.s64 	%rd15, %rd5, %rd23;
	mul.wide.s32 	%rd24, %r375, 4;
	add.s64 	%rd16, %rd5, %rd24;
	mul.wide.s32 	%rd25, %r376, 4;
	add.s64 	%rd17, %rd5, %rd25;
	mul.wide.s32 	%rd26, %r377, 4;
	add.s64 	%rd18, %rd5, %rd26;
	mul.wide.s32 	%rd27, %r378, 4;
	add.s64 	%rd19, %rd5, %rd27;
	mul.wide.s32 	%rd28, %r379, 4;
	add.s64 	%rd20, %rd5, %rd28;
	mul.wide.s32 	%rd29, %r380, 4;
	add.s64 	%rd21, %rd5, %rd29;
	mul.wide.s32 	%rd30, %r381, 4;
	add.s64 	%rd22, %rd5, %rd30;
	.loc	1 89 67                         // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:89:67
	shl.b32 	%r382, %r2, 1;
	and.b32  	%r383, %r382, 6;
	and.b32  	%r384, %r5, 192;
	or.b32  	%r385, %r384, %r383;
	and.b32  	%r386, %r5, 1280;
	or.b32  	%r387, %r386, %r385;
	or.b32  	%r388, %r387, %r10;
	and.b32  	%r389, %r3, 508;
	shr.u32 	%r390, %r387, 2;
	and.b32  	%r391, %r390, 368;
	add.s32 	%r393, %r123, %r391;
	shl.b32 	%r394, %r388, 2;
	add.s32 	%r283, %r393, %r394;
	mov.pred 	%p4, -1;
	// begin inline asm
	@%p4 st.shared.v2.b32 [ %r283 + 0 ], { %r420, %r421 };
	// end inline asm
	or.b32  	%r395, %r387, 512;
	shr.u32 	%r396, %r395, 2;
	and.b32  	%r397, %r396, 496;
	add.s32 	%r398, %r123, %r397;
	add.s32 	%r399, %r398, %r394;
	add.s32 	%r286, %r399, 2048;
	// begin inline asm
	@%p4 st.shared.v2.b32 [ %r286 + 0 ], { %r422, %r423 };
	// end inline asm
	add.s32 	%r289, %r283, 64;
	// begin inline asm
	@%p4 st.shared.v2.b32 [ %r289 + 0 ], { %r424, %r425 };
	// end inline asm
	add.s32 	%r292, %r399, 2112;
	// begin inline asm
	@%p4 st.shared.v2.b32 [ %r292 + 0 ], { %r426, %r427 };
	// end inline asm
	add.s32 	%r295, %r283, 128;
	// begin inline asm
	@%p4 st.shared.v2.b32 [ %r295 + 0 ], { %r428, %r429 };
	// end inline asm
	add.s32 	%r298, %r399, 2176;
	// begin inline asm
	@%p4 st.shared.v2.b32 [ %r298 + 0 ], { %r430, %r431 };
	// end inline asm
	add.s32 	%r301, %r283, 192;
	// begin inline asm
	@%p4 st.shared.v2.b32 [ %r301 + 0 ], { %r432, %r433 };
	// end inline asm
	add.s32 	%r304, %r399, 2240;
	// begin inline asm
	@%p4 st.shared.v2.b32 [ %r304 + 0 ], { %r434, %r435 };
	// end inline asm
	bar.sync 	0;
	and.b32  	%r400, %r2, 112;
	add.s32 	%r401, %r123, %r400;
	shl.b32 	%r402, %r389, 2;
	add.s32 	%r403, %r401, %r402;
	ld.shared.v4.u32 	{%r331, %r332, %r333, %r334}, [%r403];
	or.b32  	%r404, %r389, 512;
	shr.u32 	%r405, %r404, 2;
	and.b32  	%r406, %r405, 240;
	add.s32 	%r407, %r123, %r406;
	add.s32 	%r408, %r407, %r402;
	ld.shared.v4.u32 	{%r335, %r336, %r337, %r338}, [%r408+2048];
	or.b32  	%r409, %r389, 1024;
	shr.u32 	%r410, %r409, 2;
	and.b32  	%r411, %r410, 368;
	add.s32 	%r412, %r123, %r411;
	add.s32 	%r413, %r412, %r402;
	ld.shared.v4.u32 	{%r339, %r340, %r341, %r342}, [%r413+4096];
	or.b32  	%r414, %r389, 1536;
	shr.u32 	%r415, %r414, 2;
	and.b32  	%r416, %r415, 496;
	add.s32 	%r417, %r123, %r416;
	add.s32 	%r418, %r417, %r402;
	ld.shared.v4.u32 	{%r343, %r344, %r345, %r346}, [%r418+6144];
	bar.sync 	0;
	// begin inline asm
	@%p4 st.shared.v2.b32 [ %r283 + 0 ], { %r436, %r437 };
	// end inline asm
	// begin inline asm
	@%p4 st.shared.v2.b32 [ %r286 + 0 ], { %r438, %r439 };
	// end inline asm
	// begin inline asm
	@%p4 st.shared.v2.b32 [ %r289 + 0 ], { %r440, %r441 };
	// end inline asm
	// begin inline asm
	@%p4 st.shared.v2.b32 [ %r292 + 0 ], { %r442, %r443 };
	// end inline asm
	// begin inline asm
	@%p4 st.shared.v2.b32 [ %r295 + 0 ], { %r444, %r445 };
	// end inline asm
	// begin inline asm
	@%p4 st.shared.v2.b32 [ %r298 + 0 ], { %r446, %r447 };
	// end inline asm
	// begin inline asm
	@%p4 st.shared.v2.b32 [ %r301 + 0 ], { %r448, %r449 };
	// end inline asm
	// begin inline asm
	@%p4 st.shared.v2.b32 [ %r304 + 0 ], { %r450, %r451 };
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r347, %r348, %r349, %r350}, [%r403];
	ld.shared.v4.u32 	{%r351, %r352, %r353, %r354}, [%r408+2048];
	ld.shared.v4.u32 	{%r355, %r356, %r357, %r358}, [%r413+4096];
	ld.shared.v4.u32 	{%r359, %r360, %r361, %r362}, [%r418+6144];
	// begin inline asm
	@%p20 st.global.v4.b32 [ %rd15 + 0 ], { %r331, %r332, %r333, %r334 };
	// end inline asm
	// begin inline asm
	@%p21 st.global.v4.b32 [ %rd16 + 0 ], { %r335, %r336, %r337, %r338 };
	// end inline asm
	// begin inline asm
	@%p22 st.global.v4.b32 [ %rd17 + 0 ], { %r339, %r340, %r341, %r342 };
	// end inline asm
	// begin inline asm
	@%p23 st.global.v4.b32 [ %rd18 + 0 ], { %r343, %r344, %r345, %r346 };
	// end inline asm
	// begin inline asm
	@%p24 st.global.v4.b32 [ %rd19 + 0 ], { %r347, %r348, %r349, %r350 };
	// end inline asm
	// begin inline asm
	@%p25 st.global.v4.b32 [ %rd20 + 0 ], { %r351, %r352, %r353, %r354 };
	// end inline asm
	// begin inline asm
	@%p26 st.global.v4.b32 [ %rd21 + 0 ], { %r355, %r356, %r357, %r358 };
	// end inline asm
	// begin inline asm
	@%p27 st.global.v4.b32 [ %rd22 + 0 ], { %r359, %r360, %r361, %r362 };
	// end inline asm
	.loc	1 89 4                          // cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py:89:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/tmp/torchinductor_root/n5/cn534jcwxu56uw7fzgbhnndr6g7itx3d4tl4k7dfls2dqirlfgh6.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 104                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x61 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 110
.b8 53
.b8 51
.b8 52
.b8 106
.b8 99
.b8 119
.b8 120
.b8 117
.b8 53
.b8 54
.b8 117
.b8 119
.b8 55
.b8 102
.b8 122
.b8 103
.b8 98
.b8 104
.b8 110
.b8 110
.b8 100
.b8 114
.b8 54
.b8 103
.b8 55
.b8 105
.b8 116
.b8 120
.b8 51
.b8 100
.b8 52
.b8 116
.b8 108
.b8 52
.b8 107
.b8 55
.b8 100
.b8 102
.b8 108
.b8 115
.b8 50
.b8 100
.b8 113
.b8 105
.b8 114
.b8 108
.b8 102
.b8 103
.b8 104
.b8 54
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 116
.b8 109
.b8 112
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 114
.b8 111
.b8 111
.b8 116
.b8 47
.b8 110
.b8 53
.b8 0
	}
	.section	.debug_macinfo	{	}
