{
 "Device" : "GW1NSR-4C",
 "Files" : [
  {
   "Path" : "E:/git/TangPrimer20K_LUT-Network/4k/lutnet/src/GW_PLLVR.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/git/TangPrimer20K_LUT-Network/4k/lutnet/src/I2C_Interface.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/git/TangPrimer20K_LUT-Network/4k/lutnet/src/MnistLutSimple.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/git/TangPrimer20K_LUT-Network/4k/lutnet/src/OV2640_Controller.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/git/TangPrimer20K_LUT-Network/4k/lutnet/src/OV2640_Registers.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/git/TangPrimer20K_LUT-Network/4k/lutnet/src/TMDS_PLLVR.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/git/TangPrimer20K_LUT-Network/4k/lutnet/src/dvi_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/git/TangPrimer20K_LUT-Network/4k/lutnet/src/frame_buffer.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/git/TangPrimer20K_LUT-Network/4k/lutnet/src/hyperram_memory_interface.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/git/TangPrimer20K_LUT-Network/4k/lutnet/src/jelly_reset.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/git/TangPrimer20K_LUT-Network/4k/lutnet/src/syn_gen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/git/TangPrimer20K_LUT-Network/4k/lutnet/src/tang_nano_4k_mnist.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/git/TangPrimer20K_LUT-Network/4k/lutnet/src/video_frame_buffer.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "E:/git/TangPrimer20K_LUT-Network/4k/lutnet/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}