\hypertarget{struct__hw__adc__clp2_1_1__hw__adc__clp2__bitfields}{}\section{\+\_\+hw\+\_\+adc\+\_\+clp2\+:\+:\+\_\+hw\+\_\+adc\+\_\+clp2\+\_\+bitfields Struct Reference}
\label{struct__hw__adc__clp2_1_1__hw__adc__clp2__bitfields}\index{\+\_\+hw\+\_\+adc\+\_\+clp2\+::\+\_\+hw\+\_\+adc\+\_\+clp2\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+clp2\+::\+\_\+hw\+\_\+adc\+\_\+clp2\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__adc__clp2_1_1__hw__adc__clp2__bitfields_a13e107ca99be702140390ca7b4e8721d}{C\+L\+P2}\+: 8
\item 
uint32\+\_\+t \hyperlink{struct__hw__adc__clp2_1_1__hw__adc__clp2__bitfields_a189d30a549e4153d2792fa479c02a6ec}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 24
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+adc\+\_\+clp2\+::\+\_\+hw\+\_\+adc\+\_\+clp2\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+clp2\+::\+\_\+hw\+\_\+adc\+\_\+clp2\+\_\+bitfields}!C\+L\+P2@{C\+L\+P2}}
\index{C\+L\+P2@{C\+L\+P2}!\+\_\+hw\+\_\+adc\+\_\+clp2\+::\+\_\+hw\+\_\+adc\+\_\+clp2\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+clp2\+::\+\_\+hw\+\_\+adc\+\_\+clp2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+L\+P2}{CLP2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+adc\+\_\+clp2\+::\+\_\+hw\+\_\+adc\+\_\+clp2\+\_\+bitfields\+::\+C\+L\+P2}\hypertarget{struct__hw__adc__clp2_1_1__hw__adc__clp2__bitfields_a13e107ca99be702140390ca7b4e8721d}{}\label{struct__hw__adc__clp2_1_1__hw__adc__clp2__bitfields_a13e107ca99be702140390ca7b4e8721d}
\mbox{[}7\+:0\mbox{]} \index{\+\_\+hw\+\_\+adc\+\_\+clp2\+::\+\_\+hw\+\_\+adc\+\_\+clp2\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+clp2\+::\+\_\+hw\+\_\+adc\+\_\+clp2\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+adc\+\_\+clp2\+::\+\_\+hw\+\_\+adc\+\_\+clp2\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+clp2\+::\+\_\+hw\+\_\+adc\+\_\+clp2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+adc\+\_\+clp2\+::\+\_\+hw\+\_\+adc\+\_\+clp2\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__adc__clp2_1_1__hw__adc__clp2__bitfields_a189d30a549e4153d2792fa479c02a6ec}{}\label{struct__hw__adc__clp2_1_1__hw__adc__clp2__bitfields_a189d30a549e4153d2792fa479c02a6ec}
\mbox{[}31\+:8\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+adc.\+h\end{DoxyCompactItemize}
