module top_module (
    input clk,
    input [7:0] in,
    output [7:0] pedge
);
    reg [7:0] delayed;
    
    always @(posedge clk) begin
        delayed<=in;
        pedge<= ~delayed &in;
    end
endmodule
