<tr><td valign="top"><a href="vloghammer_bugs/issue_000_xst.html">issue_000_xst</a></td><td valign="top">XST 14.7</td><td valign="top">XST sign handling bug in {N{...}} Verilog operator</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_001_quartus.html">issue_001_quartus</a></td><td valign="top">Quartus 14.0</td><td valign="top">Quartus handling of constant first argument in Verilog ?: operator</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_001_xst.html">issue_001_xst</a></td><td valign="top">XST 14.7</td><td valign="top">XST handling of constant first argument in Verilog ?: operator</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_002_quartus.html">issue_002_quartus</a></td><td valign="top">Quartus 14.0</td><td valign="top">Quartus Verilog bug in handling $signed in an unsigned expression</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_003_quartus.html">issue_003_quartus</a></td><td valign="top">Quartus 14.0</td><td valign="top">Quartus Verilog bug in signdness handling of 2nd shift operand</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_004_vivado.html">issue_004_vivado</a></td><td valign="top">Vivado 2014.2</td><td valign="top">Strange output-const-zero bug with Vivado + >>> + signedness</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_010_vivado.html">issue_010_vivado</a></td><td valign="top">Vivado 2014.2</td><td valign="top">Vivado creates netlist with inputs shorted together</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_015_vivado.html">issue_015_vivado</a></td><td valign="top">Vivado 2014.2</td><td valign="top">Vivado bug in undef handling for relational operators</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_016_dc.html">issue_016_dc</a></td><td valign="top">DC G-2012.06-SP4</td><td valign="top">Design Compiler bug in power operator</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_016_quartus.html">issue_016_quartus</a></td><td valign="top">Quartus 14.0</td><td valign="top">Bug in Quartus signed/unsigned handling in power operator</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_017_xsim.html">issue_017_xsim</a></td><td valign="top">XSim 2014.1</td><td valign="top">Bug in XSIM when combining reduce op and $signed/$unsigned</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_019_xsim.html">issue_019_xsim</a></td><td valign="top">XSim 2014.1</td><td valign="top">XSim implements 0 ** -1 incorrectly</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_021_quartus.html">issue_021_quartus</a></td><td valign="top">Quartus 14.0</td><td valign="top">Quartus hangs on power operations with large exponents</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_021_xsim.html">issue_021_xsim</a></td><td valign="top">XSim 2014.1</td><td valign="top">XSim hangs on power operations with large exponents</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_033_verific.html">issue_033_verific</a></td><td valign="top">Verific 35_463_32_140722</td><td valign="top">Verific incorrectly const folds a == 1'bx</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_036_dc.html">issue_036_dc</a></td><td valign="top">DC G-2012.06-SP4</td><td valign="top">Design Compiler bug regarding shift operations and bit width</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_039_dc.html">issue_039_dc</a></td><td valign="top">DC G-2012.06-SP4</td><td valign="top">Design Compiler refuses input with ELAB-922 error</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_040_verilator.html">issue_040_verilator</a></td><td valign="top">Verilator GIT 621c515</td><td valign="top">Verilator uses undeclared helper function for power op > 64 bits</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_054_verific.html">issue_054_verific</a></td><td valign="top">Verific 35_463_32_140722</td><td valign="top">Verific sign handling in {N{...}} and {...} again</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_055_verific.html">issue_055_verific</a></td><td valign="top">Verific 35_463_32_140722</td><td valign="top">Verific uses incorrect width for self-determined division</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_056_verific.html">issue_056_verific</a></td><td valign="top">Verific 35_463_32_140722</td><td valign="top">Strange Verific bug with replicate and xor-reduce</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_057_quartus.html">issue_057_quartus</a></td><td valign="top">Quartus 14.0</td><td valign="top">Quartus handling of partly out-of-bounds parts select</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_057_verilator.html">issue_057_verilator</a></td><td valign="top">Verilator GIT e8edbad</td><td valign="top">Incorrect results with partially out-of-bounds part select</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_057_vivado.html">issue_057_vivado</a></td><td valign="top">Vivado 2014.2</td><td valign="top">Vivado handling of partly out-of-bounds parts select</td></tr>
