{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "../qsys/nios_handshake.qsys ../qsys/nios_handshake.BAK.qsys " "Backing up file \"../qsys/nios_handshake.qsys\" to \"../qsys/nios_handshake.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1620234443029 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "../qsys/nios_handshake/synthesis/nios_handshake.vhd ../qsys/nios_handshake.BAK.vhd " "Backing up file \"../qsys/nios_handshake/synthesis/nios_handshake.vhd\" to \"../qsys/nios_handshake.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1620234443031 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys ../qsys/nios_handshake.qsys " "Started upgrading IP component Qsys with file \"../qsys/nios_handshake.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1620234443031 ""}
{ "Info" "" "" "2021.05.05.14:07:29 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2021.05.05.14:07:29 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1620234449909 ""}
{ "Info" "" "" "2021.05.05.14:07:30 Info: Upgrading from core type Nios II (Classic) Processor with version 16.1 to core type Nios II Processor with version 16.1" {  } {  } 0 0 "2021.05.05.14:07:30 Info: Upgrading from core type Nios II (Classic) Processor with version 16.1 to core type Nios II Processor with version 16.1" 0 0 "Shell" 0 -1 1620234450778 ""}
{ "Info" "" "" "2021.05.05.14:07:30 Info: Migration Successful" {  } {  } 0 0 "2021.05.05.14:07:30 Info: Migration Successful" 0 0 "Shell" 0 -1 1620234450778 ""}
{ "Info" "" "" "2021.05.05.14:07:30 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2021.05.05.14:07:30 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1620234450778 ""}
{ "Info" "nios_handshake_generation.rpt" "" "2021.05.05.14:07:38 Info: Saving generation log to C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake" {  } {  } 0 0 "2021.05.05.14:07:38 Info: Saving generation log to C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake" 0 0 "Shell" 0 -1 1620234458912 ""}
{ "Info" "" "" "2021.05.05.14:07:38 Info: Starting: Create simulation model" {  } {  } 0 0 "2021.05.05.14:07:38 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1620234458912 ""}
{ "Info" "" "" "2021.05.05.14:07:38 Info: qsys-generate C:\\Users\\danie\\Documents\\GitHub\\multiplication_nios2_accelerator\\synthesis\\qsys\\nios_handshake.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\\Users\\danie\\Documents\\GitHub\\multiplication_nios2_accelerator\\synthesis\\qsys\\nios_handshake\\simulation --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2021.05.05.14:07:38 Info: qsys-generate C:\\Users\\danie\\Documents\\GitHub\\multiplication_nios2_accelerator\\synthesis\\qsys\\nios_handshake.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\\Users\\danie\\Documents\\GitHub\\multiplication_nios2_accelerator\\synthesis\\qsys\\nios_handshake\\simulation --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1620234458916 ""}
{ "Info" "nios_handshake.qsys" "" "2021.05.05.14:07:38 Info: Loading qsys" {  } {  } 0 0 "2021.05.05.14:07:38 Info: Loading qsys" 0 0 "Shell" 0 -1 1620234458942 ""}
{ "Info" "" "" "2021.05.05.14:07:39 Info: Reading input file" {  } {  } 0 0 "2021.05.05.14:07:39 Info: Reading input file" 0 0 "Shell" 0 -1 1620234459312 ""}
{ "Info" "" "" "2021.05.05.14:07:39 Info: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 0 "2021.05.05.14:07:39 Info: Adding clk_0 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1620234459314 ""}
{ "Info" "" "" "2021.05.05.14:07:39 Info: Parameterizing module clk_0" {  } {  } 0 0 "2021.05.05.14:07:39 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1620234459314 ""}
{ "Info" "" "" "2021.05.05.14:07:39 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2021.05.05.14:07:39 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1620234459315 ""}
{ "Info" "" "" "2021.05.05.14:07:39 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2021.05.05.14:07:39 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1620234459316 ""}
{ "Info" "" "" "2021.05.05.14:07:39 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 16.1\]" {  } {  } 0 0 "2021.05.05.14:07:39 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 16.1\]" 0 0 "Shell" 0 -1 1620234459317 ""}
{ "Info" "" "" "2021.05.05.14:07:39 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2021.05.05.14:07:39 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1620234459318 ""}
{ "Info" "" "" "2021.05.05.14:07:39 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2021.05.05.14:07:39 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1620234459320 ""}
{ "Info" "" "" "2021.05.05.14:07:39 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2021.05.05.14:07:39 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1620234459320 ""}
{ "Info" "" "" "2021.05.05.14:07:39 Info: Building connections" {  } {  } 0 0 "2021.05.05.14:07:39 Info: Building connections" 0 0 "Shell" 0 -1 1620234459321 ""}
{ "Info" "" "" "2021.05.05.14:07:39 Info: Parameterizing connections" {  } {  } 0 0 "2021.05.05.14:07:39 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1620234459324 ""}
{ "Info" "" "" "2021.05.05.14:07:39 Info: Validating" {  } {  } 0 0 "2021.05.05.14:07:39 Info: Validating" 0 0 "Shell" 0 -1 1620234459325 ""}
{ "Info" "" "" "2021.05.05.14:07:40 Info: Done reading input file" {  } {  } 0 0 "2021.05.05.14:07:40 Info: Done reading input file" 0 0 "Shell" 0 -1 1620234460234 ""}
{ "Info" "" "" "2021.05.05.14:07:41 Info: nios_handshake.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2021.05.05.14:07:41 Info: nios_handshake.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1620234461148 ""}
{ "Info" "" "" "2021.05.05.14:07:41 Info: nios_handshake: Generating nios_handshake \"nios_handshake\" for SIM_VHDL" {  } {  } 0 0 "2021.05.05.14:07:41 Info: nios_handshake: Generating nios_handshake \"nios_handshake\" for SIM_VHDL" 0 0 "Shell" 0 -1 1620234461338 ""}
{ "Info" "" "" "2021.05.05.14:07:46 Info: jtag_uart_0: Starting RTL generation for module 'nios_handshake_jtag_uart_0'" {  } {  } 0 0 "2021.05.05.14:07:46 Info: jtag_uart_0: Starting RTL generation for module 'nios_handshake_jtag_uart_0'" 0 0 "Shell" 0 -1 1620234466489 ""}
{ "Info" "  ]" "" "2021.05.05.14:07:46 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_handshake_jtag_uart_0 --dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0001_jtag_uart_0_gen//nios_handshake_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0001_jtag_uart_0_gen" {  } {  } 0 0 "2021.05.05.14:07:46 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_handshake_jtag_uart_0 --dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0001_jtag_uart_0_gen//nios_handshake_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0001_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1620234466490 ""}
{ "Info" "" "" "2021.05.05.14:07:47 Info: jtag_uart_0: Done RTL generation for module 'nios_handshake_jtag_uart_0'" {  } {  } 0 0 "2021.05.05.14:07:47 Info: jtag_uart_0: Done RTL generation for module 'nios_handshake_jtag_uart_0'" 0 0 "Shell" 0 -1 1620234467605 ""}
{ "Info" "" "" "2021.05.05.14:07:47 Info: jtag_uart_0: \"nios_handshake\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2021.05.05.14:07:47 Info: jtag_uart_0: \"nios_handshake\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1620234467632 ""}
{ "Info" "" "" "2021.05.05.14:07:48 Info: nios2_qsys_0: \"nios_handshake\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" {  } {  } 0 0 "2021.05.05.14:07:48 Info: nios2_qsys_0: \"nios_handshake\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" 0 0 "Shell" 0 -1 1620234468387 ""}
{ "Info" "" "" "2021.05.05.14:07:48 Info: onchip_memory2_0: Starting RTL generation for module 'nios_handshake_onchip_memory2_0'" {  } {  } 0 0 "2021.05.05.14:07:48 Info: onchip_memory2_0: Starting RTL generation for module 'nios_handshake_onchip_memory2_0'" 0 0 "Shell" 0 -1 1620234468394 ""}
{ "Info" "  ]" "" "2021.05.05.14:07:48 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_handshake_onchip_memory2_0 --dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0002_onchip_memory2_0_gen//nios_handshake_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0002_onchip_memory2_0_gen" {  } {  } 0 0 "2021.05.05.14:07:48 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_handshake_onchip_memory2_0 --dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0002_onchip_memory2_0_gen//nios_handshake_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0002_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1620234468394 ""}
{ "Info" "" "" "2021.05.05.14:07:48 Info: onchip_memory2_0: Done RTL generation for module 'nios_handshake_onchip_memory2_0'" {  } {  } 0 0 "2021.05.05.14:07:48 Info: onchip_memory2_0: Done RTL generation for module 'nios_handshake_onchip_memory2_0'" 0 0 "Shell" 0 -1 1620234468781 ""}
{ "Info" "" "" "2021.05.05.14:07:48 Info: onchip_memory2_0: \"nios_handshake\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2021.05.05.14:07:48 Info: onchip_memory2_0: \"nios_handshake\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1620234468820 ""}
{ "Info" "" "" "2021.05.05.14:07:51 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.05.05.14:07:51 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1620234471813 ""}
{ "Info" "" "" "2021.05.05.14:07:52 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.05.05.14:07:52 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1620234472228 ""}
{ "Info" "" "" "2021.05.05.14:07:52 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.05.05.14:07:52 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1620234472633 ""}
{ "Info" "" "" "2021.05.05.14:07:54 Info: mm_interconnect_0: \"nios_handshake\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2021.05.05.14:07:54 Info: mm_interconnect_0: \"nios_handshake\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1620234474493 ""}
{ "Info" "" "" "2021.05.05.14:07:54 Info: irq_mapper: \"nios_handshake\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2021.05.05.14:07:54 Info: irq_mapper: \"nios_handshake\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1620234474513 ""}
{ "Info" "" "" "2021.05.05.14:07:54 Info: rst_controller: \"nios_handshake\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2021.05.05.14:07:54 Info: rst_controller: \"nios_handshake\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1620234474545 ""}
{ "Info" "" "" "2021.05.05.14:07:54 Info: cpu: Starting RTL generation for module 'nios_handshake_nios2_qsys_0_cpu'" {  } {  } 0 0 "2021.05.05.14:07:54 Info: cpu: Starting RTL generation for module 'nios_handshake_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1620234474574 ""}
{ "Info" "  ]" "" "2021.05.05.14:07:54 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_handshake_nios2_qsys_0_cpu --dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0005_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0005_cpu_gen//nios_handshake_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0005_cpu_gen" {  } {  } 0 0 "2021.05.05.14:07:54 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_handshake_nios2_qsys_0_cpu --dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0005_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0005_cpu_gen//nios_handshake_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0005_cpu_gen" 0 0 "Shell" 0 -1 1620234474574 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:55 (*) Starting Nios II generation" {  } {  } 0 0 "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:55 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1620234478480 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:55 (*)   Checking for plaintext license." {  } {  } 0 0 "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:55 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1620234478480 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:56 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64" {  } {  } 0 0 "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:56 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64" 0 0 "Shell" 0 -1 1620234478480 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1620234478481 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:56 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:56 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1620234478481 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:56 (*)   Plaintext license not found." {  } {  } 0 0 "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:56 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1620234478481 ""}
{ "Info" "e." "" "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:56 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:56 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1620234478482 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:56 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:56 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1620234478482 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:56 (*)   Creating all objects for CPU" {  } {  } 0 0 "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:56 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1620234478482 ""}
{ "Info" "nios_handshake_nios2_qsys_0_cpu_nios2_waves.do'" "" "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:57 (*)   Creating 'C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0005_cpu_gen/" {  } {  } 0 0 "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:57 (*)   Creating 'C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0005_cpu_gen/" 0 0 "Shell" 0 -1 1620234478483 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:57 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:57 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1620234478483 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:57 (*)   Creating plain-text RTL" {  } {  } 0 0 "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:57 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1620234478484 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:58 (*) Done Nios II generation" {  } {  } 0 0 "2021.05.05.14:07:58 Info: cpu: # 2021.05.05 14:07:58 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1620234478484 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: cpu: Done RTL generation for module 'nios_handshake_nios2_qsys_0_cpu'" {  } {  } 0 0 "2021.05.05.14:07:58 Info: cpu: Done RTL generation for module 'nios_handshake_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1620234478485 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2021.05.05.14:07:58 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1620234478525 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 0 "2021.05.05.14:07:58 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" 0 0 "Shell" 0 -1 1620234478547 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2021.05.05.14:07:58 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1620234478560 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 0 "2021.05.05.14:07:58 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" 0 0 "Shell" 0 -1 1620234478572 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2021.05.05.14:07:58 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1620234478598 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2021.05.05.14:07:58 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1620234478612 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2021.05.05.14:07:58 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1620234478641 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2021.05.05.14:07:58 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1620234478660 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2021.05.05.14:07:58 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1620234478682 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2021.05.05.14:07:58 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1620234478702 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2021.05.05.14:07:58 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1620234478717 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2021.05.05.14:07:58 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1620234478724 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2021.05.05.14:07:58 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1620234478754 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2021.05.05.14:07:58 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1620234478770 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.05.05.14:07:58 Info: Reusing file C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation/submodules" {  } {  } 0 0 "2021.05.05.14:07:58 Info: Reusing file C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation/submodules" 0 0 "Shell" 0 -1 1620234478785 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2021.05.05.14:07:58 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1620234478793 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2021.05.05.14:07:58 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1620234478812 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.05.05.14:07:58 Info: Reusing file C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation/submodules" {  } {  } 0 0 "2021.05.05.14:07:58 Info: Reusing file C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation/submodules" 0 0 "Shell" 0 -1 1620234478814 ""}
{ "Info" "" "" "2021.05.05.14:07:58 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2021.05.05.14:07:58 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1620234478827 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.05.05.14:07:58 Info: Reusing file C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation/submodules" {  } {  } 0 0 "2021.05.05.14:07:58 Info: Reusing file C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation/submodules" 0 0 "Shell" 0 -1 1620234478829 ""}
{ "Info" "" "" "2021.05.05.14:07:59 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2021.05.05.14:07:59 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1620234479592 ""}
{ "Info" "" "" "2021.05.05.14:07:59 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2021.05.05.14:07:59 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1620234479606 ""}
{ "Info" "" "" "2021.05.05.14:07:59 Info: nios_handshake: Done \"nios_handshake\" with 26 modules, 48 files" {  } {  } 0 0 "2021.05.05.14:07:59 Info: nios_handshake: Done \"nios_handshake\" with 26 modules, 48 files" 0 0 "Shell" 0 -1 1620234479607 ""}
{ "Info" "" "" "2021.05.05.14:07:59 Info: qsys-generate succeeded." {  } {  } 0 0 "2021.05.05.14:07:59 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1620234479628 ""}
{ "Info" "" "" "2021.05.05.14:07:59 Info: Finished: Create simulation model" {  } {  } 0 0 "2021.05.05.14:07:59 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1620234479628 ""}
{ "Info" "" "" "2021.05.05.14:07:59 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2021.05.05.14:07:59 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1620234479628 ""}
{ "Info" " --use-relative-paths=true" "" "2021.05.05.14:07:59 Info: sim-script-gen --spd=C:\\Users\\danie\\Documents\\GitHub\\multiplication_nios2_accelerator\\synthesis\\qsys\\nios_handshake\\nios_handshake.spd --output-directory=C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation" {  } {  } 0 0 "2021.05.05.14:07:59 Info: sim-script-gen --spd=C:\\Users\\danie\\Documents\\GitHub\\multiplication_nios2_accelerator\\synthesis\\qsys\\nios_handshake\\nios_handshake.spd --output-directory=C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation" 0 0 "Shell" 0 -1 1620234479629 ""}
{ "Info" " --use-relative-paths=true" "" "2021.05.05.14:07:59 Info: Doing: ip-make-simscript --spd=C:\\Users\\danie\\Documents\\GitHub\\multiplication_nios2_accelerator\\synthesis\\qsys\\nios_handshake\\nios_handshake.spd --output-directory=C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation" {  } {  } 0 0 "2021.05.05.14:07:59 Info: Doing: ip-make-simscript --spd=C:\\Users\\danie\\Documents\\GitHub\\multiplication_nios2_accelerator\\synthesis\\qsys\\nios_handshake\\nios_handshake.spd --output-directory=C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation" 0 0 "Shell" 0 -1 1620234479633 ""}
{ "Info" " directory:" "" "2021.05.05.14:08:00 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation" 0 0 "Shell" 0 -1 1620234480574 ""}
{ "Info" "msim_setup.tcl" "" "2021.05.05.14:08:00 Info:     mentor" {  } {  } 0 0 "2021.05.05.14:08:00 Info:     mentor" 0 0 "Shell" 0 -1 1620234480576 ""}
{ "Info" "altera_syn_attributes.vhd is required for simulation" "" "2021.05.05.14:08:00 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" 0 0 "Shell" 0 -1 1620234480579 ""}
{ "Info" " directory:" "" "2021.05.05.14:08:00 Info: Generating the following file(s) for VCSMX simulator in C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Generating the following file(s) for VCSMX simulator in C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation" 0 0 "Shell" 0 -1 1620234480588 ""}
{ "Info" "synopsys_sim.setup" "" "2021.05.05.14:08:00 Info:     synopsys/vcsmx" {  } {  } 0 0 "2021.05.05.14:08:00 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1620234480590 ""}
{ "Info" "vcsmx_setup.sh" "" "2021.05.05.14:08:00 Info:     synopsys/vcsmx" {  } {  } 0 0 "2021.05.05.14:08:00 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1620234480591 ""}
{ "Info" " directory:" "" "2021.05.05.14:08:00 Info: Generating the following file(s) for NCSIM simulator in C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Generating the following file(s) for NCSIM simulator in C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation" 0 0 "Shell" 0 -1 1620234480599 ""}
{ "Info" "cds.lib" "" "2021.05.05.14:08:00 Info:     cadence" {  } {  } 0 0 "2021.05.05.14:08:00 Info:     cadence" 0 0 "Shell" 0 -1 1620234480600 ""}
{ "Info" "hdl.var" "" "2021.05.05.14:08:00 Info:     cadence" {  } {  } 0 0 "2021.05.05.14:08:00 Info:     cadence" 0 0 "Shell" 0 -1 1620234480612 ""}
{ "Info" "ncsim_setup.sh" "" "2021.05.05.14:08:00 Info:     cadence" {  } {  } 0 0 "2021.05.05.14:08:00 Info:     cadence" 0 0 "Shell" 0 -1 1620234480616 ""}
{ "Info" " directory" "" "2021.05.05.14:08:00 Info:     25 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2021.05.05.14:08:00 Info:     25 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1620234480616 ""}
{ "Info" " directory:" "" "2021.05.05.14:08:00 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation" 0 0 "Shell" 0 -1 1620234480619 ""}
{ "Info" "rivierapro_setup.tcl" "" "2021.05.05.14:08:00 Info:     aldec" {  } {  } 0 0 "2021.05.05.14:08:00 Info:     aldec" 0 0 "Shell" 0 -1 1620234480620 ""}
{ "Info" "." "" "2021.05.05.14:08:00 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation" {  } {  } 0 0 "2021.05.05.14:08:00 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/simulation" 0 0 "Shell" 0 -1 1620234480620 ""}
{ "Info" "" "" "2021.05.05.14:08:00 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2021.05.05.14:08:00 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1620234480621 ""}
{ "Info" "" "" "2021.05.05.14:08:00 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2021.05.05.14:08:00 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1620234480621 ""}
{ "Info" "" "" "2021.05.05.14:08:00 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1620234480621 ""}
{ "Info" "" "" "2021.05.05.14:08:00 Info: qsys-generate C:\\Users\\danie\\Documents\\GitHub\\multiplication_nios2_accelerator\\synthesis\\qsys\\nios_handshake.qsys --block-symbol-file --output-directory=C:\\Users\\danie\\Documents\\GitHub\\multiplication_nios2_accelerator\\synthesis\\qsys\\nios_handshake --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2021.05.05.14:08:00 Info: qsys-generate C:\\Users\\danie\\Documents\\GitHub\\multiplication_nios2_accelerator\\synthesis\\qsys\\nios_handshake.qsys --block-symbol-file --output-directory=C:\\Users\\danie\\Documents\\GitHub\\multiplication_nios2_accelerator\\synthesis\\qsys\\nios_handshake --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1620234480621 ""}
{ "Info" "nios_handshake.qsys" "" "2021.05.05.14:08:00 Info: Loading qsys" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Loading qsys" 0 0 "Shell" 0 -1 1620234480624 ""}
{ "Info" "" "" "2021.05.05.14:08:00 Info: Reading input file" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Reading input file" 0 0 "Shell" 0 -1 1620234480990 ""}
{ "Info" "" "" "2021.05.05.14:08:00 Info: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Adding clk_0 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1620234480991 ""}
{ "Info" "" "" "2021.05.05.14:08:00 Info: Parameterizing module clk_0" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1620234480991 ""}
{ "Info" "" "" "2021.05.05.14:08:00 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1620234480992 ""}
{ "Info" "" "" "2021.05.05.14:08:00 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1620234480992 ""}
{ "Info" "" "" "2021.05.05.14:08:00 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 16.1\]" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 16.1\]" 0 0 "Shell" 0 -1 1620234480992 ""}
{ "Info" "" "" "2021.05.05.14:08:00 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1620234480992 ""}
{ "Info" "" "" "2021.05.05.14:08:00 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1620234480993 ""}
{ "Info" "" "" "2021.05.05.14:08:00 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1620234480994 ""}
{ "Info" "" "" "2021.05.05.14:08:00 Info: Building connections" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Building connections" 0 0 "Shell" 0 -1 1620234480994 ""}
{ "Info" "" "" "2021.05.05.14:08:00 Info: Parameterizing connections" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1620234480996 ""}
{ "Info" "" "" "2021.05.05.14:08:00 Info: Validating" {  } {  } 0 0 "2021.05.05.14:08:00 Info: Validating" 0 0 "Shell" 0 -1 1620234480996 ""}
{ "Info" "" "" "2021.05.05.14:08:01 Info: Done reading input file" {  } {  } 0 0 "2021.05.05.14:08:01 Info: Done reading input file" 0 0 "Shell" 0 -1 1620234481833 ""}
{ "Info" "" "" "2021.05.05.14:08:02 Info: nios_handshake.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2021.05.05.14:08:02 Info: nios_handshake.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1620234482710 ""}
{ "Info" "" "" "2021.05.05.14:08:03 Info: qsys-generate succeeded." {  } {  } 0 0 "2021.05.05.14:08:03 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1620234483208 ""}
{ "Info" "" "" "2021.05.05.14:08:03 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2021.05.05.14:08:03 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1620234483208 ""}
{ "Info" "" "" "2021.05.05.14:08:03 Info:" {  } {  } 0 0 "2021.05.05.14:08:03 Info:" 0 0 "Shell" 0 -1 1620234483208 ""}
{ "Info" "" "" "2021.05.05.14:08:03 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2021.05.05.14:08:03 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1620234483208 ""}
{ "Info" "" "" "2021.05.05.14:08:03 Info: qsys-generate C:\\Users\\danie\\Documents\\GitHub\\multiplication_nios2_accelerator\\synthesis\\qsys\\nios_handshake.qsys --synthesis=VHDL --output-directory=C:\\Users\\danie\\Documents\\GitHub\\multiplication_nios2_accelerator\\synthesis\\qsys\\nios_handshake\\synthesis --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2021.05.05.14:08:03 Info: qsys-generate C:\\Users\\danie\\Documents\\GitHub\\multiplication_nios2_accelerator\\synthesis\\qsys\\nios_handshake.qsys --synthesis=VHDL --output-directory=C:\\Users\\danie\\Documents\\GitHub\\multiplication_nios2_accelerator\\synthesis\\qsys\\nios_handshake\\synthesis --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1620234483209 ""}
{ "Info" "nios_handshake.qsys" "" "2021.05.05.14:08:03 Info: Loading qsys" {  } {  } 0 0 "2021.05.05.14:08:03 Info: Loading qsys" 0 0 "Shell" 0 -1 1620234483211 ""}
{ "Info" "" "" "2021.05.05.14:08:03 Info: Reading input file" {  } {  } 0 0 "2021.05.05.14:08:03 Info: Reading input file" 0 0 "Shell" 0 -1 1620234483582 ""}
{ "Info" "" "" "2021.05.05.14:08:03 Info: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 0 "2021.05.05.14:08:03 Info: Adding clk_0 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1620234483584 ""}
{ "Info" "" "" "2021.05.05.14:08:03 Info: Parameterizing module clk_0" {  } {  } 0 0 "2021.05.05.14:08:03 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1620234483585 ""}
{ "Info" "" "" "2021.05.05.14:08:03 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2021.05.05.14:08:03 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1620234483585 ""}
{ "Info" "" "" "2021.05.05.14:08:03 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2021.05.05.14:08:03 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1620234483585 ""}
{ "Info" "" "" "2021.05.05.14:08:03 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 16.1\]" {  } {  } 0 0 "2021.05.05.14:08:03 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 16.1\]" 0 0 "Shell" 0 -1 1620234483586 ""}
{ "Info" "" "" "2021.05.05.14:08:03 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2021.05.05.14:08:03 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1620234483586 ""}
{ "Info" "" "" "2021.05.05.14:08:03 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2021.05.05.14:08:03 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1620234483587 ""}
{ "Info" "" "" "2021.05.05.14:08:03 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2021.05.05.14:08:03 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1620234483587 ""}
{ "Info" "" "" "2021.05.05.14:08:03 Info: Building connections" {  } {  } 0 0 "2021.05.05.14:08:03 Info: Building connections" 0 0 "Shell" 0 -1 1620234483588 ""}
{ "Info" "" "" "2021.05.05.14:08:03 Info: Parameterizing connections" {  } {  } 0 0 "2021.05.05.14:08:03 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1620234483589 ""}
{ "Info" "" "" "2021.05.05.14:08:03 Info: Validating" {  } {  } 0 0 "2021.05.05.14:08:03 Info: Validating" 0 0 "Shell" 0 -1 1620234483589 ""}
{ "Info" "" "" "2021.05.05.14:08:04 Info: Done reading input file" {  } {  } 0 0 "2021.05.05.14:08:04 Info: Done reading input file" 0 0 "Shell" 0 -1 1620234484385 ""}
{ "Info" "" "" "2021.05.05.14:08:05 Info: nios_handshake.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2021.05.05.14:08:05 Info: nios_handshake.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1620234485267 ""}
{ "Info" "" "" "2021.05.05.14:08:05 Info: nios_handshake: Generating nios_handshake \"nios_handshake\" for QUARTUS_SYNTH" {  } {  } 0 0 "2021.05.05.14:08:05 Info: nios_handshake: Generating nios_handshake \"nios_handshake\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1620234485426 ""}
{ "Info" "" "" "2021.05.05.14:08:09 Info: jtag_uart_0: Starting RTL generation for module 'nios_handshake_jtag_uart_0'" {  } {  } 0 0 "2021.05.05.14:08:09 Info: jtag_uart_0: Starting RTL generation for module 'nios_handshake_jtag_uart_0'" 0 0 "Shell" 0 -1 1620234489264 ""}
{ "Info" "nios_handshake_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2021.05.05.14:08:09 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_handshake_jtag_uart_0 --dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0024_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0024_jtag_uart_0_gen/" {  } {  } 0 0 "2021.05.05.14:08:09 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_handshake_jtag_uart_0 --dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0024_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0024_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1620234489264 ""}
{ "Info" "" "" "2021.05.05.14:08:09 Info: jtag_uart_0: Done RTL generation for module 'nios_handshake_jtag_uart_0'" {  } {  } 0 0 "2021.05.05.14:08:09 Info: jtag_uart_0: Done RTL generation for module 'nios_handshake_jtag_uart_0'" 0 0 "Shell" 0 -1 1620234489747 ""}
{ "Info" "" "" "2021.05.05.14:08:09 Info: jtag_uart_0: \"nios_handshake\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2021.05.05.14:08:09 Info: jtag_uart_0: \"nios_handshake\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1620234489777 ""}
{ "Info" "" "" "2021.05.05.14:08:10 Info: nios2_qsys_0: \"nios_handshake\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" {  } {  } 0 0 "2021.05.05.14:08:10 Info: nios2_qsys_0: \"nios_handshake\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" 0 0 "Shell" 0 -1 1620234490651 ""}
{ "Info" "" "" "2021.05.05.14:08:10 Info: onchip_memory2_0: Starting RTL generation for module 'nios_handshake_onchip_memory2_0'" {  } {  } 0 0 "2021.05.05.14:08:10 Info: onchip_memory2_0: Starting RTL generation for module 'nios_handshake_onchip_memory2_0'" 0 0 "Shell" 0 -1 1620234490655 ""}
{ "Info" "nios_handshake_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2021.05.05.14:08:10 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_handshake_onchip_memory2_0 --dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0025_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0025_onchip_memory2_0_gen/" {  } {  } 0 0 "2021.05.05.14:08:10 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_handshake_onchip_memory2_0 --dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0025_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0025_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1620234490655 ""}
{ "Info" "" "" "2021.05.05.14:08:11 Info: onchip_memory2_0: Done RTL generation for module 'nios_handshake_onchip_memory2_0'" {  } {  } 0 0 "2021.05.05.14:08:11 Info: onchip_memory2_0: Done RTL generation for module 'nios_handshake_onchip_memory2_0'" 0 0 "Shell" 0 -1 1620234491097 ""}
{ "Info" "" "" "2021.05.05.14:08:11 Info: onchip_memory2_0: \"nios_handshake\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2021.05.05.14:08:11 Info: onchip_memory2_0: \"nios_handshake\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1620234491103 ""}
{ "Info" "" "" "2021.05.05.14:08:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.05.05.14:08:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1620234493935 ""}
{ "Info" "" "" "2021.05.05.14:08:14 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.05.05.14:08:14 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1620234494350 ""}
{ "Info" "" "" "2021.05.05.14:08:14 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.05.05.14:08:14 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1620234494736 ""}
{ "Info" "" "" "2021.05.05.14:08:16 Info: mm_interconnect_0: \"nios_handshake\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2021.05.05.14:08:16 Info: mm_interconnect_0: \"nios_handshake\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1620234496294 ""}
{ "Info" "" "" "2021.05.05.14:08:16 Info: irq_mapper: \"nios_handshake\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2021.05.05.14:08:16 Info: irq_mapper: \"nios_handshake\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1620234496298 ""}
{ "Info" "" "" "2021.05.05.14:08:16 Info: rst_controller: \"nios_handshake\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2021.05.05.14:08:16 Info: rst_controller: \"nios_handshake\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1620234496301 ""}
{ "Info" "" "" "2021.05.05.14:08:16 Info: cpu: Starting RTL generation for module 'nios_handshake_nios2_qsys_0_cpu'" {  } {  } 0 0 "2021.05.05.14:08:16 Info: cpu: Starting RTL generation for module 'nios_handshake_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1620234496315 ""}
{ "Info" "nios_handshake_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2021.05.05.14:08:16 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_handshake_nios2_qsys_0_cpu --dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0028_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0028_cpu_gen/" {  } {  } 0 0 "2021.05.05.14:08:16 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_handshake_nios2_qsys_0_cpu --dir=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0028_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8752_9151596931077006742.dir/0028_cpu_gen/" 0 0 "Shell" 0 -1 1620234496316 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*) Starting Nios II generation" {  } {  } 0 0 "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1620234499626 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*)   Checking for plaintext license." {  } {  } 0 0 "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1620234499627 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64" {  } {  } 0 0 "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64" 0 0 "Shell" 0 -1 1620234499627 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1620234499627 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1620234499627 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*)   Plaintext license not found." {  } {  } 0 0 "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1620234499627 ""}
{ "Info" "e." "" "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1620234499628 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1620234499628 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*)   Creating all objects for CPU" {  } {  } 0 0 "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:17 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1620234499628 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:18 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:18 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1620234499628 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:18 (*)   Creating plain-text RTL" {  } {  } 0 0 "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:18 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1620234499628 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:19 (*) Done Nios II generation" {  } {  } 0 0 "2021.05.05.14:08:19 Info: cpu: # 2021.05.05 14:08:19 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1620234499629 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: cpu: Done RTL generation for module 'nios_handshake_nios2_qsys_0_cpu'" {  } {  } 0 0 "2021.05.05.14:08:19 Info: cpu: Done RTL generation for module 'nios_handshake_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1620234499629 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2021.05.05.14:08:19 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1620234499641 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 0 "2021.05.05.14:08:19 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" 0 0 "Shell" 0 -1 1620234499647 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2021.05.05.14:08:19 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1620234499649 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 0 "2021.05.05.14:08:19 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" 0 0 "Shell" 0 -1 1620234499651 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2021.05.05.14:08:19 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1620234499654 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2021.05.05.14:08:19 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1620234499656 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2021.05.05.14:08:19 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1620234499667 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2021.05.05.14:08:19 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1620234499677 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2021.05.05.14:08:19 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1620234499686 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2021.05.05.14:08:19 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1620234499696 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2021.05.05.14:08:19 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1620234499700 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2021.05.05.14:08:19 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1620234499706 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2021.05.05.14:08:19 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1620234499717 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2021.05.05.14:08:19 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1620234499730 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.05.05.14:08:19 Info: Reusing file C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/synthesis/submodules" {  } {  } 0 0 "2021.05.05.14:08:19 Info: Reusing file C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/synthesis/submodules" 0 0 "Shell" 0 -1 1620234499731 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2021.05.05.14:08:19 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1620234499736 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2021.05.05.14:08:19 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1620234499763 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.05.05.14:08:19 Info: Reusing file C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/synthesis/submodules" {  } {  } 0 0 "2021.05.05.14:08:19 Info: Reusing file C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/synthesis/submodules" 0 0 "Shell" 0 -1 1620234499764 ""}
{ "Info" "" "" "2021.05.05.14:08:19 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2021.05.05.14:08:19 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1620234499775 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.05.05.14:08:19 Info: Reusing file C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/synthesis/submodules" {  } {  } 0 0 "2021.05.05.14:08:19 Info: Reusing file C:/Users/danie/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/nios_handshake/synthesis/submodules" 0 0 "Shell" 0 -1 1620234499776 ""}
{ "Info" "" "" "2021.05.05.14:08:20 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2021.05.05.14:08:20 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1620234500490 ""}
{ "Info" "" "" "2021.05.05.14:08:20 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2021.05.05.14:08:20 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1620234500496 ""}
{ "Info" "" "" "2021.05.05.14:08:20 Info: nios_handshake: Done \"nios_handshake\" with 26 modules, 41 files" {  } {  } 0 0 "2021.05.05.14:08:20 Info: nios_handshake: Done \"nios_handshake\" with 26 modules, 41 files" 0 0 "Shell" 0 -1 1620234500497 ""}
{ "Info" "" "" "2021.05.05.14:08:22 Info: qsys-generate succeeded." {  } {  } 0 0 "2021.05.05.14:08:22 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1620234502710 ""}
{ "Info" "" "" "2021.05.05.14:08:22 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2021.05.05.14:08:22 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1620234502710 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys ../qsys/nios_handshake.qsys " "Completed upgrading IP component Qsys with file \"../qsys/nios_handshake.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1620234503028 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1620234504529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620234504530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 05 14:08:24 2021 " "Processing ended: Wed May 05 14:08:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620234504530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620234504530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620234504530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1620234504530 ""}
