
LoRa_Node_GH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d974  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000038c  0800da84  0800da84  0000ea84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800de10  0800de10  0000f16c  2**0
                  CONTENTS
  4 .ARM          00000008  0800de10  0800de10  0000ee10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800de18  0800de18  0000f16c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800de18  0800de18  0000ee18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800de1c  0800de1c  0000ee1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000016c  20000000  0800de20  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000057c  20000170  0800df8c  0000f170  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200006ec  0800df8c  0000f6ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f16c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018f44  00000000  00000000  0000f195  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d92  00000000  00000000  000280d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018a0  00000000  00000000  0002be70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001344  00000000  00000000  0002d710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ba20  00000000  00000000  0002ea54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dee4  00000000  00000000  0004a474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a495  00000000  00000000  00068358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001027ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007408  00000000  00000000  00102830  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00109c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000170 	.word	0x20000170
 800012c:	00000000 	.word	0x00000000
 8000130:	0800da6c 	.word	0x0800da6c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000174 	.word	0x20000174
 800014c:	0800da6c 	.word	0x0800da6c

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_drsub>:
 80003a4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003a8:	e002      	b.n	80003b0 <__adddf3>
 80003aa:	bf00      	nop

080003ac <__aeabi_dsub>:
 80003ac:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003b0 <__adddf3>:
 80003b0:	b530      	push	{r4, r5, lr}
 80003b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ba:	ea94 0f05 	teq	r4, r5
 80003be:	bf08      	it	eq
 80003c0:	ea90 0f02 	teqeq	r0, r2
 80003c4:	bf1f      	itttt	ne
 80003c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d6:	f000 80e2 	beq.w	800059e <__adddf3+0x1ee>
 80003da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003e2:	bfb8      	it	lt
 80003e4:	426d      	neglt	r5, r5
 80003e6:	dd0c      	ble.n	8000402 <__adddf3+0x52>
 80003e8:	442c      	add	r4, r5
 80003ea:	ea80 0202 	eor.w	r2, r0, r2
 80003ee:	ea81 0303 	eor.w	r3, r1, r3
 80003f2:	ea82 0000 	eor.w	r0, r2, r0
 80003f6:	ea83 0101 	eor.w	r1, r3, r1
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	2d36      	cmp	r5, #54	@ 0x36
 8000404:	bf88      	it	hi
 8000406:	bd30      	pophi	{r4, r5, pc}
 8000408:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800040c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000410:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000414:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x70>
 800041a:	4240      	negs	r0, r0
 800041c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000420:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000424:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000428:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800042c:	d002      	beq.n	8000434 <__adddf3+0x84>
 800042e:	4252      	negs	r2, r2
 8000430:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000434:	ea94 0f05 	teq	r4, r5
 8000438:	f000 80a7 	beq.w	800058a <__adddf3+0x1da>
 800043c:	f1a4 0401 	sub.w	r4, r4, #1
 8000440:	f1d5 0e20 	rsbs	lr, r5, #32
 8000444:	db0d      	blt.n	8000462 <__adddf3+0xb2>
 8000446:	fa02 fc0e 	lsl.w	ip, r2, lr
 800044a:	fa22 f205 	lsr.w	r2, r2, r5
 800044e:	1880      	adds	r0, r0, r2
 8000450:	f141 0100 	adc.w	r1, r1, #0
 8000454:	fa03 f20e 	lsl.w	r2, r3, lr
 8000458:	1880      	adds	r0, r0, r2
 800045a:	fa43 f305 	asr.w	r3, r3, r5
 800045e:	4159      	adcs	r1, r3
 8000460:	e00e      	b.n	8000480 <__adddf3+0xd0>
 8000462:	f1a5 0520 	sub.w	r5, r5, #32
 8000466:	f10e 0e20 	add.w	lr, lr, #32
 800046a:	2a01      	cmp	r2, #1
 800046c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000470:	bf28      	it	cs
 8000472:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	18c0      	adds	r0, r0, r3
 800047c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	d507      	bpl.n	8000496 <__adddf3+0xe6>
 8000486:	f04f 0e00 	mov.w	lr, #0
 800048a:	f1dc 0c00 	rsbs	ip, ip, #0
 800048e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000492:	eb6e 0101 	sbc.w	r1, lr, r1
 8000496:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800049a:	d31b      	bcc.n	80004d4 <__adddf3+0x124>
 800049c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004a0:	d30c      	bcc.n	80004bc <__adddf3+0x10c>
 80004a2:	0849      	lsrs	r1, r1, #1
 80004a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ac:	f104 0401 	add.w	r4, r4, #1
 80004b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004b8:	f080 809a 	bcs.w	80005f0 <__adddf3+0x240>
 80004bc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004c0:	bf08      	it	eq
 80004c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c6:	f150 0000 	adcs.w	r0, r0, #0
 80004ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ce:	ea41 0105 	orr.w	r1, r1, r5
 80004d2:	bd30      	pop	{r4, r5, pc}
 80004d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d8:	4140      	adcs	r0, r0
 80004da:	eb41 0101 	adc.w	r1, r1, r1
 80004de:	3c01      	subs	r4, #1
 80004e0:	bf28      	it	cs
 80004e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004e6:	d2e9      	bcs.n	80004bc <__adddf3+0x10c>
 80004e8:	f091 0f00 	teq	r1, #0
 80004ec:	bf04      	itt	eq
 80004ee:	4601      	moveq	r1, r0
 80004f0:	2000      	moveq	r0, #0
 80004f2:	fab1 f381 	clz	r3, r1
 80004f6:	bf08      	it	eq
 80004f8:	3320      	addeq	r3, #32
 80004fa:	f1a3 030b 	sub.w	r3, r3, #11
 80004fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000502:	da0c      	bge.n	800051e <__adddf3+0x16e>
 8000504:	320c      	adds	r2, #12
 8000506:	dd08      	ble.n	800051a <__adddf3+0x16a>
 8000508:	f102 0c14 	add.w	ip, r2, #20
 800050c:	f1c2 020c 	rsb	r2, r2, #12
 8000510:	fa01 f00c 	lsl.w	r0, r1, ip
 8000514:	fa21 f102 	lsr.w	r1, r1, r2
 8000518:	e00c      	b.n	8000534 <__adddf3+0x184>
 800051a:	f102 0214 	add.w	r2, r2, #20
 800051e:	bfd8      	it	le
 8000520:	f1c2 0c20 	rsble	ip, r2, #32
 8000524:	fa01 f102 	lsl.w	r1, r1, r2
 8000528:	fa20 fc0c 	lsr.w	ip, r0, ip
 800052c:	bfdc      	itt	le
 800052e:	ea41 010c 	orrle.w	r1, r1, ip
 8000532:	4090      	lslle	r0, r2
 8000534:	1ae4      	subs	r4, r4, r3
 8000536:	bfa2      	ittt	ge
 8000538:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800053c:	4329      	orrge	r1, r5
 800053e:	bd30      	popge	{r4, r5, pc}
 8000540:	ea6f 0404 	mvn.w	r4, r4
 8000544:	3c1f      	subs	r4, #31
 8000546:	da1c      	bge.n	8000582 <__adddf3+0x1d2>
 8000548:	340c      	adds	r4, #12
 800054a:	dc0e      	bgt.n	800056a <__adddf3+0x1ba>
 800054c:	f104 0414 	add.w	r4, r4, #20
 8000550:	f1c4 0220 	rsb	r2, r4, #32
 8000554:	fa20 f004 	lsr.w	r0, r0, r4
 8000558:	fa01 f302 	lsl.w	r3, r1, r2
 800055c:	ea40 0003 	orr.w	r0, r0, r3
 8000560:	fa21 f304 	lsr.w	r3, r1, r4
 8000564:	ea45 0103 	orr.w	r1, r5, r3
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	f1c4 040c 	rsb	r4, r4, #12
 800056e:	f1c4 0220 	rsb	r2, r4, #32
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 f304 	lsl.w	r3, r1, r4
 800057a:	ea40 0003 	orr.w	r0, r0, r3
 800057e:	4629      	mov	r1, r5
 8000580:	bd30      	pop	{r4, r5, pc}
 8000582:	fa21 f004 	lsr.w	r0, r1, r4
 8000586:	4629      	mov	r1, r5
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f094 0f00 	teq	r4, #0
 800058e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000592:	bf06      	itte	eq
 8000594:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000598:	3401      	addeq	r4, #1
 800059a:	3d01      	subne	r5, #1
 800059c:	e74e      	b.n	800043c <__adddf3+0x8c>
 800059e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005a2:	bf18      	it	ne
 80005a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a8:	d029      	beq.n	80005fe <__adddf3+0x24e>
 80005aa:	ea94 0f05 	teq	r4, r5
 80005ae:	bf08      	it	eq
 80005b0:	ea90 0f02 	teqeq	r0, r2
 80005b4:	d005      	beq.n	80005c2 <__adddf3+0x212>
 80005b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ba:	bf04      	itt	eq
 80005bc:	4619      	moveq	r1, r3
 80005be:	4610      	moveq	r0, r2
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	ea91 0f03 	teq	r1, r3
 80005c6:	bf1e      	ittt	ne
 80005c8:	2100      	movne	r1, #0
 80005ca:	2000      	movne	r0, #0
 80005cc:	bd30      	popne	{r4, r5, pc}
 80005ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005d2:	d105      	bne.n	80005e0 <__adddf3+0x230>
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	4149      	adcs	r1, r1
 80005d8:	bf28      	it	cs
 80005da:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005e4:	bf3c      	itt	cc
 80005e6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005ea:	bd30      	popcc	{r4, r5, pc}
 80005ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005f4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005f8:	f04f 0000 	mov.w	r0, #0
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000602:	bf1a      	itte	ne
 8000604:	4619      	movne	r1, r3
 8000606:	4610      	movne	r0, r2
 8000608:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800060c:	bf1c      	itt	ne
 800060e:	460b      	movne	r3, r1
 8000610:	4602      	movne	r2, r0
 8000612:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000616:	bf06      	itte	eq
 8000618:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800061c:	ea91 0f03 	teqeq	r1, r3
 8000620:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	bf00      	nop

08000628 <__aeabi_ui2d>:
 8000628:	f090 0f00 	teq	r0, #0
 800062c:	bf04      	itt	eq
 800062e:	2100      	moveq	r1, #0
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000638:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800063c:	f04f 0500 	mov.w	r5, #0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e750      	b.n	80004e8 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_i2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800065c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000660:	bf48      	it	mi
 8000662:	4240      	negmi	r0, r0
 8000664:	f04f 0100 	mov.w	r1, #0
 8000668:	e73e      	b.n	80004e8 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_f2d>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000672:	ea4f 0131 	mov.w	r1, r1, rrx
 8000676:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800067a:	bf1f      	itttt	ne
 800067c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000680:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000684:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000688:	4770      	bxne	lr
 800068a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800068e:	bf08      	it	eq
 8000690:	4770      	bxeq	lr
 8000692:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000696:	bf04      	itt	eq
 8000698:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800069c:	4770      	bxeq	lr
 800069e:	b530      	push	{r4, r5, lr}
 80006a0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	e71c      	b.n	80004e8 <__adddf3+0x138>
 80006ae:	bf00      	nop

080006b0 <__aeabi_ul2d>:
 80006b0:	ea50 0201 	orrs.w	r2, r0, r1
 80006b4:	bf08      	it	eq
 80006b6:	4770      	bxeq	lr
 80006b8:	b530      	push	{r4, r5, lr}
 80006ba:	f04f 0500 	mov.w	r5, #0
 80006be:	e00a      	b.n	80006d6 <__aeabi_l2d+0x16>

080006c0 <__aeabi_l2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ce:	d502      	bpl.n	80006d6 <__aeabi_l2d+0x16>
 80006d0:	4240      	negs	r0, r0
 80006d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006da:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006e2:	f43f aed8 	beq.w	8000496 <__adddf3+0xe6>
 80006e6:	f04f 0203 	mov.w	r2, #3
 80006ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ee:	bf18      	it	ne
 80006f0:	3203      	addne	r2, #3
 80006f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f6:	bf18      	it	ne
 80006f8:	3203      	addne	r2, #3
 80006fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fe:	f1c2 0320 	rsb	r3, r2, #32
 8000702:	fa00 fc03 	lsl.w	ip, r0, r3
 8000706:	fa20 f002 	lsr.w	r0, r0, r2
 800070a:	fa01 fe03 	lsl.w	lr, r1, r3
 800070e:	ea40 000e 	orr.w	r0, r0, lr
 8000712:	fa21 f102 	lsr.w	r1, r1, r2
 8000716:	4414      	add	r4, r2
 8000718:	e6bd      	b.n	8000496 <__adddf3+0xe6>
 800071a:	bf00      	nop

0800071c <__aeabi_d2uiz>:
 800071c:	004a      	lsls	r2, r1, #1
 800071e:	d211      	bcs.n	8000744 <__aeabi_d2uiz+0x28>
 8000720:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000724:	d211      	bcs.n	800074a <__aeabi_d2uiz+0x2e>
 8000726:	d50d      	bpl.n	8000744 <__aeabi_d2uiz+0x28>
 8000728:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800072c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000730:	d40e      	bmi.n	8000750 <__aeabi_d2uiz+0x34>
 8000732:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000736:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800073a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800073e:	fa23 f002 	lsr.w	r0, r3, r2
 8000742:	4770      	bx	lr
 8000744:	f04f 0000 	mov.w	r0, #0
 8000748:	4770      	bx	lr
 800074a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800074e:	d102      	bne.n	8000756 <__aeabi_d2uiz+0x3a>
 8000750:	f04f 30ff 	mov.w	r0, #4294967295
 8000754:	4770      	bx	lr
 8000756:	f04f 0000 	mov.w	r0, #0
 800075a:	4770      	bx	lr

0800075c <__aeabi_d2f>:
 800075c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000760:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000764:	bf24      	itt	cs
 8000766:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800076a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800076e:	d90d      	bls.n	800078c <__aeabi_d2f+0x30>
 8000770:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000774:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000778:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800077c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000780:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000784:	bf08      	it	eq
 8000786:	f020 0001 	biceq.w	r0, r0, #1
 800078a:	4770      	bx	lr
 800078c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000790:	d121      	bne.n	80007d6 <__aeabi_d2f+0x7a>
 8000792:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000796:	bfbc      	itt	lt
 8000798:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800079c:	4770      	bxlt	lr
 800079e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007a2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007a6:	f1c2 0218 	rsb	r2, r2, #24
 80007aa:	f1c2 0c20 	rsb	ip, r2, #32
 80007ae:	fa10 f30c 	lsls.w	r3, r0, ip
 80007b2:	fa20 f002 	lsr.w	r0, r0, r2
 80007b6:	bf18      	it	ne
 80007b8:	f040 0001 	orrne.w	r0, r0, #1
 80007bc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007c0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80007c4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80007c8:	ea40 000c 	orr.w	r0, r0, ip
 80007cc:	fa23 f302 	lsr.w	r3, r3, r2
 80007d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80007d4:	e7cc      	b.n	8000770 <__aeabi_d2f+0x14>
 80007d6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80007da:	d107      	bne.n	80007ec <__aeabi_d2f+0x90>
 80007dc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80007e0:	bf1e      	ittt	ne
 80007e2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80007e6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80007ea:	4770      	bxne	lr
 80007ec:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80007f0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80007f4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop

080007fc <__aeabi_frsub>:
 80007fc:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000800:	e002      	b.n	8000808 <__addsf3>
 8000802:	bf00      	nop

08000804 <__aeabi_fsub>:
 8000804:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000808 <__addsf3>:
 8000808:	0042      	lsls	r2, r0, #1
 800080a:	bf1f      	itttt	ne
 800080c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000810:	ea92 0f03 	teqne	r2, r3
 8000814:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000818:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800081c:	d06a      	beq.n	80008f4 <__addsf3+0xec>
 800081e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000822:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000826:	bfc1      	itttt	gt
 8000828:	18d2      	addgt	r2, r2, r3
 800082a:	4041      	eorgt	r1, r0
 800082c:	4048      	eorgt	r0, r1
 800082e:	4041      	eorgt	r1, r0
 8000830:	bfb8      	it	lt
 8000832:	425b      	neglt	r3, r3
 8000834:	2b19      	cmp	r3, #25
 8000836:	bf88      	it	hi
 8000838:	4770      	bxhi	lr
 800083a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800083e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000842:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000846:	bf18      	it	ne
 8000848:	4240      	negne	r0, r0
 800084a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800084e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000852:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000856:	bf18      	it	ne
 8000858:	4249      	negne	r1, r1
 800085a:	ea92 0f03 	teq	r2, r3
 800085e:	d03f      	beq.n	80008e0 <__addsf3+0xd8>
 8000860:	f1a2 0201 	sub.w	r2, r2, #1
 8000864:	fa41 fc03 	asr.w	ip, r1, r3
 8000868:	eb10 000c 	adds.w	r0, r0, ip
 800086c:	f1c3 0320 	rsb	r3, r3, #32
 8000870:	fa01 f103 	lsl.w	r1, r1, r3
 8000874:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000878:	d502      	bpl.n	8000880 <__addsf3+0x78>
 800087a:	4249      	negs	r1, r1
 800087c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000880:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000884:	d313      	bcc.n	80008ae <__addsf3+0xa6>
 8000886:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800088a:	d306      	bcc.n	800089a <__addsf3+0x92>
 800088c:	0840      	lsrs	r0, r0, #1
 800088e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000892:	f102 0201 	add.w	r2, r2, #1
 8000896:	2afe      	cmp	r2, #254	@ 0xfe
 8000898:	d251      	bcs.n	800093e <__addsf3+0x136>
 800089a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 800089e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008a2:	bf08      	it	eq
 80008a4:	f020 0001 	biceq.w	r0, r0, #1
 80008a8:	ea40 0003 	orr.w	r0, r0, r3
 80008ac:	4770      	bx	lr
 80008ae:	0049      	lsls	r1, r1, #1
 80008b0:	eb40 0000 	adc.w	r0, r0, r0
 80008b4:	3a01      	subs	r2, #1
 80008b6:	bf28      	it	cs
 80008b8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80008bc:	d2ed      	bcs.n	800089a <__addsf3+0x92>
 80008be:	fab0 fc80 	clz	ip, r0
 80008c2:	f1ac 0c08 	sub.w	ip, ip, #8
 80008c6:	ebb2 020c 	subs.w	r2, r2, ip
 80008ca:	fa00 f00c 	lsl.w	r0, r0, ip
 80008ce:	bfaa      	itet	ge
 80008d0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80008d4:	4252      	neglt	r2, r2
 80008d6:	4318      	orrge	r0, r3
 80008d8:	bfbc      	itt	lt
 80008da:	40d0      	lsrlt	r0, r2
 80008dc:	4318      	orrlt	r0, r3
 80008de:	4770      	bx	lr
 80008e0:	f092 0f00 	teq	r2, #0
 80008e4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80008e8:	bf06      	itte	eq
 80008ea:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80008ee:	3201      	addeq	r2, #1
 80008f0:	3b01      	subne	r3, #1
 80008f2:	e7b5      	b.n	8000860 <__addsf3+0x58>
 80008f4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80008f8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80008fc:	bf18      	it	ne
 80008fe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000902:	d021      	beq.n	8000948 <__addsf3+0x140>
 8000904:	ea92 0f03 	teq	r2, r3
 8000908:	d004      	beq.n	8000914 <__addsf3+0x10c>
 800090a:	f092 0f00 	teq	r2, #0
 800090e:	bf08      	it	eq
 8000910:	4608      	moveq	r0, r1
 8000912:	4770      	bx	lr
 8000914:	ea90 0f01 	teq	r0, r1
 8000918:	bf1c      	itt	ne
 800091a:	2000      	movne	r0, #0
 800091c:	4770      	bxne	lr
 800091e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000922:	d104      	bne.n	800092e <__addsf3+0x126>
 8000924:	0040      	lsls	r0, r0, #1
 8000926:	bf28      	it	cs
 8000928:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800092c:	4770      	bx	lr
 800092e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000932:	bf3c      	itt	cc
 8000934:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000938:	4770      	bxcc	lr
 800093a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800093e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000942:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000946:	4770      	bx	lr
 8000948:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800094c:	bf16      	itet	ne
 800094e:	4608      	movne	r0, r1
 8000950:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000954:	4601      	movne	r1, r0
 8000956:	0242      	lsls	r2, r0, #9
 8000958:	bf06      	itte	eq
 800095a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800095e:	ea90 0f01 	teqeq	r0, r1
 8000962:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000966:	4770      	bx	lr

08000968 <__aeabi_ui2f>:
 8000968:	f04f 0300 	mov.w	r3, #0
 800096c:	e004      	b.n	8000978 <__aeabi_i2f+0x8>
 800096e:	bf00      	nop

08000970 <__aeabi_i2f>:
 8000970:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000974:	bf48      	it	mi
 8000976:	4240      	negmi	r0, r0
 8000978:	ea5f 0c00 	movs.w	ip, r0
 800097c:	bf08      	it	eq
 800097e:	4770      	bxeq	lr
 8000980:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000984:	4601      	mov	r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	e01c      	b.n	80009c6 <__aeabi_l2f+0x2a>

0800098c <__aeabi_ul2f>:
 800098c:	ea50 0201 	orrs.w	r2, r0, r1
 8000990:	bf08      	it	eq
 8000992:	4770      	bxeq	lr
 8000994:	f04f 0300 	mov.w	r3, #0
 8000998:	e00a      	b.n	80009b0 <__aeabi_l2f+0x14>
 800099a:	bf00      	nop

0800099c <__aeabi_l2f>:
 800099c:	ea50 0201 	orrs.w	r2, r0, r1
 80009a0:	bf08      	it	eq
 80009a2:	4770      	bxeq	lr
 80009a4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80009a8:	d502      	bpl.n	80009b0 <__aeabi_l2f+0x14>
 80009aa:	4240      	negs	r0, r0
 80009ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80009b0:	ea5f 0c01 	movs.w	ip, r1
 80009b4:	bf02      	ittt	eq
 80009b6:	4684      	moveq	ip, r0
 80009b8:	4601      	moveq	r1, r0
 80009ba:	2000      	moveq	r0, #0
 80009bc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80009c0:	bf08      	it	eq
 80009c2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80009c6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80009ca:	fabc f28c 	clz	r2, ip
 80009ce:	3a08      	subs	r2, #8
 80009d0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80009d4:	db10      	blt.n	80009f8 <__aeabi_l2f+0x5c>
 80009d6:	fa01 fc02 	lsl.w	ip, r1, r2
 80009da:	4463      	add	r3, ip
 80009dc:	fa00 fc02 	lsl.w	ip, r0, r2
 80009e0:	f1c2 0220 	rsb	r2, r2, #32
 80009e4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	eb43 0002 	adc.w	r0, r3, r2
 80009f0:	bf08      	it	eq
 80009f2:	f020 0001 	biceq.w	r0, r0, #1
 80009f6:	4770      	bx	lr
 80009f8:	f102 0220 	add.w	r2, r2, #32
 80009fc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000a00:	f1c2 0220 	rsb	r2, r2, #32
 8000a04:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000a08:	fa21 f202 	lsr.w	r2, r1, r2
 8000a0c:	eb43 0002 	adc.w	r0, r3, r2
 8000a10:	bf08      	it	eq
 8000a12:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000a16:	4770      	bx	lr

08000a18 <__aeabi_fmul>:
 8000a18:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000a1c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000a20:	bf1e      	ittt	ne
 8000a22:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000a26:	ea92 0f0c 	teqne	r2, ip
 8000a2a:	ea93 0f0c 	teqne	r3, ip
 8000a2e:	d06f      	beq.n	8000b10 <__aeabi_fmul+0xf8>
 8000a30:	441a      	add	r2, r3
 8000a32:	ea80 0c01 	eor.w	ip, r0, r1
 8000a36:	0240      	lsls	r0, r0, #9
 8000a38:	bf18      	it	ne
 8000a3a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000a3e:	d01e      	beq.n	8000a7e <__aeabi_fmul+0x66>
 8000a40:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000a44:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000a48:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000a4c:	fba0 3101 	umull	r3, r1, r0, r1
 8000a50:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000a54:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000a58:	bf3e      	ittt	cc
 8000a5a:	0049      	lslcc	r1, r1, #1
 8000a5c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000a60:	005b      	lslcc	r3, r3, #1
 8000a62:	ea40 0001 	orr.w	r0, r0, r1
 8000a66:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000a6a:	2afd      	cmp	r2, #253	@ 0xfd
 8000a6c:	d81d      	bhi.n	8000aaa <__aeabi_fmul+0x92>
 8000a6e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000a72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a76:	bf08      	it	eq
 8000a78:	f020 0001 	biceq.w	r0, r0, #1
 8000a7c:	4770      	bx	lr
 8000a7e:	f090 0f00 	teq	r0, #0
 8000a82:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000a86:	bf08      	it	eq
 8000a88:	0249      	lsleq	r1, r1, #9
 8000a8a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a8e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000a92:	3a7f      	subs	r2, #127	@ 0x7f
 8000a94:	bfc2      	ittt	gt
 8000a96:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000a9a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a9e:	4770      	bxgt	lr
 8000aa0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa4:	f04f 0300 	mov.w	r3, #0
 8000aa8:	3a01      	subs	r2, #1
 8000aaa:	dc5d      	bgt.n	8000b68 <__aeabi_fmul+0x150>
 8000aac:	f112 0f19 	cmn.w	r2, #25
 8000ab0:	bfdc      	itt	le
 8000ab2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000ab6:	4770      	bxle	lr
 8000ab8:	f1c2 0200 	rsb	r2, r2, #0
 8000abc:	0041      	lsls	r1, r0, #1
 8000abe:	fa21 f102 	lsr.w	r1, r1, r2
 8000ac2:	f1c2 0220 	rsb	r2, r2, #32
 8000ac6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000aca:	ea5f 0031 	movs.w	r0, r1, rrx
 8000ace:	f140 0000 	adc.w	r0, r0, #0
 8000ad2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000ad6:	bf08      	it	eq
 8000ad8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000adc:	4770      	bx	lr
 8000ade:	f092 0f00 	teq	r2, #0
 8000ae2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ae6:	bf02      	ittt	eq
 8000ae8:	0040      	lsleq	r0, r0, #1
 8000aea:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000aee:	3a01      	subeq	r2, #1
 8000af0:	d0f9      	beq.n	8000ae6 <__aeabi_fmul+0xce>
 8000af2:	ea40 000c 	orr.w	r0, r0, ip
 8000af6:	f093 0f00 	teq	r3, #0
 8000afa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000afe:	bf02      	ittt	eq
 8000b00:	0049      	lsleq	r1, r1, #1
 8000b02:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000b06:	3b01      	subeq	r3, #1
 8000b08:	d0f9      	beq.n	8000afe <__aeabi_fmul+0xe6>
 8000b0a:	ea41 010c 	orr.w	r1, r1, ip
 8000b0e:	e78f      	b.n	8000a30 <__aeabi_fmul+0x18>
 8000b10:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000b14:	ea92 0f0c 	teq	r2, ip
 8000b18:	bf18      	it	ne
 8000b1a:	ea93 0f0c 	teqne	r3, ip
 8000b1e:	d00a      	beq.n	8000b36 <__aeabi_fmul+0x11e>
 8000b20:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000b24:	bf18      	it	ne
 8000b26:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000b2a:	d1d8      	bne.n	8000ade <__aeabi_fmul+0xc6>
 8000b2c:	ea80 0001 	eor.w	r0, r0, r1
 8000b30:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000b34:	4770      	bx	lr
 8000b36:	f090 0f00 	teq	r0, #0
 8000b3a:	bf17      	itett	ne
 8000b3c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000b40:	4608      	moveq	r0, r1
 8000b42:	f091 0f00 	teqne	r1, #0
 8000b46:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000b4a:	d014      	beq.n	8000b76 <__aeabi_fmul+0x15e>
 8000b4c:	ea92 0f0c 	teq	r2, ip
 8000b50:	d101      	bne.n	8000b56 <__aeabi_fmul+0x13e>
 8000b52:	0242      	lsls	r2, r0, #9
 8000b54:	d10f      	bne.n	8000b76 <__aeabi_fmul+0x15e>
 8000b56:	ea93 0f0c 	teq	r3, ip
 8000b5a:	d103      	bne.n	8000b64 <__aeabi_fmul+0x14c>
 8000b5c:	024b      	lsls	r3, r1, #9
 8000b5e:	bf18      	it	ne
 8000b60:	4608      	movne	r0, r1
 8000b62:	d108      	bne.n	8000b76 <__aeabi_fmul+0x15e>
 8000b64:	ea80 0001 	eor.w	r0, r0, r1
 8000b68:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b74:	4770      	bx	lr
 8000b76:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b7a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_fdiv>:
 8000b80:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000b84:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b88:	bf1e      	ittt	ne
 8000b8a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b8e:	ea92 0f0c 	teqne	r2, ip
 8000b92:	ea93 0f0c 	teqne	r3, ip
 8000b96:	d069      	beq.n	8000c6c <__aeabi_fdiv+0xec>
 8000b98:	eba2 0203 	sub.w	r2, r2, r3
 8000b9c:	ea80 0c01 	eor.w	ip, r0, r1
 8000ba0:	0249      	lsls	r1, r1, #9
 8000ba2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ba6:	d037      	beq.n	8000c18 <__aeabi_fdiv+0x98>
 8000ba8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000bac:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000bb0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000bb4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000bb8:	428b      	cmp	r3, r1
 8000bba:	bf38      	it	cc
 8000bbc:	005b      	lslcc	r3, r3, #1
 8000bbe:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000bc2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000bc6:	428b      	cmp	r3, r1
 8000bc8:	bf24      	itt	cs
 8000bca:	1a5b      	subcs	r3, r3, r1
 8000bcc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000bd0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000bd4:	bf24      	itt	cs
 8000bd6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000bda:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000bde:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000be2:	bf24      	itt	cs
 8000be4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000be8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000bec:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000bf0:	bf24      	itt	cs
 8000bf2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000bf6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000bfa:	011b      	lsls	r3, r3, #4
 8000bfc:	bf18      	it	ne
 8000bfe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000c02:	d1e0      	bne.n	8000bc6 <__aeabi_fdiv+0x46>
 8000c04:	2afd      	cmp	r2, #253	@ 0xfd
 8000c06:	f63f af50 	bhi.w	8000aaa <__aeabi_fmul+0x92>
 8000c0a:	428b      	cmp	r3, r1
 8000c0c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000c1c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c20:	327f      	adds	r2, #127	@ 0x7f
 8000c22:	bfc2      	ittt	gt
 8000c24:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000c28:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2c:	4770      	bxgt	lr
 8000c2e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c32:	f04f 0300 	mov.w	r3, #0
 8000c36:	3a01      	subs	r2, #1
 8000c38:	e737      	b.n	8000aaa <__aeabi_fmul+0x92>
 8000c3a:	f092 0f00 	teq	r2, #0
 8000c3e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c42:	bf02      	ittt	eq
 8000c44:	0040      	lsleq	r0, r0, #1
 8000c46:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c4a:	3a01      	subeq	r2, #1
 8000c4c:	d0f9      	beq.n	8000c42 <__aeabi_fdiv+0xc2>
 8000c4e:	ea40 000c 	orr.w	r0, r0, ip
 8000c52:	f093 0f00 	teq	r3, #0
 8000c56:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c5a:	bf02      	ittt	eq
 8000c5c:	0049      	lsleq	r1, r1, #1
 8000c5e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c62:	3b01      	subeq	r3, #1
 8000c64:	d0f9      	beq.n	8000c5a <__aeabi_fdiv+0xda>
 8000c66:	ea41 010c 	orr.w	r1, r1, ip
 8000c6a:	e795      	b.n	8000b98 <__aeabi_fdiv+0x18>
 8000c6c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c70:	ea92 0f0c 	teq	r2, ip
 8000c74:	d108      	bne.n	8000c88 <__aeabi_fdiv+0x108>
 8000c76:	0242      	lsls	r2, r0, #9
 8000c78:	f47f af7d 	bne.w	8000b76 <__aeabi_fmul+0x15e>
 8000c7c:	ea93 0f0c 	teq	r3, ip
 8000c80:	f47f af70 	bne.w	8000b64 <__aeabi_fmul+0x14c>
 8000c84:	4608      	mov	r0, r1
 8000c86:	e776      	b.n	8000b76 <__aeabi_fmul+0x15e>
 8000c88:	ea93 0f0c 	teq	r3, ip
 8000c8c:	d104      	bne.n	8000c98 <__aeabi_fdiv+0x118>
 8000c8e:	024b      	lsls	r3, r1, #9
 8000c90:	f43f af4c 	beq.w	8000b2c <__aeabi_fmul+0x114>
 8000c94:	4608      	mov	r0, r1
 8000c96:	e76e      	b.n	8000b76 <__aeabi_fmul+0x15e>
 8000c98:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000c9c:	bf18      	it	ne
 8000c9e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ca2:	d1ca      	bne.n	8000c3a <__aeabi_fdiv+0xba>
 8000ca4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000ca8:	f47f af5c 	bne.w	8000b64 <__aeabi_fmul+0x14c>
 8000cac:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000cb0:	f47f af3c 	bne.w	8000b2c <__aeabi_fmul+0x114>
 8000cb4:	e75f      	b.n	8000b76 <__aeabi_fmul+0x15e>
 8000cb6:	bf00      	nop

08000cb8 <__gesf2>:
 8000cb8:	f04f 3cff 	mov.w	ip, #4294967295
 8000cbc:	e006      	b.n	8000ccc <__cmpsf2+0x4>
 8000cbe:	bf00      	nop

08000cc0 <__lesf2>:
 8000cc0:	f04f 0c01 	mov.w	ip, #1
 8000cc4:	e002      	b.n	8000ccc <__cmpsf2+0x4>
 8000cc6:	bf00      	nop

08000cc8 <__cmpsf2>:
 8000cc8:	f04f 0c01 	mov.w	ip, #1
 8000ccc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000cd0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000cd4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cd8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cdc:	bf18      	it	ne
 8000cde:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ce2:	d011      	beq.n	8000d08 <__cmpsf2+0x40>
 8000ce4:	b001      	add	sp, #4
 8000ce6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000cea:	bf18      	it	ne
 8000cec:	ea90 0f01 	teqne	r0, r1
 8000cf0:	bf58      	it	pl
 8000cf2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000cf6:	bf88      	it	hi
 8000cf8:	17c8      	asrhi	r0, r1, #31
 8000cfa:	bf38      	it	cc
 8000cfc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000d00:	bf18      	it	ne
 8000d02:	f040 0001 	orrne.w	r0, r0, #1
 8000d06:	4770      	bx	lr
 8000d08:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d0c:	d102      	bne.n	8000d14 <__cmpsf2+0x4c>
 8000d0e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000d12:	d105      	bne.n	8000d20 <__cmpsf2+0x58>
 8000d14:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000d18:	d1e4      	bne.n	8000ce4 <__cmpsf2+0x1c>
 8000d1a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000d1e:	d0e1      	beq.n	8000ce4 <__cmpsf2+0x1c>
 8000d20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop

08000d28 <__aeabi_cfrcmple>:
 8000d28:	4684      	mov	ip, r0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	4661      	mov	r1, ip
 8000d2e:	e7ff      	b.n	8000d30 <__aeabi_cfcmpeq>

08000d30 <__aeabi_cfcmpeq>:
 8000d30:	b50f      	push	{r0, r1, r2, r3, lr}
 8000d32:	f7ff ffc9 	bl	8000cc8 <__cmpsf2>
 8000d36:	2800      	cmp	r0, #0
 8000d38:	bf48      	it	mi
 8000d3a:	f110 0f00 	cmnmi.w	r0, #0
 8000d3e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000d40 <__aeabi_fcmpeq>:
 8000d40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d44:	f7ff fff4 	bl	8000d30 <__aeabi_cfcmpeq>
 8000d48:	bf0c      	ite	eq
 8000d4a:	2001      	moveq	r0, #1
 8000d4c:	2000      	movne	r0, #0
 8000d4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d52:	bf00      	nop

08000d54 <__aeabi_fcmplt>:
 8000d54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d58:	f7ff ffea 	bl	8000d30 <__aeabi_cfcmpeq>
 8000d5c:	bf34      	ite	cc
 8000d5e:	2001      	movcc	r0, #1
 8000d60:	2000      	movcs	r0, #0
 8000d62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d66:	bf00      	nop

08000d68 <__aeabi_fcmple>:
 8000d68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d6c:	f7ff ffe0 	bl	8000d30 <__aeabi_cfcmpeq>
 8000d70:	bf94      	ite	ls
 8000d72:	2001      	movls	r0, #1
 8000d74:	2000      	movhi	r0, #0
 8000d76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d7a:	bf00      	nop

08000d7c <__aeabi_fcmpge>:
 8000d7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d80:	f7ff ffd2 	bl	8000d28 <__aeabi_cfrcmple>
 8000d84:	bf94      	ite	ls
 8000d86:	2001      	movls	r0, #1
 8000d88:	2000      	movhi	r0, #0
 8000d8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d8e:	bf00      	nop

08000d90 <__aeabi_fcmpgt>:
 8000d90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d94:	f7ff ffc8 	bl	8000d28 <__aeabi_cfrcmple>
 8000d98:	bf34      	ite	cc
 8000d9a:	2001      	movcc	r0, #1
 8000d9c:	2000      	movcs	r0, #0
 8000d9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000da2:	bf00      	nop

08000da4 <__aeabi_f2uiz>:
 8000da4:	0042      	lsls	r2, r0, #1
 8000da6:	d20e      	bcs.n	8000dc6 <__aeabi_f2uiz+0x22>
 8000da8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000dac:	d30b      	bcc.n	8000dc6 <__aeabi_f2uiz+0x22>
 8000dae:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000db2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000db6:	d409      	bmi.n	8000dcc <__aeabi_f2uiz+0x28>
 8000db8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000dbc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000dc0:	fa23 f002 	lsr.w	r0, r3, r2
 8000dc4:	4770      	bx	lr
 8000dc6:	f04f 0000 	mov.w	r0, #0
 8000dca:	4770      	bx	lr
 8000dcc:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000dd0:	d101      	bne.n	8000dd6 <__aeabi_f2uiz+0x32>
 8000dd2:	0242      	lsls	r2, r0, #9
 8000dd4:	d102      	bne.n	8000ddc <__aeabi_f2uiz+0x38>
 8000dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8000dda:	4770      	bx	lr
 8000ddc:	f04f 0000 	mov.w	r0, #0
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop

08000de4 <__aeabi_ldivmod>:
 8000de4:	b97b      	cbnz	r3, 8000e06 <__aeabi_ldivmod+0x22>
 8000de6:	b972      	cbnz	r2, 8000e06 <__aeabi_ldivmod+0x22>
 8000de8:	2900      	cmp	r1, #0
 8000dea:	bfbe      	ittt	lt
 8000dec:	2000      	movlt	r0, #0
 8000dee:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000df2:	e006      	blt.n	8000e02 <__aeabi_ldivmod+0x1e>
 8000df4:	bf08      	it	eq
 8000df6:	2800      	cmpeq	r0, #0
 8000df8:	bf1c      	itt	ne
 8000dfa:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000dfe:	f04f 30ff 	movne.w	r0, #4294967295
 8000e02:	f000 b9d7 	b.w	80011b4 <__aeabi_idiv0>
 8000e06:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e0a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e0e:	2900      	cmp	r1, #0
 8000e10:	db09      	blt.n	8000e26 <__aeabi_ldivmod+0x42>
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	db1a      	blt.n	8000e4c <__aeabi_ldivmod+0x68>
 8000e16:	f000 f84d 	bl	8000eb4 <__udivmoddi4>
 8000e1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e22:	b004      	add	sp, #16
 8000e24:	4770      	bx	lr
 8000e26:	4240      	negs	r0, r0
 8000e28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	db1b      	blt.n	8000e68 <__aeabi_ldivmod+0x84>
 8000e30:	f000 f840 	bl	8000eb4 <__udivmoddi4>
 8000e34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e3c:	b004      	add	sp, #16
 8000e3e:	4240      	negs	r0, r0
 8000e40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e44:	4252      	negs	r2, r2
 8000e46:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e4a:	4770      	bx	lr
 8000e4c:	4252      	negs	r2, r2
 8000e4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e52:	f000 f82f 	bl	8000eb4 <__udivmoddi4>
 8000e56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e5e:	b004      	add	sp, #16
 8000e60:	4240      	negs	r0, r0
 8000e62:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e66:	4770      	bx	lr
 8000e68:	4252      	negs	r2, r2
 8000e6a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e6e:	f000 f821 	bl	8000eb4 <__udivmoddi4>
 8000e72:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e7a:	b004      	add	sp, #16
 8000e7c:	4252      	negs	r2, r2
 8000e7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e82:	4770      	bx	lr

08000e84 <__aeabi_uldivmod>:
 8000e84:	b953      	cbnz	r3, 8000e9c <__aeabi_uldivmod+0x18>
 8000e86:	b94a      	cbnz	r2, 8000e9c <__aeabi_uldivmod+0x18>
 8000e88:	2900      	cmp	r1, #0
 8000e8a:	bf08      	it	eq
 8000e8c:	2800      	cmpeq	r0, #0
 8000e8e:	bf1c      	itt	ne
 8000e90:	f04f 31ff 	movne.w	r1, #4294967295
 8000e94:	f04f 30ff 	movne.w	r0, #4294967295
 8000e98:	f000 b98c 	b.w	80011b4 <__aeabi_idiv0>
 8000e9c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ea0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ea4:	f000 f806 	bl	8000eb4 <__udivmoddi4>
 8000ea8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000eac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000eb0:	b004      	add	sp, #16
 8000eb2:	4770      	bx	lr

08000eb4 <__udivmoddi4>:
 8000eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000eb8:	9d08      	ldr	r5, [sp, #32]
 8000eba:	468e      	mov	lr, r1
 8000ebc:	4604      	mov	r4, r0
 8000ebe:	4688      	mov	r8, r1
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d14a      	bne.n	8000f5a <__udivmoddi4+0xa6>
 8000ec4:	428a      	cmp	r2, r1
 8000ec6:	4617      	mov	r7, r2
 8000ec8:	d962      	bls.n	8000f90 <__udivmoddi4+0xdc>
 8000eca:	fab2 f682 	clz	r6, r2
 8000ece:	b14e      	cbz	r6, 8000ee4 <__udivmoddi4+0x30>
 8000ed0:	f1c6 0320 	rsb	r3, r6, #32
 8000ed4:	fa01 f806 	lsl.w	r8, r1, r6
 8000ed8:	fa20 f303 	lsr.w	r3, r0, r3
 8000edc:	40b7      	lsls	r7, r6
 8000ede:	ea43 0808 	orr.w	r8, r3, r8
 8000ee2:	40b4      	lsls	r4, r6
 8000ee4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ee8:	fbb8 f1fe 	udiv	r1, r8, lr
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ef4:	fb01 f20c 	mul.w	r2, r1, ip
 8000ef8:	0c23      	lsrs	r3, r4, #16
 8000efa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d909      	bls.n	8000f16 <__udivmoddi4+0x62>
 8000f02:	18fb      	adds	r3, r7, r3
 8000f04:	f101 30ff 	add.w	r0, r1, #4294967295
 8000f08:	f080 80eb 	bcs.w	80010e2 <__udivmoddi4+0x22e>
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	f240 80e8 	bls.w	80010e2 <__udivmoddi4+0x22e>
 8000f12:	3902      	subs	r1, #2
 8000f14:	443b      	add	r3, r7
 8000f16:	1a9a      	subs	r2, r3, r2
 8000f18:	fbb2 f0fe 	udiv	r0, r2, lr
 8000f1c:	fb0e 2210 	mls	r2, lr, r0, r2
 8000f20:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f24:	b2a3      	uxth	r3, r4
 8000f26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f2a:	459c      	cmp	ip, r3
 8000f2c:	d909      	bls.n	8000f42 <__udivmoddi4+0x8e>
 8000f2e:	18fb      	adds	r3, r7, r3
 8000f30:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f34:	f080 80d7 	bcs.w	80010e6 <__udivmoddi4+0x232>
 8000f38:	459c      	cmp	ip, r3
 8000f3a:	f240 80d4 	bls.w	80010e6 <__udivmoddi4+0x232>
 8000f3e:	443b      	add	r3, r7
 8000f40:	3802      	subs	r0, #2
 8000f42:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000f46:	2100      	movs	r1, #0
 8000f48:	eba3 030c 	sub.w	r3, r3, ip
 8000f4c:	b11d      	cbz	r5, 8000f56 <__udivmoddi4+0xa2>
 8000f4e:	2200      	movs	r2, #0
 8000f50:	40f3      	lsrs	r3, r6
 8000f52:	e9c5 3200 	strd	r3, r2, [r5]
 8000f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5a:	428b      	cmp	r3, r1
 8000f5c:	d905      	bls.n	8000f6a <__udivmoddi4+0xb6>
 8000f5e:	b10d      	cbz	r5, 8000f64 <__udivmoddi4+0xb0>
 8000f60:	e9c5 0100 	strd	r0, r1, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	4608      	mov	r0, r1
 8000f68:	e7f5      	b.n	8000f56 <__udivmoddi4+0xa2>
 8000f6a:	fab3 f183 	clz	r1, r3
 8000f6e:	2900      	cmp	r1, #0
 8000f70:	d146      	bne.n	8001000 <__udivmoddi4+0x14c>
 8000f72:	4573      	cmp	r3, lr
 8000f74:	d302      	bcc.n	8000f7c <__udivmoddi4+0xc8>
 8000f76:	4282      	cmp	r2, r0
 8000f78:	f200 8108 	bhi.w	800118c <__udivmoddi4+0x2d8>
 8000f7c:	1a84      	subs	r4, r0, r2
 8000f7e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000f82:	2001      	movs	r0, #1
 8000f84:	4690      	mov	r8, r2
 8000f86:	2d00      	cmp	r5, #0
 8000f88:	d0e5      	beq.n	8000f56 <__udivmoddi4+0xa2>
 8000f8a:	e9c5 4800 	strd	r4, r8, [r5]
 8000f8e:	e7e2      	b.n	8000f56 <__udivmoddi4+0xa2>
 8000f90:	2a00      	cmp	r2, #0
 8000f92:	f000 8091 	beq.w	80010b8 <__udivmoddi4+0x204>
 8000f96:	fab2 f682 	clz	r6, r2
 8000f9a:	2e00      	cmp	r6, #0
 8000f9c:	f040 80a5 	bne.w	80010ea <__udivmoddi4+0x236>
 8000fa0:	1a8a      	subs	r2, r1, r2
 8000fa2:	2101      	movs	r1, #1
 8000fa4:	0c03      	lsrs	r3, r0, #16
 8000fa6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	b2bc      	uxth	r4, r7
 8000fae:	fbb2 fcfe 	udiv	ip, r2, lr
 8000fb2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000fb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000fba:	fb04 f20c 	mul.w	r2, r4, ip
 8000fbe:	429a      	cmp	r2, r3
 8000fc0:	d907      	bls.n	8000fd2 <__udivmoddi4+0x11e>
 8000fc2:	18fb      	adds	r3, r7, r3
 8000fc4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000fc8:	d202      	bcs.n	8000fd0 <__udivmoddi4+0x11c>
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	f200 80e3 	bhi.w	8001196 <__udivmoddi4+0x2e2>
 8000fd0:	46c4      	mov	ip, r8
 8000fd2:	1a9b      	subs	r3, r3, r2
 8000fd4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000fd8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000fdc:	fb02 f404 	mul.w	r4, r2, r4
 8000fe0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000fe4:	429c      	cmp	r4, r3
 8000fe6:	d907      	bls.n	8000ff8 <__udivmoddi4+0x144>
 8000fe8:	18fb      	adds	r3, r7, r3
 8000fea:	f102 30ff 	add.w	r0, r2, #4294967295
 8000fee:	d202      	bcs.n	8000ff6 <__udivmoddi4+0x142>
 8000ff0:	429c      	cmp	r4, r3
 8000ff2:	f200 80cd 	bhi.w	8001190 <__udivmoddi4+0x2dc>
 8000ff6:	4602      	mov	r2, r0
 8000ff8:	1b1b      	subs	r3, r3, r4
 8000ffa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ffe:	e7a5      	b.n	8000f4c <__udivmoddi4+0x98>
 8001000:	f1c1 0620 	rsb	r6, r1, #32
 8001004:	408b      	lsls	r3, r1
 8001006:	fa22 f706 	lsr.w	r7, r2, r6
 800100a:	431f      	orrs	r7, r3
 800100c:	fa2e fa06 	lsr.w	sl, lr, r6
 8001010:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8001014:	fbba f8f9 	udiv	r8, sl, r9
 8001018:	fa0e fe01 	lsl.w	lr, lr, r1
 800101c:	fa20 f306 	lsr.w	r3, r0, r6
 8001020:	fb09 aa18 	mls	sl, r9, r8, sl
 8001024:	fa1f fc87 	uxth.w	ip, r7
 8001028:	ea43 030e 	orr.w	r3, r3, lr
 800102c:	fa00 fe01 	lsl.w	lr, r0, r1
 8001030:	fb08 f00c 	mul.w	r0, r8, ip
 8001034:	0c1c      	lsrs	r4, r3, #16
 8001036:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800103a:	42a0      	cmp	r0, r4
 800103c:	fa02 f201 	lsl.w	r2, r2, r1
 8001040:	d90a      	bls.n	8001058 <__udivmoddi4+0x1a4>
 8001042:	193c      	adds	r4, r7, r4
 8001044:	f108 3aff 	add.w	sl, r8, #4294967295
 8001048:	f080 809e 	bcs.w	8001188 <__udivmoddi4+0x2d4>
 800104c:	42a0      	cmp	r0, r4
 800104e:	f240 809b 	bls.w	8001188 <__udivmoddi4+0x2d4>
 8001052:	f1a8 0802 	sub.w	r8, r8, #2
 8001056:	443c      	add	r4, r7
 8001058:	1a24      	subs	r4, r4, r0
 800105a:	b298      	uxth	r0, r3
 800105c:	fbb4 f3f9 	udiv	r3, r4, r9
 8001060:	fb09 4413 	mls	r4, r9, r3, r4
 8001064:	fb03 fc0c 	mul.w	ip, r3, ip
 8001068:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800106c:	45a4      	cmp	ip, r4
 800106e:	d909      	bls.n	8001084 <__udivmoddi4+0x1d0>
 8001070:	193c      	adds	r4, r7, r4
 8001072:	f103 30ff 	add.w	r0, r3, #4294967295
 8001076:	f080 8085 	bcs.w	8001184 <__udivmoddi4+0x2d0>
 800107a:	45a4      	cmp	ip, r4
 800107c:	f240 8082 	bls.w	8001184 <__udivmoddi4+0x2d0>
 8001080:	3b02      	subs	r3, #2
 8001082:	443c      	add	r4, r7
 8001084:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001088:	eba4 040c 	sub.w	r4, r4, ip
 800108c:	fba0 8c02 	umull	r8, ip, r0, r2
 8001090:	4564      	cmp	r4, ip
 8001092:	4643      	mov	r3, r8
 8001094:	46e1      	mov	r9, ip
 8001096:	d364      	bcc.n	8001162 <__udivmoddi4+0x2ae>
 8001098:	d061      	beq.n	800115e <__udivmoddi4+0x2aa>
 800109a:	b15d      	cbz	r5, 80010b4 <__udivmoddi4+0x200>
 800109c:	ebbe 0203 	subs.w	r2, lr, r3
 80010a0:	eb64 0409 	sbc.w	r4, r4, r9
 80010a4:	fa04 f606 	lsl.w	r6, r4, r6
 80010a8:	fa22 f301 	lsr.w	r3, r2, r1
 80010ac:	431e      	orrs	r6, r3
 80010ae:	40cc      	lsrs	r4, r1
 80010b0:	e9c5 6400 	strd	r6, r4, [r5]
 80010b4:	2100      	movs	r1, #0
 80010b6:	e74e      	b.n	8000f56 <__udivmoddi4+0xa2>
 80010b8:	fbb1 fcf2 	udiv	ip, r1, r2
 80010bc:	0c01      	lsrs	r1, r0, #16
 80010be:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80010c2:	b280      	uxth	r0, r0
 80010c4:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80010c8:	463b      	mov	r3, r7
 80010ca:	fbb1 f1f7 	udiv	r1, r1, r7
 80010ce:	4638      	mov	r0, r7
 80010d0:	463c      	mov	r4, r7
 80010d2:	46b8      	mov	r8, r7
 80010d4:	46be      	mov	lr, r7
 80010d6:	2620      	movs	r6, #32
 80010d8:	eba2 0208 	sub.w	r2, r2, r8
 80010dc:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80010e0:	e765      	b.n	8000fae <__udivmoddi4+0xfa>
 80010e2:	4601      	mov	r1, r0
 80010e4:	e717      	b.n	8000f16 <__udivmoddi4+0x62>
 80010e6:	4610      	mov	r0, r2
 80010e8:	e72b      	b.n	8000f42 <__udivmoddi4+0x8e>
 80010ea:	f1c6 0120 	rsb	r1, r6, #32
 80010ee:	fa2e fc01 	lsr.w	ip, lr, r1
 80010f2:	40b7      	lsls	r7, r6
 80010f4:	fa0e fe06 	lsl.w	lr, lr, r6
 80010f8:	fa20 f101 	lsr.w	r1, r0, r1
 80010fc:	ea41 010e 	orr.w	r1, r1, lr
 8001100:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001104:	fbbc f8fe 	udiv	r8, ip, lr
 8001108:	b2bc      	uxth	r4, r7
 800110a:	fb0e cc18 	mls	ip, lr, r8, ip
 800110e:	fb08 f904 	mul.w	r9, r8, r4
 8001112:	0c0a      	lsrs	r2, r1, #16
 8001114:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8001118:	40b0      	lsls	r0, r6
 800111a:	4591      	cmp	r9, r2
 800111c:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001120:	b280      	uxth	r0, r0
 8001122:	d93e      	bls.n	80011a2 <__udivmoddi4+0x2ee>
 8001124:	18ba      	adds	r2, r7, r2
 8001126:	f108 3cff 	add.w	ip, r8, #4294967295
 800112a:	d201      	bcs.n	8001130 <__udivmoddi4+0x27c>
 800112c:	4591      	cmp	r9, r2
 800112e:	d81f      	bhi.n	8001170 <__udivmoddi4+0x2bc>
 8001130:	eba2 0209 	sub.w	r2, r2, r9
 8001134:	fbb2 f9fe 	udiv	r9, r2, lr
 8001138:	fb09 f804 	mul.w	r8, r9, r4
 800113c:	fb0e 2a19 	mls	sl, lr, r9, r2
 8001140:	b28a      	uxth	r2, r1
 8001142:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8001146:	4542      	cmp	r2, r8
 8001148:	d229      	bcs.n	800119e <__udivmoddi4+0x2ea>
 800114a:	18ba      	adds	r2, r7, r2
 800114c:	f109 31ff 	add.w	r1, r9, #4294967295
 8001150:	d2c2      	bcs.n	80010d8 <__udivmoddi4+0x224>
 8001152:	4542      	cmp	r2, r8
 8001154:	d2c0      	bcs.n	80010d8 <__udivmoddi4+0x224>
 8001156:	f1a9 0102 	sub.w	r1, r9, #2
 800115a:	443a      	add	r2, r7
 800115c:	e7bc      	b.n	80010d8 <__udivmoddi4+0x224>
 800115e:	45c6      	cmp	lr, r8
 8001160:	d29b      	bcs.n	800109a <__udivmoddi4+0x1e6>
 8001162:	ebb8 0302 	subs.w	r3, r8, r2
 8001166:	eb6c 0c07 	sbc.w	ip, ip, r7
 800116a:	3801      	subs	r0, #1
 800116c:	46e1      	mov	r9, ip
 800116e:	e794      	b.n	800109a <__udivmoddi4+0x1e6>
 8001170:	eba7 0909 	sub.w	r9, r7, r9
 8001174:	444a      	add	r2, r9
 8001176:	fbb2 f9fe 	udiv	r9, r2, lr
 800117a:	f1a8 0c02 	sub.w	ip, r8, #2
 800117e:	fb09 f804 	mul.w	r8, r9, r4
 8001182:	e7db      	b.n	800113c <__udivmoddi4+0x288>
 8001184:	4603      	mov	r3, r0
 8001186:	e77d      	b.n	8001084 <__udivmoddi4+0x1d0>
 8001188:	46d0      	mov	r8, sl
 800118a:	e765      	b.n	8001058 <__udivmoddi4+0x1a4>
 800118c:	4608      	mov	r0, r1
 800118e:	e6fa      	b.n	8000f86 <__udivmoddi4+0xd2>
 8001190:	443b      	add	r3, r7
 8001192:	3a02      	subs	r2, #2
 8001194:	e730      	b.n	8000ff8 <__udivmoddi4+0x144>
 8001196:	f1ac 0c02 	sub.w	ip, ip, #2
 800119a:	443b      	add	r3, r7
 800119c:	e719      	b.n	8000fd2 <__udivmoddi4+0x11e>
 800119e:	4649      	mov	r1, r9
 80011a0:	e79a      	b.n	80010d8 <__udivmoddi4+0x224>
 80011a2:	eba2 0209 	sub.w	r2, r2, r9
 80011a6:	fbb2 f9fe 	udiv	r9, r2, lr
 80011aa:	46c4      	mov	ip, r8
 80011ac:	fb09 f804 	mul.w	r8, r9, r4
 80011b0:	e7c4      	b.n	800113c <__udivmoddi4+0x288>
 80011b2:	bf00      	nop

080011b4 <__aeabi_idiv0>:
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop

080011b8 <BME280_ReadDeviceID>:
uint32_t BME280_HumidityCompesation(BME280 *dev, int32_t RawHum);									// Compensate raw humidity value with compensation values from sensor

uint32_t BME280_PressureCompesation(BME280 *dev, int32_t RawPress);									// Compensate raw pressure value with compensation values from sensor


uint8_t BME280_ReadDeviceID(BME280 *dev, I2C_HandleTypeDef *i2cHandle){
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
	dev -> i2cHandle = i2cHandle;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	683a      	ldr	r2, [r7, #0]
 80011c6:	601a      	str	r2, [r3, #0]

	HAL_StatusTypeDef status;
	uint8_t reg_data;

	status = BME280_ReadRegister(dev, ID_REG, &reg_data);
 80011c8:	f107 030e 	add.w	r3, r7, #14
 80011cc:	461a      	mov	r2, r3
 80011ce:	21d0      	movs	r1, #208	@ 0xd0
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f000 fd88 	bl	8001ce6 <BME280_ReadRegister>
 80011d6:	4603      	mov	r3, r0
 80011d8:	73fb      	strb	r3, [r7, #15]

	if (status != HAL_OK)
 80011da:	7bfb      	ldrb	r3, [r7, #15]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <BME280_ReadDeviceID+0x2c>
	{
		return 1;	// NOK
 80011e0:	2301      	movs	r3, #1
 80011e2:	e005      	b.n	80011f0 <BME280_ReadDeviceID+0x38>
	}
	else
	{
		if (reg_data == 0x76){
 80011e4:	7bbb      	ldrb	r3, [r7, #14]
 80011e6:	2b76      	cmp	r3, #118	@ 0x76
 80011e8:	d101      	bne.n	80011ee <BME280_ReadDeviceID+0x36>
			return 2; // NOK
 80011ea:	2302      	movs	r3, #2
 80011ec:	e000      	b.n	80011f0 <BME280_ReadDeviceID+0x38>
		}
		else
		{
			return 0; // OK
 80011ee:	2300      	movs	r3, #0
		}
	}
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3710      	adds	r7, #16
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <BME280_Reset>:


uint8_t BME280_Reset(BME280 *dev, I2C_HandleTypeDef *i2cHandle){
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	6039      	str	r1, [r7, #0]
	dev -> i2cHandle = i2cHandle;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	683a      	ldr	r2, [r7, #0]
 8001206:	601a      	str	r2, [r3, #0]

	HAL_StatusTypeDef status = 0;
 8001208:	2300      	movs	r3, #0
 800120a:	73fb      	strb	r3, [r7, #15]

	// Set al to 0
	dev->Temp_C = 0;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2200      	movs	r2, #0
 8001210:	605a      	str	r2, [r3, #4]
	dev->Hum_Perc = 0;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2200      	movs	r2, #0
 8001216:	609a      	str	r2, [r3, #8]
	dev->Press_Pa = 0;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f04f 0200 	mov.w	r2, #0
 800121e:	60da      	str	r2, [r3, #12]
	dev->t_fine = 0;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2200      	movs	r2, #0
 8001224:	611a      	str	r2, [r3, #16]

	dev->dig_T1 = 0;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2200      	movs	r2, #0
 800122a:	829a      	strh	r2, [r3, #20]
	dev->dig_T2 = 0;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2200      	movs	r2, #0
 8001230:	82da      	strh	r2, [r3, #22]
	dev->dig_T3 = 0;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2200      	movs	r2, #0
 8001236:	831a      	strh	r2, [r3, #24]

	dev->dig_H1 = 0;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2200      	movs	r2, #0
 800123c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	dev->dig_H2 = 0;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2200      	movs	r2, #0
 8001244:	85da      	strh	r2, [r3, #46]	@ 0x2e
	dev->dig_H3 = 0;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2200      	movs	r2, #0
 800124a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	dev->dig_H4 = 0;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2200      	movs	r2, #0
 8001252:	865a      	strh	r2, [r3, #50]	@ 0x32
	dev->dig_H5 = 0;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2200      	movs	r2, #0
 8001258:	869a      	strh	r2, [r3, #52]	@ 0x34
	dev->dig_H6 = 0;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2200      	movs	r2, #0
 800125e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

	dev->dig_P1 = 0;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2200      	movs	r2, #0
 8001266:	835a      	strh	r2, [r3, #26]
	dev->dig_P2 = 0;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2200      	movs	r2, #0
 800126c:	839a      	strh	r2, [r3, #28]
	dev->dig_P3 = 0;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2200      	movs	r2, #0
 8001272:	83da      	strh	r2, [r3, #30]
	dev->dig_P4 = 0;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2200      	movs	r2, #0
 8001278:	841a      	strh	r2, [r3, #32]
	dev->dig_P5 = 0;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2200      	movs	r2, #0
 800127e:	845a      	strh	r2, [r3, #34]	@ 0x22
	dev->dig_P6 = 0;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2200      	movs	r2, #0
 8001284:	849a      	strh	r2, [r3, #36]	@ 0x24
	dev->dig_P7 = 0;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2200      	movs	r2, #0
 800128a:	84da      	strh	r2, [r3, #38]	@ 0x26
	dev->dig_P8 = 0;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2200      	movs	r2, #0
 8001290:	851a      	strh	r2, [r3, #40]	@ 0x28
	dev->dig_P9 = 0;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2200      	movs	r2, #0
 8001296:	855a      	strh	r2, [r3, #42]	@ 0x2a

	status = BME280_WriteRegister(dev, RESET, RESET_VAL);
 8001298:	22b6      	movs	r2, #182	@ 0xb6
 800129a:	21e0      	movs	r1, #224	@ 0xe0
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f000 fd5a 	bl	8001d56 <BME280_WriteRegister>
 80012a2:	4603      	mov	r3, r0
 80012a4:	73fb      	strb	r3, [r7, #15]

	if (status != HAL_OK)
 80012a6:	7bfb      	ldrb	r3, [r7, #15]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <BME280_Reset+0xb8>
	{
		return 1;	// NOK
 80012ac:	2301      	movs	r3, #1
 80012ae:	e000      	b.n	80012b2 <BME280_Reset+0xba>
	}
	else
	{
		return 0; // OK
 80012b0:	2300      	movs	r3, #0
	}
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
	...

080012bc <BME280_Init>:


uint8_t BME280_Init(BME280 *dev, I2C_HandleTypeDef *i2cHandle){
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	6039      	str	r1, [r7, #0]
	dev -> i2cHandle = i2cHandle;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	683a      	ldr	r2, [r7, #0]
 80012ca:	601a      	str	r2, [r3, #0]

	/* Modified for weather monitoring, page: 19; Weather monitoring*/

	// Humidity; Set value: 001 = oversampling x1
	static const uint8_t ctrl_humData = 0x01;
	status = BME280_WriteRegister(dev, CTRL_HUM, ctrl_humData);
 80012cc:	4b17      	ldr	r3, [pc, #92]	@ (800132c <BME280_Init+0x70>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	461a      	mov	r2, r3
 80012d2:	21f2      	movs	r1, #242	@ 0xf2
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f000 fd3e 	bl	8001d56 <BME280_WriteRegister>
 80012da:	4603      	mov	r3, r0
 80012dc:	73fb      	strb	r3, [r7, #15]

	if (status != HAL_OK)
 80012de:	7bfb      	ldrb	r3, [r7, #15]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <BME280_Init+0x2c>
	{
		return 1;	// NOK
 80012e4:	2301      	movs	r3, #1
 80012e6:	e01c      	b.n	8001322 <BME280_Init+0x66>
	}

	// Temp | Press | Mode; Set value: 00100100 = oversampling x1, oversampling x1, sleep mode
	static const uint8_t scrl_meadData = 0x24;
	status = BME280_WriteRegister(dev, CTRL_MEAS, scrl_meadData);
 80012e8:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <BME280_Init+0x74>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	461a      	mov	r2, r3
 80012ee:	21f4      	movs	r1, #244	@ 0xf4
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f000 fd30 	bl	8001d56 <BME280_WriteRegister>
 80012f6:	4603      	mov	r3, r0
 80012f8:	73fb      	strb	r3, [r7, #15]

	if (status != HAL_OK)
 80012fa:	7bfb      	ldrb	r3, [r7, #15]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <BME280_Init+0x48>
	{
		return 1;	// NOK
 8001300:	2301      	movs	r3, #1
 8001302:	e00e      	b.n	8001322 <BME280_Init+0x66>
	}

	// Standbay time | IIR filter | 3-wire SPI; Set value: 0000010 = standbay 0.5ms, IIR off, off SPI
	static const uint8_t confData = 0x02;
	status = BME280_WriteRegister(dev, CONFIG_BME280, confData);
 8001304:	4b0b      	ldr	r3, [pc, #44]	@ (8001334 <BME280_Init+0x78>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	461a      	mov	r2, r3
 800130a:	21f5      	movs	r1, #245	@ 0xf5
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f000 fd22 	bl	8001d56 <BME280_WriteRegister>
 8001312:	4603      	mov	r3, r0
 8001314:	73fb      	strb	r3, [r7, #15]

	if (status != HAL_OK)
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <BME280_Init+0x64>
	{
		return 1;	// NOK
 800131c:	2301      	movs	r3, #1
 800131e:	e000      	b.n	8001322 <BME280_Init+0x66>
	}
	else
	{
		return 0; // OK
 8001320:	2300      	movs	r3, #0
	}
}
 8001322:	4618      	mov	r0, r3
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	0800dcf3 	.word	0x0800dcf3
 8001330:	0800dcf4 	.word	0x0800dcf4
 8001334:	0800dcf5 	.word	0x0800dcf5

08001338 <BME280_GoToFromSleep>:


uint8_t BME280_GoToFromSleep(BME280 *dev, I2C_HandleTypeDef *i2cHandle, uint8_t sleep){
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	4613      	mov	r3, r2
 8001344:	71fb      	strb	r3, [r7, #7]

	// sleep value controls if the devide is put to sleep or wake up
	// 1 - wake up, 0 - go to sleep

	dev -> i2cHandle = i2cHandle;
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	68ba      	ldr	r2, [r7, #8]
 800134a:	601a      	str	r2, [r3, #0]
	uint8_t reg_data;

	if (BME280_ReadRegister(dev, CTRL_MEAS, &reg_data) != HAL_OK) return 1; // Read register value
 800134c:	f107 0317 	add.w	r3, r7, #23
 8001350:	461a      	mov	r2, r3
 8001352:	21f4      	movs	r1, #244	@ 0xf4
 8001354:	68f8      	ldr	r0, [r7, #12]
 8001356:	f000 fcc6 	bl	8001ce6 <BME280_ReadRegister>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <BME280_GoToFromSleep+0x2c>
 8001360:	2301      	movs	r3, #1
 8001362:	e01b      	b.n	800139c <BME280_GoToFromSleep+0x64>

	if (sleep == 0) reg_data = reg_data & 0xFC; // sleep mode
 8001364:	79fb      	ldrb	r3, [r7, #7]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d104      	bne.n	8001374 <BME280_GoToFromSleep+0x3c>
 800136a:	7dfb      	ldrb	r3, [r7, #23]
 800136c:	f023 0303 	bic.w	r3, r3, #3
 8001370:	b2db      	uxtb	r3, r3
 8001372:	75fb      	strb	r3, [r7, #23]
	if (sleep == 1) reg_data = (reg_data & 0xFC) | 0x03; // normal mode
 8001374:	79fb      	ldrb	r3, [r7, #7]
 8001376:	2b01      	cmp	r3, #1
 8001378:	d104      	bne.n	8001384 <BME280_GoToFromSleep+0x4c>
 800137a:	7dfb      	ldrb	r3, [r7, #23]
 800137c:	f043 0303 	orr.w	r3, r3, #3
 8001380:	b2db      	uxtb	r3, r3
 8001382:	75fb      	strb	r3, [r7, #23]

	if (BME280_WriteRegister(dev, CTRL_MEAS, reg_data) != HAL_OK) return 1;
 8001384:	7dfb      	ldrb	r3, [r7, #23]
 8001386:	461a      	mov	r2, r3
 8001388:	21f4      	movs	r1, #244	@ 0xf4
 800138a:	68f8      	ldr	r0, [r7, #12]
 800138c:	f000 fce3 	bl	8001d56 <BME280_WriteRegister>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <BME280_GoToFromSleep+0x62>
 8001396:	2301      	movs	r3, #1
 8001398:	e000      	b.n	800139c <BME280_GoToFromSleep+0x64>

	return 0; // OK
 800139a:	2300      	movs	r3, #0
}
 800139c:	4618      	mov	r0, r3
 800139e:	3718      	adds	r7, #24
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <BME280_ReadCalibData>:


uint8_t BME280_ReadCalibData(BME280 *dev, I2C_HandleTypeDef *i2cHandle){
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08c      	sub	sp, #48	@ 0x30
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
	dev -> i2cHandle = i2cHandle;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	683a      	ldr	r2, [r7, #0]
 80013b2:	601a      	str	r2, [r3, #0]

	HAL_StatusTypeDef status;
	uint8_t CalibData[25] = {};
 80013b4:	f107 0314 	add.w	r3, r7, #20
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	605a      	str	r2, [r3, #4]
 80013be:	609a      	str	r2, [r3, #8]
 80013c0:	60da      	str	r2, [r3, #12]
 80013c2:	611a      	str	r2, [r3, #16]
 80013c4:	615a      	str	r2, [r3, #20]
 80013c6:	761a      	strb	r2, [r3, #24]

	status = BME280_ReadRegisters(dev, DIG_T1_1, CalibData, 25);
 80013c8:	f107 0214 	add.w	r2, r7, #20
 80013cc:	2319      	movs	r3, #25
 80013ce:	2188      	movs	r1, #136	@ 0x88
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f000 fca2 	bl	8001d1a <BME280_ReadRegisters>
 80013d6:	4603      	mov	r3, r0
 80013d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (status != HAL_OK)
 80013dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <BME280_ReadCalibData+0x44>
	{
		return 1;	// NOK
 80013e4:	2301      	movs	r3, #1
 80013e6:	e0b7      	b.n	8001558 <BME280_ReadCalibData+0x1b4>
	}

	dev -> dig_T1 = (uint16_t)(CalibData[1] << 8) | (CalibData[0]);
 80013e8:	7d7b      	ldrb	r3, [r7, #21]
 80013ea:	021b      	lsls	r3, r3, #8
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	7d3a      	ldrb	r2, [r7, #20]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	829a      	strh	r2, [r3, #20]
	dev -> dig_T2 = (uint16_t)(CalibData[3] << 8) | (CalibData[2]);
 80013f8:	7dfb      	ldrb	r3, [r7, #23]
 80013fa:	021b      	lsls	r3, r3, #8
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	7dba      	ldrb	r2, [r7, #22]
 8001400:	4313      	orrs	r3, r2
 8001402:	b29b      	uxth	r3, r3
 8001404:	b21a      	sxth	r2, r3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	82da      	strh	r2, [r3, #22]
	dev -> dig_T3 = (uint16_t)(CalibData[5] << 8) | (CalibData[4]);
 800140a:	7e7b      	ldrb	r3, [r7, #25]
 800140c:	021b      	lsls	r3, r3, #8
 800140e:	b29b      	uxth	r3, r3
 8001410:	7e3a      	ldrb	r2, [r7, #24]
 8001412:	4313      	orrs	r3, r2
 8001414:	b29b      	uxth	r3, r3
 8001416:	b21a      	sxth	r2, r3
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	831a      	strh	r2, [r3, #24]
	dev -> dig_P1 = (uint16_t)(CalibData[7] << 8) | (CalibData[6]);
 800141c:	7efb      	ldrb	r3, [r7, #27]
 800141e:	021b      	lsls	r3, r3, #8
 8001420:	b29b      	uxth	r3, r3
 8001422:	7eba      	ldrb	r2, [r7, #26]
 8001424:	4313      	orrs	r3, r2
 8001426:	b29a      	uxth	r2, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	835a      	strh	r2, [r3, #26]
	dev -> dig_P2 = (uint16_t)(CalibData[9] << 8) | (CalibData[8]);
 800142c:	7f7b      	ldrb	r3, [r7, #29]
 800142e:	021b      	lsls	r3, r3, #8
 8001430:	b29b      	uxth	r3, r3
 8001432:	7f3a      	ldrb	r2, [r7, #28]
 8001434:	4313      	orrs	r3, r2
 8001436:	b29b      	uxth	r3, r3
 8001438:	b21a      	sxth	r2, r3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	839a      	strh	r2, [r3, #28]
	dev -> dig_P3 = (uint16_t)(CalibData[11] << 8) | (CalibData[10]);
 800143e:	7ffb      	ldrb	r3, [r7, #31]
 8001440:	021b      	lsls	r3, r3, #8
 8001442:	b29b      	uxth	r3, r3
 8001444:	7fba      	ldrb	r2, [r7, #30]
 8001446:	4313      	orrs	r3, r2
 8001448:	b29b      	uxth	r3, r3
 800144a:	b21a      	sxth	r2, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	83da      	strh	r2, [r3, #30]
	dev -> dig_P4 = (uint16_t)(CalibData[13] << 8) | (CalibData[12]);
 8001450:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001454:	021b      	lsls	r3, r3, #8
 8001456:	b29b      	uxth	r3, r3
 8001458:	f897 2020 	ldrb.w	r2, [r7, #32]
 800145c:	4313      	orrs	r3, r2
 800145e:	b29b      	uxth	r3, r3
 8001460:	b21a      	sxth	r2, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	841a      	strh	r2, [r3, #32]
	dev -> dig_P5 = (uint16_t)(CalibData[15] << 8) | (CalibData[14]);
 8001466:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800146a:	021b      	lsls	r3, r3, #8
 800146c:	b29b      	uxth	r3, r3
 800146e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001472:	4313      	orrs	r3, r2
 8001474:	b29b      	uxth	r3, r3
 8001476:	b21a      	sxth	r2, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	845a      	strh	r2, [r3, #34]	@ 0x22
	dev -> dig_P6 = (uint16_t)(CalibData[17] << 8) | (CalibData[16]);
 800147c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001480:	021b      	lsls	r3, r3, #8
 8001482:	b29b      	uxth	r3, r3
 8001484:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001488:	4313      	orrs	r3, r2
 800148a:	b29b      	uxth	r3, r3
 800148c:	b21a      	sxth	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	849a      	strh	r2, [r3, #36]	@ 0x24
	dev -> dig_P7 = (uint16_t)(CalibData[19] << 8) | (CalibData[18]);
 8001492:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001496:	021b      	lsls	r3, r3, #8
 8001498:	b29b      	uxth	r3, r3
 800149a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800149e:	4313      	orrs	r3, r2
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	b21a      	sxth	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	84da      	strh	r2, [r3, #38]	@ 0x26
	dev -> dig_P8 = (uint16_t)(CalibData[21] << 8) | (CalibData[20]);
 80014a8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80014ac:	021b      	lsls	r3, r3, #8
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80014b4:	4313      	orrs	r3, r2
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	b21a      	sxth	r2, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	851a      	strh	r2, [r3, #40]	@ 0x28
	dev -> dig_P9 = (uint16_t)(CalibData[23] << 8) | (CalibData[22]);
 80014be:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80014c2:	021b      	lsls	r3, r3, #8
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 80014ca:	4313      	orrs	r3, r2
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	b21a      	sxth	r2, r3
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
	dev -> dig_H1 = CalibData[24];
 80014d4:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c


	uint8_t CalibData2[7];
	status = BME280_ReadRegisters(dev, DIG_H2_1, CalibData2, 7);
 80014de:	f107 020c 	add.w	r2, r7, #12
 80014e2:	2307      	movs	r3, #7
 80014e4:	21e1      	movs	r1, #225	@ 0xe1
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f000 fc17 	bl	8001d1a <BME280_ReadRegisters>
 80014ec:	4603      	mov	r3, r0
 80014ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (status != HAL_OK)
 80014f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <BME280_ReadCalibData+0x15a>
	{
		return 1;	// NOK
 80014fa:	2301      	movs	r3, #1
 80014fc:	e02c      	b.n	8001558 <BME280_ReadCalibData+0x1b4>
	}

	dev -> dig_H2 = ((uint16_t)CalibData2[1] << 8) | ((uint16_t)CalibData2[0]);
 80014fe:	7b7b      	ldrb	r3, [r7, #13]
 8001500:	b21b      	sxth	r3, r3
 8001502:	021b      	lsls	r3, r3, #8
 8001504:	b21a      	sxth	r2, r3
 8001506:	7b3b      	ldrb	r3, [r7, #12]
 8001508:	b21b      	sxth	r3, r3
 800150a:	4313      	orrs	r3, r2
 800150c:	b21a      	sxth	r2, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	85da      	strh	r2, [r3, #46]	@ 0x2e
	dev -> dig_H3 = CalibData2[2];
 8001512:	7bba      	ldrb	r2, [r7, #14]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	dev -> dig_H4 = ((uint16_t)(CalibData2[3] * 16) | ((uint16_t)CalibData2[4] & 0x0F));
 800151a:	7bfb      	ldrb	r3, [r7, #15]
 800151c:	011b      	lsls	r3, r3, #4
 800151e:	b29b      	uxth	r3, r3
 8001520:	b21a      	sxth	r2, r3
 8001522:	7c3b      	ldrb	r3, [r7, #16]
 8001524:	b21b      	sxth	r3, r3
 8001526:	f003 030f 	and.w	r3, r3, #15
 800152a:	b21b      	sxth	r3, r3
 800152c:	4313      	orrs	r3, r2
 800152e:	b21a      	sxth	r2, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	865a      	strh	r2, [r3, #50]	@ 0x32
	dev -> dig_H5 = ((uint16_t)CalibData2[5] * 16) | ((uint16_t)CalibData2[4] >> 4);
 8001534:	7c7b      	ldrb	r3, [r7, #17]
 8001536:	011b      	lsls	r3, r3, #4
 8001538:	b29b      	uxth	r3, r3
 800153a:	b21a      	sxth	r2, r3
 800153c:	7c3b      	ldrb	r3, [r7, #16]
 800153e:	091b      	lsrs	r3, r3, #4
 8001540:	b2db      	uxtb	r3, r3
 8001542:	b21b      	sxth	r3, r3
 8001544:	4313      	orrs	r3, r2
 8001546:	b21a      	sxth	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	869a      	strh	r2, [r3, #52]	@ 0x34
	dev -> dig_H6 = CalibData2[6];
 800154c:	7cbb      	ldrb	r3, [r7, #18]
 800154e:	b25a      	sxtb	r2, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

	return 0; // OK
 8001556:	2300      	movs	r3, #0
}
 8001558:	4618      	mov	r0, r3
 800155a:	3730      	adds	r7, #48	@ 0x30
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <BME280_TemperatureCompesation>:

	return 0; // OK
}


int32_t BME280_TemperatureCompesation(BME280 *dev, int32_t RawTemp){
 8001560:	b480      	push	{r7}
 8001562:	b087      	sub	sp, #28
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]

	int32_t var1, var2, temperature;
	var1 = ((((RawTemp >> 3) - ((int32_t)dev->dig_T1 << 1))) * ((int32_t)dev->dig_T2)) >> 11;
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	10da      	asrs	r2, r3, #3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	8a9b      	ldrh	r3, [r3, #20]
 8001572:	005b      	lsls	r3, r3, #1
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	687a      	ldr	r2, [r7, #4]
 8001578:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 800157c:	fb02 f303 	mul.w	r3, r2, r3
 8001580:	12db      	asrs	r3, r3, #11
 8001582:	617b      	str	r3, [r7, #20]
	var2 = (((((RawTemp >> 4) - ((int32_t)dev->dig_T1)) * ((RawTemp >> 4) - ((int32_t)dev->dig_T1))) >> 12) * ((int32_t)dev->dig_T3)) >> 14;
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	111b      	asrs	r3, r3, #4
 8001588:	687a      	ldr	r2, [r7, #4]
 800158a:	8a92      	ldrh	r2, [r2, #20]
 800158c:	1a9b      	subs	r3, r3, r2
 800158e:	683a      	ldr	r2, [r7, #0]
 8001590:	1112      	asrs	r2, r2, #4
 8001592:	6879      	ldr	r1, [r7, #4]
 8001594:	8a89      	ldrh	r1, [r1, #20]
 8001596:	1a52      	subs	r2, r2, r1
 8001598:	fb02 f303 	mul.w	r3, r2, r3
 800159c:	131b      	asrs	r3, r3, #12
 800159e:	687a      	ldr	r2, [r7, #4]
 80015a0:	f9b2 2018 	ldrsh.w	r2, [r2, #24]
 80015a4:	fb02 f303 	mul.w	r3, r2, r3
 80015a8:	139b      	asrs	r3, r3, #14
 80015aa:	613b      	str	r3, [r7, #16]

	dev->t_fine = var1 + var2;
 80015ac:	697a      	ldr	r2, [r7, #20]
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	441a      	add	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	611a      	str	r2, [r3, #16]

	temperature = (dev->t_fine * 5 + 128) >> 8;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	691a      	ldr	r2, [r3, #16]
 80015ba:	4613      	mov	r3, r2
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	4413      	add	r3, r2
 80015c0:	3380      	adds	r3, #128	@ 0x80
 80015c2:	121b      	asrs	r3, r3, #8
 80015c4:	60fb      	str	r3, [r7, #12]

	return temperature; // OK
 80015c6:	68fb      	ldr	r3, [r7, #12]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	371c      	adds	r7, #28
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr

080015d2 <BME280_PressureCompesation>:

	return 0; // OK
}


uint32_t BME280_PressureCompesation(BME280 *dev, int32_t RawPress){
 80015d2:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015d6:	b0ca      	sub	sp, #296	@ 0x128
 80015d8:	af00      	add	r7, sp, #0
 80015da:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 80015de:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108

	int64_t var1, var2, pressure;
	var1 = ((int64_t)dev->t_fine) - 128000;
 80015e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80015e6:	691b      	ldr	r3, [r3, #16]
 80015e8:	17da      	asrs	r2, r3, #31
 80015ea:	461c      	mov	r4, r3
 80015ec:	4615      	mov	r5, r2
 80015ee:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 80015f2:	f145 3bff 	adc.w	fp, r5, #4294967295
 80015f6:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
	var2 = var1 * var1 * (int64_t)dev->dig_P6;
 80015fa:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80015fe:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001602:	fb03 f102 	mul.w	r1, r3, r2
 8001606:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800160a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800160e:	fb02 f303 	mul.w	r3, r2, r3
 8001612:	18ca      	adds	r2, r1, r3
 8001614:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001618:	fba3 8903 	umull	r8, r9, r3, r3
 800161c:	eb02 0309 	add.w	r3, r2, r9
 8001620:	4699      	mov	r9, r3
 8001622:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001626:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800162a:	b21b      	sxth	r3, r3
 800162c:	17da      	asrs	r2, r3, #31
 800162e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001632:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001636:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 800163a:	4603      	mov	r3, r0
 800163c:	fb03 f209 	mul.w	r2, r3, r9
 8001640:	460b      	mov	r3, r1
 8001642:	fb08 f303 	mul.w	r3, r8, r3
 8001646:	4413      	add	r3, r2
 8001648:	4602      	mov	r2, r0
 800164a:	fba8 2102 	umull	r2, r1, r8, r2
 800164e:	f8c7 10c4 	str.w	r1, [r7, #196]	@ 0xc4
 8001652:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8001656:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800165a:	4413      	add	r3, r2
 800165c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001660:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8001664:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 8001668:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + ((var1 * (int64_t)dev->dig_P5) << 17);
 800166c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001670:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8001674:	b21b      	sxth	r3, r3
 8001676:	17da      	asrs	r2, r3, #31
 8001678:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800167c:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001680:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001684:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8001688:	462a      	mov	r2, r5
 800168a:	fb02 f203 	mul.w	r2, r2, r3
 800168e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001692:	4621      	mov	r1, r4
 8001694:	fb01 f303 	mul.w	r3, r1, r3
 8001698:	441a      	add	r2, r3
 800169a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800169e:	4621      	mov	r1, r4
 80016a0:	fba3 3101 	umull	r3, r1, r3, r1
 80016a4:	f8c7 1104 	str.w	r1, [r7, #260]	@ 0x104
 80016a8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80016ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80016b0:	18d3      	adds	r3, r2, r3
 80016b2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80016b6:	f04f 0000 	mov.w	r0, #0
 80016ba:	f04f 0100 	mov.w	r1, #0
 80016be:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 80016c2:	462b      	mov	r3, r5
 80016c4:	0459      	lsls	r1, r3, #17
 80016c6:	4622      	mov	r2, r4
 80016c8:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 80016cc:	4623      	mov	r3, r4
 80016ce:	0458      	lsls	r0, r3, #17
 80016d0:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80016d4:	1814      	adds	r4, r2, r0
 80016d6:	643c      	str	r4, [r7, #64]	@ 0x40
 80016d8:	414b      	adcs	r3, r1
 80016da:	647b      	str	r3, [r7, #68]	@ 0x44
 80016dc:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 80016e0:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + (((int64_t)dev->dig_P4) << 35);
 80016e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80016e8:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80016ec:	b21b      	sxth	r3, r3
 80016ee:	17da      	asrs	r2, r3, #31
 80016f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80016f4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80016f8:	f04f 0000 	mov.w	r0, #0
 80016fc:	f04f 0100 	mov.w	r1, #0
 8001700:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001704:	00d9      	lsls	r1, r3, #3
 8001706:	2000      	movs	r0, #0
 8001708:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800170c:	1814      	adds	r4, r2, r0
 800170e:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001710:	414b      	adcs	r3, r1
 8001712:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001714:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001718:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var1 = ((var1 * var1 * (int64_t)dev->dig_P3) >> 8) + ((var1 * (int64_t)dev->dig_P2) << 12);
 800171c:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001720:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001724:	fb03 f102 	mul.w	r1, r3, r2
 8001728:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800172c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001730:	fb02 f303 	mul.w	r3, r2, r3
 8001734:	18ca      	adds	r2, r1, r3
 8001736:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800173a:	fba3 3103 	umull	r3, r1, r3, r3
 800173e:	f8c7 10fc 	str.w	r1, [r7, #252]	@ 0xfc
 8001742:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001746:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800174a:	18d3      	adds	r3, r2, r3
 800174c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001750:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001754:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001758:	b21b      	sxth	r3, r3
 800175a:	17da      	asrs	r2, r3, #31
 800175c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001760:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001764:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	@ 0xf8
 8001768:	4622      	mov	r2, r4
 800176a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800176e:	4641      	mov	r1, r8
 8001770:	fb01 f202 	mul.w	r2, r1, r2
 8001774:	464d      	mov	r5, r9
 8001776:	4618      	mov	r0, r3
 8001778:	4621      	mov	r1, r4
 800177a:	4603      	mov	r3, r0
 800177c:	fb03 f305 	mul.w	r3, r3, r5
 8001780:	4413      	add	r3, r2
 8001782:	4602      	mov	r2, r0
 8001784:	4641      	mov	r1, r8
 8001786:	fba2 2101 	umull	r2, r1, r2, r1
 800178a:	f8c7 10f4 	str.w	r1, [r7, #244]	@ 0xf4
 800178e:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8001792:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001796:	4413      	add	r3, r2
 8001798:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800179c:	f04f 0000 	mov.w	r0, #0
 80017a0:	f04f 0100 	mov.w	r1, #0
 80017a4:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 80017a8:	4623      	mov	r3, r4
 80017aa:	0a18      	lsrs	r0, r3, #8
 80017ac:	462a      	mov	r2, r5
 80017ae:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 80017b2:	462b      	mov	r3, r5
 80017b4:	1219      	asrs	r1, r3, #8
 80017b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80017ba:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80017be:	b21b      	sxth	r3, r3
 80017c0:	17da      	asrs	r2, r3, #31
 80017c2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80017c6:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80017ca:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80017ce:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 80017d2:	464a      	mov	r2, r9
 80017d4:	fb02 f203 	mul.w	r2, r2, r3
 80017d8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80017dc:	4644      	mov	r4, r8
 80017de:	fb04 f303 	mul.w	r3, r4, r3
 80017e2:	441a      	add	r2, r3
 80017e4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80017e8:	4644      	mov	r4, r8
 80017ea:	fba3 3404 	umull	r3, r4, r3, r4
 80017ee:	f8c7 40ec 	str.w	r4, [r7, #236]	@ 0xec
 80017f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80017f6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80017fa:	18d3      	adds	r3, r2, r3
 80017fc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001800:	f04f 0200 	mov.w	r2, #0
 8001804:	f04f 0300 	mov.w	r3, #0
 8001808:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 800180c:	464c      	mov	r4, r9
 800180e:	0323      	lsls	r3, r4, #12
 8001810:	46c4      	mov	ip, r8
 8001812:	ea43 531c 	orr.w	r3, r3, ip, lsr #20
 8001816:	4644      	mov	r4, r8
 8001818:	0322      	lsls	r2, r4, #12
 800181a:	1884      	adds	r4, r0, r2
 800181c:	633c      	str	r4, [r7, #48]	@ 0x30
 800181e:	eb41 0303 	adc.w	r3, r1, r3
 8001822:	637b      	str	r3, [r7, #52]	@ 0x34
 8001824:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001828:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)dev->dig_P1) >> 33;
 800182c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001830:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001834:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 8001838:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800183c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001840:	8b5b      	ldrh	r3, [r3, #26]
 8001842:	b29b      	uxth	r3, r3
 8001844:	2200      	movs	r2, #0
 8001846:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800184a:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800184e:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 8001852:	4622      	mov	r2, r4
 8001854:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8001858:	4641      	mov	r1, r8
 800185a:	fb01 f202 	mul.w	r2, r1, r2
 800185e:	464d      	mov	r5, r9
 8001860:	4618      	mov	r0, r3
 8001862:	4621      	mov	r1, r4
 8001864:	4603      	mov	r3, r0
 8001866:	fb03 f305 	mul.w	r3, r3, r5
 800186a:	4413      	add	r3, r2
 800186c:	4602      	mov	r2, r0
 800186e:	4641      	mov	r1, r8
 8001870:	fba2 2101 	umull	r2, r1, r2, r1
 8001874:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8001878:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 800187c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001880:	4413      	add	r3, r2
 8001882:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001886:	f04f 0200 	mov.w	r2, #0
 800188a:	f04f 0300 	mov.w	r3, #0
 800188e:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001892:	4629      	mov	r1, r5
 8001894:	104a      	asrs	r2, r1, #1
 8001896:	4629      	mov	r1, r5
 8001898:	17cb      	asrs	r3, r1, #31
 800189a:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

	if (var1 == 0)
 800189e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80018a2:	4313      	orrs	r3, r2
 80018a4:	d101      	bne.n	80018aa <BME280_PressureCompesation+0x2d8>
	{
		return 0;
 80018a6:	2300      	movs	r3, #0
 80018a8:	e146      	b.n	8001b38 <BME280_PressureCompesation+0x566>
	}

	pressure = 1048576 - RawPress;
 80018aa:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80018ae:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 80018b2:	17da      	asrs	r2, r3, #31
 80018b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80018b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80018b8:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80018bc:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	pressure = (((pressure << 31) - var2) * 3125) / var1;
 80018c0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80018c4:	105b      	asrs	r3, r3, #1
 80018c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80018ca:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80018ce:	07db      	lsls	r3, r3, #31
 80018d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80018d4:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80018d8:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80018dc:	4604      	mov	r4, r0
 80018de:	1aa4      	subs	r4, r4, r2
 80018e0:	67bc      	str	r4, [r7, #120]	@ 0x78
 80018e2:	eb61 0303 	sbc.w	r3, r1, r3
 80018e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80018e8:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80018ec:	4622      	mov	r2, r4
 80018ee:	462b      	mov	r3, r5
 80018f0:	1891      	adds	r1, r2, r2
 80018f2:	6239      	str	r1, [r7, #32]
 80018f4:	415b      	adcs	r3, r3
 80018f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80018f8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80018fc:	4621      	mov	r1, r4
 80018fe:	1851      	adds	r1, r2, r1
 8001900:	61b9      	str	r1, [r7, #24]
 8001902:	4629      	mov	r1, r5
 8001904:	414b      	adcs	r3, r1
 8001906:	61fb      	str	r3, [r7, #28]
 8001908:	f04f 0200 	mov.w	r2, #0
 800190c:	f04f 0300 	mov.w	r3, #0
 8001910:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001914:	4649      	mov	r1, r9
 8001916:	018b      	lsls	r3, r1, #6
 8001918:	4641      	mov	r1, r8
 800191a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800191e:	4641      	mov	r1, r8
 8001920:	018a      	lsls	r2, r1, #6
 8001922:	4641      	mov	r1, r8
 8001924:	1889      	adds	r1, r1, r2
 8001926:	6139      	str	r1, [r7, #16]
 8001928:	4649      	mov	r1, r9
 800192a:	eb43 0101 	adc.w	r1, r3, r1
 800192e:	6179      	str	r1, [r7, #20]
 8001930:	f04f 0200 	mov.w	r2, #0
 8001934:	f04f 0300 	mov.w	r3, #0
 8001938:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800193c:	4649      	mov	r1, r9
 800193e:	008b      	lsls	r3, r1, #2
 8001940:	46c4      	mov	ip, r8
 8001942:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8001946:	4641      	mov	r1, r8
 8001948:	008a      	lsls	r2, r1, #2
 800194a:	4610      	mov	r0, r2
 800194c:	4619      	mov	r1, r3
 800194e:	4603      	mov	r3, r0
 8001950:	4622      	mov	r2, r4
 8001952:	189b      	adds	r3, r3, r2
 8001954:	60bb      	str	r3, [r7, #8]
 8001956:	460b      	mov	r3, r1
 8001958:	462a      	mov	r2, r5
 800195a:	eb42 0303 	adc.w	r3, r2, r3
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	f04f 0200 	mov.w	r2, #0
 8001964:	f04f 0300 	mov.w	r3, #0
 8001968:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800196c:	4649      	mov	r1, r9
 800196e:	008b      	lsls	r3, r1, #2
 8001970:	46c4      	mov	ip, r8
 8001972:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8001976:	4641      	mov	r1, r8
 8001978:	008a      	lsls	r2, r1, #2
 800197a:	4610      	mov	r0, r2
 800197c:	4619      	mov	r1, r3
 800197e:	4603      	mov	r3, r0
 8001980:	4622      	mov	r2, r4
 8001982:	189b      	adds	r3, r3, r2
 8001984:	673b      	str	r3, [r7, #112]	@ 0x70
 8001986:	462b      	mov	r3, r5
 8001988:	460a      	mov	r2, r1
 800198a:	eb42 0303 	adc.w	r3, r2, r3
 800198e:	677b      	str	r3, [r7, #116]	@ 0x74
 8001990:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001994:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001998:	f7ff fa24 	bl	8000de4 <__aeabi_ldivmod>
 800199c:	4602      	mov	r2, r0
 800199e:	460b      	mov	r3, r1
 80019a0:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	var1 = (((int64_t)dev->dig_P9) * (pressure >> 13) * (pressure >> 13)) >> 25;
 80019a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80019a8:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 80019ac:	b21b      	sxth	r3, r3
 80019ae:	17da      	asrs	r2, r3, #31
 80019b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80019b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80019b4:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80019b8:	f04f 0000 	mov.w	r0, #0
 80019bc:	f04f 0100 	mov.w	r1, #0
 80019c0:	0b50      	lsrs	r0, r2, #13
 80019c2:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80019c6:	1359      	asrs	r1, r3, #13
 80019c8:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 80019cc:	462b      	mov	r3, r5
 80019ce:	fb00 f203 	mul.w	r2, r0, r3
 80019d2:	4623      	mov	r3, r4
 80019d4:	fb03 f301 	mul.w	r3, r3, r1
 80019d8:	4413      	add	r3, r2
 80019da:	4622      	mov	r2, r4
 80019dc:	fba2 2100 	umull	r2, r1, r2, r0
 80019e0:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 80019e4:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 80019e8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80019ec:	4413      	add	r3, r2
 80019ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80019f2:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80019f6:	f04f 0000 	mov.w	r0, #0
 80019fa:	f04f 0100 	mov.w	r1, #0
 80019fe:	0b50      	lsrs	r0, r2, #13
 8001a00:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001a04:	1359      	asrs	r1, r3, #13
 8001a06:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001a0a:	462b      	mov	r3, r5
 8001a0c:	fb00 f203 	mul.w	r2, r0, r3
 8001a10:	4623      	mov	r3, r4
 8001a12:	fb03 f301 	mul.w	r3, r3, r1
 8001a16:	4413      	add	r3, r2
 8001a18:	4622      	mov	r2, r4
 8001a1a:	fba2 2100 	umull	r2, r1, r2, r0
 8001a1e:	f8c7 10d4 	str.w	r1, [r7, #212]	@ 0xd4
 8001a22:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001a26:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001a2a:	4413      	add	r3, r2
 8001a2c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001a30:	f04f 0200 	mov.w	r2, #0
 8001a34:	f04f 0300 	mov.w	r3, #0
 8001a38:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001a3c:	4621      	mov	r1, r4
 8001a3e:	0e4a      	lsrs	r2, r1, #25
 8001a40:	4620      	mov	r0, r4
 8001a42:	4629      	mov	r1, r5
 8001a44:	460c      	mov	r4, r1
 8001a46:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8001a4a:	164b      	asrs	r3, r1, #25
 8001a4c:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	var2 = (((int64_t)dev->dig_P8) * pressure) >> 19;
 8001a50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001a54:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8001a58:	b21b      	sxth	r3, r3
 8001a5a:	17da      	asrs	r2, r3, #31
 8001a5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8001a5e:	667a      	str	r2, [r7, #100]	@ 0x64
 8001a60:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001a64:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001a68:	462a      	mov	r2, r5
 8001a6a:	fb02 f203 	mul.w	r2, r2, r3
 8001a6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001a72:	4621      	mov	r1, r4
 8001a74:	fb01 f303 	mul.w	r3, r1, r3
 8001a78:	4413      	add	r3, r2
 8001a7a:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001a7e:	4621      	mov	r1, r4
 8001a80:	fba2 2101 	umull	r2, r1, r2, r1
 8001a84:	f8c7 10cc 	str.w	r1, [r7, #204]	@ 0xcc
 8001a88:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001a8c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001a90:	4413      	add	r3, r2
 8001a92:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001a96:	f04f 0200 	mov.w	r2, #0
 8001a9a:	f04f 0300 	mov.w	r3, #0
 8001a9e:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001aa2:	4621      	mov	r1, r4
 8001aa4:	0cca      	lsrs	r2, r1, #19
 8001aa6:	4620      	mov	r0, r4
 8001aa8:	4629      	mov	r1, r5
 8001aaa:	460c      	mov	r4, r1
 8001aac:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8001ab0:	14cb      	asrs	r3, r1, #19
 8001ab2:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	pressure = ((pressure + var1 + var2) >> 8) + (((int64_t)dev->dig_P7) << 4);
 8001ab6:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001aba:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001abe:	1884      	adds	r4, r0, r2
 8001ac0:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001ac2:	eb41 0303 	adc.w	r3, r1, r3
 8001ac6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001ac8:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001acc:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001ad0:	4621      	mov	r1, r4
 8001ad2:	1889      	adds	r1, r1, r2
 8001ad4:	6539      	str	r1, [r7, #80]	@ 0x50
 8001ad6:	4629      	mov	r1, r5
 8001ad8:	eb43 0101 	adc.w	r1, r3, r1
 8001adc:	6579      	str	r1, [r7, #84]	@ 0x54
 8001ade:	f04f 0000 	mov.w	r0, #0
 8001ae2:	f04f 0100 	mov.w	r1, #0
 8001ae6:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001aea:	4623      	mov	r3, r4
 8001aec:	0a18      	lsrs	r0, r3, #8
 8001aee:	462a      	mov	r2, r5
 8001af0:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001af4:	462b      	mov	r3, r5
 8001af6:	1219      	asrs	r1, r3, #8
 8001af8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001afc:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8001b00:	b21b      	sxth	r3, r3
 8001b02:	17da      	asrs	r2, r3, #31
 8001b04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001b06:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001b08:	f04f 0200 	mov.w	r2, #0
 8001b0c:	f04f 0300 	mov.w	r3, #0
 8001b10:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8001b14:	464c      	mov	r4, r9
 8001b16:	0123      	lsls	r3, r4, #4
 8001b18:	46c4      	mov	ip, r8
 8001b1a:	ea43 731c 	orr.w	r3, r3, ip, lsr #28
 8001b1e:	4644      	mov	r4, r8
 8001b20:	0122      	lsls	r2, r4, #4
 8001b22:	1884      	adds	r4, r0, r2
 8001b24:	603c      	str	r4, [r7, #0]
 8001b26:	eb41 0303 	adc.w	r3, r1, r3
 8001b2a:	607b      	str	r3, [r7, #4]
 8001b2c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001b30:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	return (uint32_t)pressure;
 8001b34:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001b44 <BME280_HumidityCompesation>:

	return 0; // OK
}


uint32_t BME280_HumidityCompesation(BME280 *dev, int32_t RawHumidity){
 8001b44:	b480      	push	{r7}
 8001b46:	b085      	sub	sp, #20
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]

	int32_t humidity;
	humidity = ((dev->t_fine) - ((int32_t)76800));
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	691b      	ldr	r3, [r3, #16]
 8001b52:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8001b56:	60fb      	str	r3, [r7, #12]
	humidity = (((((RawHumidity << 14) - (((int32_t)dev->dig_H4) << 20) - (((int32_t)dev->dig_H5) * humidity)) + ((int32_t)16384)) >> 15) * (((((((humidity * ((int32_t)dev->dig_H6)) >> 10) * (((humidity * ((int32_t)dev->dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) * ((int32_t)dev->dig_H2) + 8192) >> 14));
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	039a      	lsls	r2, r3, #14
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8001b62:	051b      	lsls	r3, r3, #20
 8001b64:	1ad2      	subs	r2, r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	@ 0x34
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	fb01 f303 	mul.w	r3, r1, r3
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001b7a:	13db      	asrs	r3, r3, #15
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	f992 2036 	ldrsb.w	r2, [r2, #54]	@ 0x36
 8001b82:	4611      	mov	r1, r2
 8001b84:	68fa      	ldr	r2, [r7, #12]
 8001b86:	fb01 f202 	mul.w	r2, r1, r2
 8001b8a:	1292      	asrs	r2, r2, #10
 8001b8c:	6879      	ldr	r1, [r7, #4]
 8001b8e:	f891 1030 	ldrb.w	r1, [r1, #48]	@ 0x30
 8001b92:	4608      	mov	r0, r1
 8001b94:	68f9      	ldr	r1, [r7, #12]
 8001b96:	fb00 f101 	mul.w	r1, r0, r1
 8001b9a:	12c9      	asrs	r1, r1, #11
 8001b9c:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 8001ba0:	fb01 f202 	mul.w	r2, r1, r2
 8001ba4:	1292      	asrs	r2, r2, #10
 8001ba6:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8001baa:	6879      	ldr	r1, [r7, #4]
 8001bac:	f9b1 102e 	ldrsh.w	r1, [r1, #46]	@ 0x2e
 8001bb0:	fb01 f202 	mul.w	r2, r1, r2
 8001bb4:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001bb8:	1392      	asrs	r2, r2, #14
 8001bba:	fb02 f303 	mul.w	r3, r2, r3
 8001bbe:	60fb      	str	r3, [r7, #12]
	humidity = (humidity - (((((humidity >> 15) * (humidity >> 15)) >> 7) * ((int32_t)dev->dig_H1)) >> 4));
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	13db      	asrs	r3, r3, #15
 8001bc4:	68fa      	ldr	r2, [r7, #12]
 8001bc6:	13d2      	asrs	r2, r2, #15
 8001bc8:	fb02 f303 	mul.w	r3, r2, r3
 8001bcc:	11db      	asrs	r3, r3, #7
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	f892 202c 	ldrb.w	r2, [r2, #44]	@ 0x2c
 8001bd4:	fb02 f303 	mul.w	r3, r2, r3
 8001bd8:	111b      	asrs	r3, r3, #4
 8001bda:	68fa      	ldr	r2, [r7, #12]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	60fb      	str	r3, [r7, #12]
	humidity = (humidity < 0 ? 0 : humidity);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001be6:	60fb      	str	r3, [r7, #12]
	humidity = (humidity > 419430400 ? 419430400 : humidity);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8001bee:	bfa8      	it	ge
 8001bf0:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 8001bf4:	60fb      	str	r3, [r7, #12]
	return (uint32_t)(humidity >> 12);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	131b      	asrs	r3, r3, #12
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3714      	adds	r7, #20
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bc80      	pop	{r7}
 8001c02:	4770      	bx	lr

08001c04 <BME280_ReadAllData>:


uint8_t BME280_ReadAllData(BME280 *dev, I2C_HandleTypeDef *i2cHandle){
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b08e      	sub	sp, #56	@ 0x38
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]
	dev -> i2cHandle = i2cHandle;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	683a      	ldr	r2, [r7, #0]
 8001c12:	601a      	str	r2, [r3, #0]

	HAL_StatusTypeDef status = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	uint8_t Data[8] = {};
 8001c1a:	f107 030c 	add.w	r3, r7, #12
 8001c1e:	2200      	movs	r2, #0
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	605a      	str	r2, [r3, #4]
	int32_t RawTemp = 0;
 8001c24:	2300      	movs	r3, #0
 8001c26:	633b      	str	r3, [r7, #48]	@ 0x30
	int32_t RawPressure = 0;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int32_t RawHumidity = 0;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	62bb      	str	r3, [r7, #40]	@ 0x28

	status = BME280_ReadRegisters(dev, PRESS_MSB, Data, 8);
 8001c30:	f107 020c 	add.w	r2, r7, #12
 8001c34:	2308      	movs	r3, #8
 8001c36:	21f7      	movs	r1, #247	@ 0xf7
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	f000 f86e 	bl	8001d1a <BME280_ReadRegisters>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	if (status != HAL_OK)
 8001c44:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <BME280_ReadAllData+0x4c>
	{
		return 1;	// NOK
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e046      	b.n	8001cde <BME280_ReadAllData+0xda>
	}

	// Save all data and combine
	uint32_t DataMSB = (uint32_t)Data[3] << 12;
 8001c50:	7bfb      	ldrb	r3, [r7, #15]
 8001c52:	031b      	lsls	r3, r3, #12
 8001c54:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t DataLSB = (uint32_t)Data[4] << 4;
 8001c56:	7c3b      	ldrb	r3, [r7, #16]
 8001c58:	011b      	lsls	r3, r3, #4
 8001c5a:	623b      	str	r3, [r7, #32]
	uint32_t DataXLSB = (uint32_t)Data[5] >> 4;
 8001c5c:	7c7b      	ldrb	r3, [r7, #17]
 8001c5e:	091b      	lsrs	r3, r3, #4
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	61fb      	str	r3, [r7, #28]
	RawTemp = DataMSB | DataLSB | DataXLSB;
 8001c64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c66:	6a3b      	ldr	r3, [r7, #32]
 8001c68:	431a      	orrs	r2, r3
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	633b      	str	r3, [r7, #48]	@ 0x30


	DataMSB = (uint32_t)Data[0] << 12;
 8001c70:	7b3b      	ldrb	r3, [r7, #12]
 8001c72:	031b      	lsls	r3, r3, #12
 8001c74:	627b      	str	r3, [r7, #36]	@ 0x24
	DataLSB = (uint32_t)Data[1] << 4;
 8001c76:	7b7b      	ldrb	r3, [r7, #13]
 8001c78:	011b      	lsls	r3, r3, #4
 8001c7a:	623b      	str	r3, [r7, #32]
	DataXLSB = (uint32_t)Data[2] >> 4;
 8001c7c:	7bbb      	ldrb	r3, [r7, #14]
 8001c7e:	091b      	lsrs	r3, r3, #4
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	61fb      	str	r3, [r7, #28]
	RawPressure = DataMSB | DataLSB | DataXLSB;
 8001c84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c86:	6a3b      	ldr	r3, [r7, #32]
 8001c88:	431a      	orrs	r2, r3
 8001c8a:	69fb      	ldr	r3, [r7, #28]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c


	DataMSB = (uint32_t)Data[6] << 8;
 8001c90:	7cbb      	ldrb	r3, [r7, #18]
 8001c92:	021b      	lsls	r3, r3, #8
 8001c94:	627b      	str	r3, [r7, #36]	@ 0x24
	DataLSB = (uint32_t)Data[7];
 8001c96:	7cfb      	ldrb	r3, [r7, #19]
 8001c98:	623b      	str	r3, [r7, #32]
	RawHumidity = DataMSB | DataLSB;
 8001c9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c9c:	6a3b      	ldr	r3, [r7, #32]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	62bb      	str	r3, [r7, #40]	@ 0x28

	// compesate and save to struct
	dev -> Temp_C = BME280_TemperatureCompesation(&(*dev), RawTemp);
 8001ca2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f7ff fc5b 	bl	8001560 <BME280_TemperatureCompesation>
 8001caa:	4602      	mov	r2, r0
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	605a      	str	r2, [r3, #4]

	uint32_t press = BME280_PressureCompesation(&(*dev), RawPressure);
 8001cb0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f7ff fc8d 	bl	80015d2 <BME280_PressureCompesation>
 8001cb8:	61b8      	str	r0, [r7, #24]
	dev -> Press_Pa = (press / 256);
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	0a1b      	lsrs	r3, r3, #8
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f7fe fe52 	bl	8000968 <__aeabi_ui2f>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	60da      	str	r2, [r3, #12]

	uint32_t hum = BME280_HumidityCompesation(&(*dev), RawHumidity);
 8001cca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f7ff ff39 	bl	8001b44 <BME280_HumidityCompesation>
 8001cd2:	6178      	str	r0, [r7, #20]
	dev -> Hum_Perc = (hum / 1024);
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	0a9a      	lsrs	r2, r3, #10
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	609a      	str	r2, [r3, #8]

	return 0; // OK
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3738      	adds	r7, #56	@ 0x38
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <BME280_ReadRegister>:


/* LL Drivers */
HAL_StatusTypeDef BME280_ReadRegister(BME280 *dev, uint8_t reg, uint8_t *data){
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b088      	sub	sp, #32
 8001cea:	af04      	add	r7, sp, #16
 8001cec:	60f8      	str	r0, [r7, #12]
 8001cee:	460b      	mov	r3, r1
 8001cf0:	607a      	str	r2, [r7, #4]
 8001cf2:	72fb      	strb	r3, [r7, #11]
	return HAL_I2C_Mem_Read (dev -> i2cHandle, BME280_ID, reg, I2C_MEMADD_SIZE_8BIT, data, 1, 100);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	6818      	ldr	r0, [r3, #0]
 8001cf8:	7afb      	ldrb	r3, [r7, #11]
 8001cfa:	b29a      	uxth	r2, r3
 8001cfc:	2364      	movs	r3, #100	@ 0x64
 8001cfe:	9302      	str	r3, [sp, #8]
 8001d00:	2301      	movs	r3, #1
 8001d02:	9301      	str	r3, [sp, #4]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	9300      	str	r3, [sp, #0]
 8001d08:	2301      	movs	r3, #1
 8001d0a:	21ec      	movs	r1, #236	@ 0xec
 8001d0c:	f005 f83a 	bl	8006d84 <HAL_I2C_Mem_Read>
 8001d10:	4603      	mov	r3, r0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}

08001d1a <BME280_ReadRegisters>:

HAL_StatusTypeDef BME280_ReadRegisters(BME280 *dev, uint8_t reg, uint8_t *data, uint8_t lenght){
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	b088      	sub	sp, #32
 8001d1e:	af04      	add	r7, sp, #16
 8001d20:	60f8      	str	r0, [r7, #12]
 8001d22:	607a      	str	r2, [r7, #4]
 8001d24:	461a      	mov	r2, r3
 8001d26:	460b      	mov	r3, r1
 8001d28:	72fb      	strb	r3, [r7, #11]
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Read (dev -> i2cHandle, BME280_ID, reg, I2C_MEMADD_SIZE_8BIT, data, lenght, 100);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	6818      	ldr	r0, [r3, #0]
 8001d32:	7afb      	ldrb	r3, [r7, #11]
 8001d34:	b29a      	uxth	r2, r3
 8001d36:	7abb      	ldrb	r3, [r7, #10]
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	2164      	movs	r1, #100	@ 0x64
 8001d3c:	9102      	str	r1, [sp, #8]
 8001d3e:	9301      	str	r3, [sp, #4]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	9300      	str	r3, [sp, #0]
 8001d44:	2301      	movs	r3, #1
 8001d46:	21ec      	movs	r1, #236	@ 0xec
 8001d48:	f005 f81c 	bl	8006d84 <HAL_I2C_Mem_Read>
 8001d4c:	4603      	mov	r3, r0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3710      	adds	r7, #16
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <BME280_WriteRegister>:

HAL_StatusTypeDef BME280_WriteRegister(BME280 *dev, uint8_t reg, uint8_t data){
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b086      	sub	sp, #24
 8001d5a:	af04      	add	r7, sp, #16
 8001d5c:	6078      	str	r0, [r7, #4]
 8001d5e:	460b      	mov	r3, r1
 8001d60:	70fb      	strb	r3, [r7, #3]
 8001d62:	4613      	mov	r3, r2
 8001d64:	70bb      	strb	r3, [r7, #2]
	return HAL_I2C_Mem_Write (dev -> i2cHandle, BME280_ID, reg, I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6818      	ldr	r0, [r3, #0]
 8001d6a:	78fb      	ldrb	r3, [r7, #3]
 8001d6c:	b29a      	uxth	r2, r3
 8001d6e:	2364      	movs	r3, #100	@ 0x64
 8001d70:	9302      	str	r3, [sp, #8]
 8001d72:	2301      	movs	r3, #1
 8001d74:	9301      	str	r3, [sp, #4]
 8001d76:	1cbb      	adds	r3, r7, #2
 8001d78:	9300      	str	r3, [sp, #0]
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	21ec      	movs	r1, #236	@ 0xec
 8001d7e:	f004 ff07 	bl	8006b90 <HAL_I2C_Mem_Write>
 8001d82:	4603      	mov	r3, r0
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3708      	adds	r7, #8
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <GetPage>:


/* STM32F103C8Tx have 128 PAGES (Page 0 to Page 127) of 1 KB each = 128 KB Flash Memory */

static uint32_t GetPage(uint32_t Address)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b085      	sub	sp, #20
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
	// FLASH_PAGE_SIZE is STM function
	for (int indx=0; indx<FLASH_PAGE_NO; indx++)
 8001d94:	2300      	movs	r3, #0
 8001d96:	60fb      	str	r3, [r7, #12]
 8001d98:	e016      	b.n	8001dc8 <GetPage+0x3c>
	{
		if((Address < (0x08000000 + (FLASH_PAGE_SIZE *(indx+1))) ) && (Address >= (0x08000000 + FLASH_PAGE_SIZE*indx)))
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 8001da0:	3301      	adds	r3, #1
 8001da2:	029b      	lsls	r3, r3, #10
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d20b      	bcs.n	8001dc2 <GetPage+0x36>
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 8001db0:	029b      	lsls	r3, r3, #10
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d304      	bcc.n	8001dc2 <GetPage+0x36>
	    {
			return (0x08000000 + FLASH_PAGE_SIZE*indx);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 8001dbe:	029b      	lsls	r3, r3, #10
 8001dc0:	e006      	b.n	8001dd0 <GetPage+0x44>
	for (int indx=0; indx<FLASH_PAGE_NO; indx++)
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	2b7f      	cmp	r3, #127	@ 0x7f
 8001dcc:	dde5      	ble.n	8001d9a <GetPage+0xe>
	    }
	}

  return 0;
 8001dce:	2300      	movs	r3, #0
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3714      	adds	r7, #20
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bc80      	pop	{r7}
 8001dd8:	4770      	bx	lr
	...

08001ddc <Flash_Write_Data>:
}


// Write data to MCU flash
uint32_t Flash_Write_Data(uint32_t StartPageAddress, uint32_t *Data, uint16_t numberofwords)
{
 8001ddc:	b5b0      	push	{r4, r5, r7, lr}
 8001dde:	b08a      	sub	sp, #40	@ 0x28
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	60b9      	str	r1, [r7, #8]
 8001de6:	4613      	mov	r3, r2
 8001de8:	80fb      	strh	r3, [r7, #6]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t PAGEError;
	int sofar = 0;
 8001dea:	2300      	movs	r3, #0
 8001dec:	627b      	str	r3, [r7, #36]	@ 0x24

	HAL_FLASH_Unlock();
 8001dee:	f004 f96d 	bl	80060cc <HAL_FLASH_Unlock>

	uint32_t StartPage = GetPage(StartPageAddress);
 8001df2:	68f8      	ldr	r0, [r7, #12]
 8001df4:	f7ff ffca 	bl	8001d8c <GetPage>
 8001df8:	6238      	str	r0, [r7, #32]
	uint32_t EndPageAdress = StartPageAddress + numberofwords*4;
 8001dfa:	88fb      	ldrh	r3, [r7, #6]
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	461a      	mov	r2, r3
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	4413      	add	r3, r2
 8001e04:	61fb      	str	r3, [r7, #28]
	uint32_t EndPage = GetPage(EndPageAdress);
 8001e06:	69f8      	ldr	r0, [r7, #28]
 8001e08:	f7ff ffc0 	bl	8001d8c <GetPage>
 8001e0c:	61b8      	str	r0, [r7, #24]

	/* Fill EraseInit structure*/
	EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8001e0e:	4b20      	ldr	r3, [pc, #128]	@ (8001e90 <Flash_Write_Data+0xb4>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
	EraseInitStruct.PageAddress = StartPage;
 8001e14:	4a1e      	ldr	r2, [pc, #120]	@ (8001e90 <Flash_Write_Data+0xb4>)
 8001e16:	6a3b      	ldr	r3, [r7, #32]
 8001e18:	6093      	str	r3, [r2, #8]
	EraseInitStruct.NbPages     = ((EndPage - StartPage) / FLASH_PAGE_SIZE) + 1;
 8001e1a:	69ba      	ldr	r2, [r7, #24]
 8001e1c:	6a3b      	ldr	r3, [r7, #32]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	0a9b      	lsrs	r3, r3, #10
 8001e22:	3301      	adds	r3, #1
 8001e24:	4a1a      	ldr	r2, [pc, #104]	@ (8001e90 <Flash_Write_Data+0xb4>)
 8001e26:	60d3      	str	r3, [r2, #12]

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 8001e28:	f107 0314 	add.w	r3, r7, #20
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4818      	ldr	r0, [pc, #96]	@ (8001e90 <Flash_Write_Data+0xb4>)
 8001e30:	f004 fa3e 	bl	80062b0 <HAL_FLASHEx_Erase>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d01f      	beq.n	8001e7a <Flash_Write_Data+0x9e>
	{
		return HAL_FLASH_GetError ();
 8001e3a:	f004 f97d 	bl	8006138 <HAL_FLASH_GetError>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	e022      	b.n	8001e88 <Flash_Write_Data+0xac>
	}

	while (sofar < numberofwords)
	{
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartPageAddress, Data[sofar]) == HAL_OK)
 8001e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	68ba      	ldr	r2, [r7, #8]
 8001e48:	4413      	add	r3, r2
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	461c      	mov	r4, r3
 8001e50:	4615      	mov	r5, r2
 8001e52:	4622      	mov	r2, r4
 8001e54:	462b      	mov	r3, r5
 8001e56:	68f9      	ldr	r1, [r7, #12]
 8001e58:	2002      	movs	r0, #2
 8001e5a:	f004 f8c7 	bl	8005fec <HAL_FLASH_Program>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d106      	bne.n	8001e72 <Flash_Write_Data+0x96>
		{
			StartPageAddress += 4;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	3304      	adds	r3, #4
 8001e68:	60fb      	str	r3, [r7, #12]
			sofar++;
 8001e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e70:	e003      	b.n	8001e7a <Flash_Write_Data+0x9e>
		}
		else
		{
			 return HAL_FLASH_GetError ();
 8001e72:	f004 f961 	bl	8006138 <HAL_FLASH_GetError>
 8001e76:	4603      	mov	r3, r0
 8001e78:	e006      	b.n	8001e88 <Flash_Write_Data+0xac>
	while (sofar < numberofwords)
 8001e7a:	88fb      	ldrh	r3, [r7, #6]
 8001e7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	dbdf      	blt.n	8001e42 <Flash_Write_Data+0x66>
		}
	}

	HAL_FLASH_Lock();
 8001e82:	f004 f949 	bl	8006118 <HAL_FLASH_Lock>

	return 0;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3728      	adds	r7, #40	@ 0x28
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bdb0      	pop	{r4, r5, r7, pc}
 8001e90:	2000018c 	.word	0x2000018c

08001e94 <Flash_Read_Data>:


// Read data from MCU flash
void Flash_Read_Data(uint32_t StartPageAddress, uint32_t *RxBuf, uint16_t numberofwords)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b085      	sub	sp, #20
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	80fb      	strh	r3, [r7, #6]
	while (1)
	{
		*RxBuf = *(__IO uint32_t *)StartPageAddress;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	601a      	str	r2, [r3, #0]
		StartPageAddress += 4;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	3304      	adds	r3, #4
 8001eae:	60fb      	str	r3, [r7, #12]
		RxBuf++;
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	3304      	adds	r3, #4
 8001eb4:	60bb      	str	r3, [r7, #8]
		if (!(numberofwords--)) break;
 8001eb6:	88fb      	ldrh	r3, [r7, #6]
 8001eb8:	1e5a      	subs	r2, r3, #1
 8001eba:	80fa      	strh	r2, [r7, #6]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d000      	beq.n	8001ec2 <Flash_Read_Data+0x2e>
		*RxBuf = *(__IO uint32_t *)StartPageAddress;
 8001ec0:	e7ef      	b.n	8001ea2 <Flash_Read_Data+0xe>
		if (!(numberofwords--)) break;
 8001ec2:	bf00      	nop
	}
}
 8001ec4:	bf00      	nop
 8001ec6:	3714      	adds	r7, #20
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr
	...

08001ed0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	db0c      	blt.n	8001efc <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ee2:	79fb      	ldrb	r3, [r7, #7]
 8001ee4:	f003 021f 	and.w	r2, r3, #31
 8001ee8:	4907      	ldr	r1, [pc, #28]	@ (8001f08 <__NVIC_ClearPendingIRQ+0x38>)
 8001eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eee:	095b      	lsrs	r3, r3, #5
 8001ef0:	2001      	movs	r0, #1
 8001ef2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ef6:	3360      	adds	r3, #96	@ 0x60
 8001ef8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001efc:	bf00      	nop
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bc80      	pop	{r7}
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	e000e100 	.word	0xe000e100

08001f0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f0c:	b590      	push	{r4, r7, lr}
 8001f0e:	b08d      	sub	sp, #52	@ 0x34
 8001f10:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f12:	f003 f827 	bl	8004f64 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f16:	f000 fc25 	bl	8002764 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f1a:	f000 fec3 	bl	8002ca4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001f1e:	f000 fccf 	bl	80028c0 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001f22:	f000 fcfb 	bl	800291c <MX_I2C2_Init>
  MX_SPI1_Init();
 8001f26:	f000 fd8b 	bl	8002a40 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001f2a:	f000 fdbf 	bl	8002aac <MX_SPI2_Init>
  MX_ADC1_Init();
 8001f2e:	f000 fc79 	bl	8002824 <MX_ADC1_Init>
  MX_RTC_Init();
 8001f32:	f000 fd21 	bl	8002978 <MX_RTC_Init>
  MX_TIM2_Init();
 8001f36:	f000 fdef 	bl	8002b18 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001f3a:	f000 fe3b 	bl	8002bb4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001f3e:	f000 fe87 	bl	8002c50 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  float delta = 100 / (EARTH_HUM_DRY_VAL -  EARTH_HUM_WET_VAL); // Precalculated value to decrease power consumption
 8001f42:	f04f 0300 	mov.w	r3, #0
 8001f46:	623b      	str	r3, [r7, #32]
  uint8_t status = 0;											// error counter
 8001f48:	2300      	movs	r3, #0
 8001f4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  switch(state)
 8001f4e:	4ba7      	ldr	r3, [pc, #668]	@ (80021ec <main+0x2e0>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	2b05      	cmp	r3, #5
 8001f54:	f200 83e3 	bhi.w	800271e <main+0x812>
 8001f58:	a201      	add	r2, pc, #4	@ (adr r2, 8001f60 <main+0x54>)
 8001f5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f5e:	bf00      	nop
 8001f60:	08001f79 	.word	0x08001f79
 8001f64:	08002229 	.word	0x08002229
 8001f68:	08002287 	.word	0x08002287
 8001f6c:	08002505 	.word	0x08002505
 8001f70:	08002645 	.word	0x08002645
 8001f74:	0800271f 	.word	0x0800271f

	  case STATE_INIT:

		  ////////* DEVICE BOOT *////////

		  if (measurements.ADC_read_cnt == 0)
 8001f78:	4b9d      	ldr	r3, [pc, #628]	@ (80021f0 <main+0x2e4>)
 8001f7a:	789b      	ldrb	r3, [r3, #2]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d14a      	bne.n	8002016 <main+0x10a>
		  {
			  /* BME280 */
			  status += BME280_Reset(&bme280, &hi2c2);
 8001f80:	499c      	ldr	r1, [pc, #624]	@ (80021f4 <main+0x2e8>)
 8001f82:	489d      	ldr	r0, [pc, #628]	@ (80021f8 <main+0x2ec>)
 8001f84:	f7ff f938 	bl	80011f8 <BME280_Reset>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001f90:	4413      	add	r3, r2
 8001f92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			  HAL_Delay(200);
 8001f96:	20c8      	movs	r0, #200	@ 0xc8
 8001f98:	f003 f846 	bl	8005028 <HAL_Delay>
			  status += BME280_ReadDeviceID(&bme280, &hi2c2);
 8001f9c:	4995      	ldr	r1, [pc, #596]	@ (80021f4 <main+0x2e8>)
 8001f9e:	4896      	ldr	r0, [pc, #600]	@ (80021f8 <main+0x2ec>)
 8001fa0:	f7ff f90a 	bl	80011b8 <BME280_ReadDeviceID>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001fac:	4413      	add	r3, r2
 8001fae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			  status += BME280_ReadCalibData(&bme280, &hi2c2);
 8001fb2:	4990      	ldr	r1, [pc, #576]	@ (80021f4 <main+0x2e8>)
 8001fb4:	4890      	ldr	r0, [pc, #576]	@ (80021f8 <main+0x2ec>)
 8001fb6:	f7ff f9f5 	bl	80013a4 <BME280_ReadCalibData>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001fc2:	4413      	add	r3, r2
 8001fc4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			  status += BME280_Init(&bme280, &hi2c2);
 8001fc8:	498a      	ldr	r1, [pc, #552]	@ (80021f4 <main+0x2e8>)
 8001fca:	488b      	ldr	r0, [pc, #556]	@ (80021f8 <main+0x2ec>)
 8001fcc:	f7ff f976 	bl	80012bc <BME280_Init>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001fd8:	4413      	add	r3, r2
 8001fda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

			  // Enable power to humidity probe and to voltage divider for battery measurement
			  HAL_GPIO_WritePin(EHUM_PWR_GPIO_Port, EHUM_PWR_Pin, GPIO_PIN_SET);
 8001fde:	2201      	movs	r2, #1
 8001fe0:	2108      	movs	r1, #8
 8001fe2:	4886      	ldr	r0, [pc, #536]	@ (80021fc <main+0x2f0>)
 8001fe4:	f004 fc4c 	bl	8006880 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(D_VBAT_EN_GPIO_Port, D_VBAT_EN_Pin, GPIO_PIN_SET);
 8001fe8:	2201      	movs	r2, #1
 8001fea:	2101      	movs	r1, #1
 8001fec:	4884      	ldr	r0, [pc, #528]	@ (8002200 <main+0x2f4>)
 8001fee:	f004 fc47 	bl	8006880 <HAL_GPIO_WritePin>

			  // Disable RTC alarm for init routine
			  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8001ff2:	4b84      	ldr	r3, [pc, #528]	@ (8002204 <main+0x2f8>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	685a      	ldr	r2, [r3, #4]
 8001ff8:	4b82      	ldr	r3, [pc, #520]	@ (8002204 <main+0x2f8>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f022 0202 	bic.w	r2, r2, #2
 8002000:	605a      	str	r2, [r3, #4]
			  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002002:	2100      	movs	r1, #0
 8002004:	487f      	ldr	r0, [pc, #508]	@ (8002204 <main+0x2f8>)
 8002006:	f008 fa3f 	bl	800a488 <HAL_RTC_DeactivateAlarm>

			  HAL_TIM_Base_Start_IT(&htim2);
 800200a:	487f      	ldr	r0, [pc, #508]	@ (8002208 <main+0x2fc>)
 800200c:	f009 fb4c 	bl	800b6a8 <HAL_TIM_Base_Start_IT>
			  HAL_TIM_Base_Start_IT(&htim3);
 8002010:	487e      	ldr	r0, [pc, #504]	@ (800220c <main+0x300>)
 8002012:	f009 fb49 	bl	800b6a8 <HAL_TIM_Base_Start_IT>
		  }

		  if (measurements.ADC_read_end == 1 && measurements.ADC_read == 1)
 8002016:	4b76      	ldr	r3, [pc, #472]	@ (80021f0 <main+0x2e4>)
 8002018:	785b      	ldrb	r3, [r3, #1]
 800201a:	2b01      	cmp	r3, #1
 800201c:	f040 8381 	bne.w	8002722 <main+0x816>
 8002020:	4b73      	ldr	r3, [pc, #460]	@ (80021f0 <main+0x2e4>)
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	2b01      	cmp	r3, #1
 8002026:	f040 837c 	bne.w	8002722 <main+0x816>
		  {
			  // Read analog values
			  measurements.bat_voltage[measurements.ADC_read_cnt] = ADC_Read_Battery(&measurements.ADC_values[0]);
 800202a:	4b71      	ldr	r3, [pc, #452]	@ (80021f0 <main+0x2e4>)
 800202c:	789b      	ldrb	r3, [r3, #2]
 800202e:	461c      	mov	r4, r3
 8002030:	4877      	ldr	r0, [pc, #476]	@ (8002210 <main+0x304>)
 8002032:	f000 ff89 	bl	8002f48 <ADC_Read_Battery>
 8002036:	4602      	mov	r2, r0
 8002038:	496d      	ldr	r1, [pc, #436]	@ (80021f0 <main+0x2e4>)
 800203a:	f104 0308 	add.w	r3, r4, #8
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	440b      	add	r3, r1
 8002042:	605a      	str	r2, [r3, #4]
			  measurements.earth_hum[measurements.ADC_read_cnt] = ADC_Read_EHum(&measurements.ADC_values[1], &delta);
 8002044:	f107 0320 	add.w	r3, r7, #32
 8002048:	4619      	mov	r1, r3
 800204a:	4872      	ldr	r0, [pc, #456]	@ (8002214 <main+0x308>)
 800204c:	f001 f86a 	bl	8003124 <ADC_Read_EHum>
 8002050:	4603      	mov	r3, r0
 8002052:	461a      	mov	r2, r3
 8002054:	4b66      	ldr	r3, [pc, #408]	@ (80021f0 <main+0x2e4>)
 8002056:	789b      	ldrb	r3, [r3, #2]
 8002058:	461c      	mov	r4, r3
 800205a:	4610      	mov	r0, r2
 800205c:	f7fe fc84 	bl	8000968 <__aeabi_ui2f>
 8002060:	4602      	mov	r2, r0
 8002062:	4963      	ldr	r1, [pc, #396]	@ (80021f0 <main+0x2e4>)
 8002064:	1ca3      	adds	r3, r4, #2
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	440b      	add	r3, r1
 800206a:	605a      	str	r2, [r3, #4]
			  measurements.ADC_read_cnt ++;
 800206c:	4b60      	ldr	r3, [pc, #384]	@ (80021f0 <main+0x2e4>)
 800206e:	789b      	ldrb	r3, [r3, #2]
 8002070:	3301      	adds	r3, #1
 8002072:	b2da      	uxtb	r2, r3
 8002074:	4b5e      	ldr	r3, [pc, #376]	@ (80021f0 <main+0x2e4>)
 8002076:	709a      	strb	r2, [r3, #2]

			  measurements.ADC_read_end = 0; 	// reset ADC read flag
 8002078:	4b5d      	ldr	r3, [pc, #372]	@ (80021f0 <main+0x2e4>)
 800207a:	2200      	movs	r2, #0
 800207c:	705a      	strb	r2, [r3, #1]
			  measurements.ADC_read = 0; 		// reset timer read flag
 800207e:	4b5c      	ldr	r3, [pc, #368]	@ (80021f0 <main+0x2e4>)
 8002080:	2200      	movs	r2, #0
 8002082:	701a      	strb	r2, [r3, #0]
			  HAL_TIM_Base_Start_IT(&htim2);
 8002084:	4860      	ldr	r0, [pc, #384]	@ (8002208 <main+0x2fc>)
 8002086:	f009 fb0f 	bl	800b6a8 <HAL_TIM_Base_Start_IT>

			  // Calculate average values
			  if (measurements.ADC_read_cnt == 5)
 800208a:	4b59      	ldr	r3, [pc, #356]	@ (80021f0 <main+0x2e4>)
 800208c:	789b      	ldrb	r3, [r3, #2]
 800208e:	2b05      	cmp	r3, #5
 8002090:	f040 8347 	bne.w	8002722 <main+0x816>
			  {
				  measurements.ADC_read_cnt = 0;
 8002094:	4b56      	ldr	r3, [pc, #344]	@ (80021f0 <main+0x2e4>)
 8002096:	2200      	movs	r2, #0
 8002098:	709a      	strb	r2, [r3, #2]
				  HAL_TIM_Base_Stop_IT(&htim2);
 800209a:	485b      	ldr	r0, [pc, #364]	@ (8002208 <main+0x2fc>)
 800209c:	f009 fb56 	bl	800b74c <HAL_TIM_Base_Stop_IT>

				  // Disable power to humidity probe and to voltage divider for battery measurement
				  HAL_GPIO_WritePin(EHUM_PWR_GPIO_Port, EHUM_PWR_Pin, GPIO_PIN_RESET);
 80020a0:	2200      	movs	r2, #0
 80020a2:	2108      	movs	r1, #8
 80020a4:	4855      	ldr	r0, [pc, #340]	@ (80021fc <main+0x2f0>)
 80020a6:	f004 fbeb 	bl	8006880 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(D_VBAT_EN_GPIO_Port, D_VBAT_EN_Pin, GPIO_PIN_RESET);
 80020aa:	2200      	movs	r2, #0
 80020ac:	2101      	movs	r1, #1
 80020ae:	4854      	ldr	r0, [pc, #336]	@ (8002200 <main+0x2f4>)
 80020b0:	f004 fbe6 	bl	8006880 <HAL_GPIO_WritePin>

				  // Calculate average battery voltage
				  measurements.battery_voltage = 0;
 80020b4:	4b4e      	ldr	r3, [pc, #312]	@ (80021f0 <main+0x2e4>)
 80020b6:	f04f 0200 	mov.w	r2, #0
 80020ba:	639a      	str	r2, [r3, #56]	@ 0x38
				  measurements.earth_humidity = 0;
 80020bc:	4b4c      	ldr	r3, [pc, #304]	@ (80021f0 <main+0x2e4>)
 80020be:	f04f 0200 	mov.w	r2, #0
 80020c2:	621a      	str	r2, [r3, #32]

				  for (int i = 0; i < 5; i++)
 80020c4:	2300      	movs	r3, #0
 80020c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80020c8:	e022      	b.n	8002110 <main+0x204>
				  {
					  measurements.battery_voltage += measurements.bat_voltage[i];
 80020ca:	4b49      	ldr	r3, [pc, #292]	@ (80021f0 <main+0x2e4>)
 80020cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80020ce:	4948      	ldr	r1, [pc, #288]	@ (80021f0 <main+0x2e4>)
 80020d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020d2:	3308      	adds	r3, #8
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	440b      	add	r3, r1
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	4619      	mov	r1, r3
 80020dc:	4610      	mov	r0, r2
 80020de:	f7fe fb93 	bl	8000808 <__addsf3>
 80020e2:	4603      	mov	r3, r0
 80020e4:	461a      	mov	r2, r3
 80020e6:	4b42      	ldr	r3, [pc, #264]	@ (80021f0 <main+0x2e4>)
 80020e8:	639a      	str	r2, [r3, #56]	@ 0x38
					  measurements.earth_humidity += measurements.earth_hum[i];
 80020ea:	4b41      	ldr	r3, [pc, #260]	@ (80021f0 <main+0x2e4>)
 80020ec:	6a1a      	ldr	r2, [r3, #32]
 80020ee:	4940      	ldr	r1, [pc, #256]	@ (80021f0 <main+0x2e4>)
 80020f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020f2:	3302      	adds	r3, #2
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	440b      	add	r3, r1
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	4619      	mov	r1, r3
 80020fc:	4610      	mov	r0, r2
 80020fe:	f7fe fb83 	bl	8000808 <__addsf3>
 8002102:	4603      	mov	r3, r0
 8002104:	461a      	mov	r2, r3
 8002106:	4b3a      	ldr	r3, [pc, #232]	@ (80021f0 <main+0x2e4>)
 8002108:	621a      	str	r2, [r3, #32]
				  for (int i = 0; i < 5; i++)
 800210a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800210c:	3301      	adds	r3, #1
 800210e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002112:	2b04      	cmp	r3, #4
 8002114:	ddd9      	ble.n	80020ca <main+0x1be>
				  }

				  measurements.battery_voltage /= 5;
 8002116:	4b36      	ldr	r3, [pc, #216]	@ (80021f0 <main+0x2e4>)
 8002118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800211a:	493f      	ldr	r1, [pc, #252]	@ (8002218 <main+0x30c>)
 800211c:	4618      	mov	r0, r3
 800211e:	f7fe fd2f 	bl	8000b80 <__aeabi_fdiv>
 8002122:	4603      	mov	r3, r0
 8002124:	461a      	mov	r2, r3
 8002126:	4b32      	ldr	r3, [pc, #200]	@ (80021f0 <main+0x2e4>)
 8002128:	639a      	str	r2, [r3, #56]	@ 0x38
				  measurements.earth_humidity /= 5;
 800212a:	4b31      	ldr	r3, [pc, #196]	@ (80021f0 <main+0x2e4>)
 800212c:	6a1b      	ldr	r3, [r3, #32]
 800212e:	493a      	ldr	r1, [pc, #232]	@ (8002218 <main+0x30c>)
 8002130:	4618      	mov	r0, r3
 8002132:	f7fe fd25 	bl	8000b80 <__aeabi_fdiv>
 8002136:	4603      	mov	r3, r0
 8002138:	461a      	mov	r2, r3
 800213a:	4b2d      	ldr	r3, [pc, #180]	@ (80021f0 <main+0x2e4>)
 800213c:	621a      	str	r2, [r3, #32]

				  // Read all data from BME280 sensor
				  BME280_GoToFromSleep(&bme280, &hi2c2, 1); // wake-up
 800213e:	2201      	movs	r2, #1
 8002140:	492c      	ldr	r1, [pc, #176]	@ (80021f4 <main+0x2e8>)
 8002142:	482d      	ldr	r0, [pc, #180]	@ (80021f8 <main+0x2ec>)
 8002144:	f7ff f8f8 	bl	8001338 <BME280_GoToFromSleep>
				  BME280_ReadAllData(&bme280, &hi2c2);
 8002148:	492a      	ldr	r1, [pc, #168]	@ (80021f4 <main+0x2e8>)
 800214a:	482b      	ldr	r0, [pc, #172]	@ (80021f8 <main+0x2ec>)
 800214c:	f7ff fd5a 	bl	8001c04 <BME280_ReadAllData>
				  BME280_GoToFromSleep(&bme280, &hi2c2, 0); // sleep
 8002150:	2200      	movs	r2, #0
 8002152:	4928      	ldr	r1, [pc, #160]	@ (80021f4 <main+0x2e8>)
 8002154:	4828      	ldr	r0, [pc, #160]	@ (80021f8 <main+0x2ec>)
 8002156:	f7ff f8ef 	bl	8001338 <BME280_GoToFromSleep>

				  // LoRa module
				  RFM95W_Struct_Init(&rfm95_handle);
 800215a:	4830      	ldr	r0, [pc, #192]	@ (800221c <main+0x310>)
 800215c:	f000 ff2a 	bl	8002fb4 <RFM95W_Struct_Init>

				  // Initialise RFM95 module.
				  if (!rfm95_init(&rfm95_handle)) status++;
 8002160:	482e      	ldr	r0, [pc, #184]	@ (800221c <main+0x310>)
 8002162:	f001 fa59 	bl	8003618 <rfm95_init>
 8002166:	4603      	mov	r3, r0
 8002168:	f083 0301 	eor.w	r3, r3, #1
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b00      	cmp	r3, #0
 8002170:	d004      	beq.n	800217c <main+0x270>
 8002172:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002176:	3301      	adds	r3, #1
 8002178:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

				  // All that flags must be cleard to get stable boot
				  NVIC_ClearPendingIRQ(EXTI1_IRQn); // Clear EXTI1 NVIC pending flag
 800217c:	2007      	movs	r0, #7
 800217e:	f7ff fea7 	bl	8001ed0 <__NVIC_ClearPendingIRQ>
				  NVIC_ClearPendingIRQ(EXTI3_IRQn); // Clear EXTI3 NVIC pending
 8002182:	2009      	movs	r0, #9
 8002184:	f7ff fea4 	bl	8001ed0 <__NVIC_ClearPendingIRQ>
				  NVIC_ClearPendingIRQ(EXTI15_10_IRQn); // Clear EXTI15_10 NVIC pending flag
 8002188:	2028      	movs	r0, #40	@ 0x28
 800218a:	f7ff fea1 	bl	8001ed0 <__NVIC_ClearPendingIRQ>
				  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800218e:	2009      	movs	r0, #9
 8002190:	f003 fe7d 	bl	8005e8e <HAL_NVIC_EnableIRQ>
				  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002194:	2007      	movs	r0, #7
 8002196:	f003 fe7a 	bl	8005e8e <HAL_NVIC_EnableIRQ>
				  //HAL_NVIC_EnableIRQ(EXTI15_10_IRQn); // Bricks the program, inturrupt is not needed -> only for RX

				  // Check if everthing is OK (voltage and sensors)
				  if (measurements.battery_voltage < 2.8f) status++; //Vbat NEEDS TO BE SET
 800219a:	4b15      	ldr	r3, [pc, #84]	@ (80021f0 <main+0x2e4>)
 800219c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800219e:	4920      	ldr	r1, [pc, #128]	@ (8002220 <main+0x314>)
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7fe fdd7 	bl	8000d54 <__aeabi_fcmplt>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d004      	beq.n	80021b6 <main+0x2aa>
 80021ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021b0:	3301      	adds	r3, #1
 80021b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

				  lora_data.errSendCnt += status;
 80021b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002224 <main+0x318>)
 80021b8:	785a      	ldrb	r2, [r3, #1]
 80021ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021be:	4413      	add	r3, r2
 80021c0:	b2da      	uxtb	r2, r3
 80021c2:	4b18      	ldr	r3, [pc, #96]	@ (8002224 <main+0x318>)
 80021c4:	705a      	strb	r2, [r3, #1]

				  if (status == 0)
 80021c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d109      	bne.n	80021e2 <main+0x2d6>
				  {
					  //state = STATE_FIRST_CONN;
					  state = STATE_SEND;
 80021ce:	4b07      	ldr	r3, [pc, #28]	@ (80021ec <main+0x2e0>)
 80021d0:	2203      	movs	r2, #3
 80021d2:	701a      	strb	r2, [r3, #0]
					  status = 0;
 80021d4:	2300      	movs	r3, #0
 80021d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					  lora_data.errSendCnt = 0;
 80021da:	4b12      	ldr	r3, [pc, #72]	@ (8002224 <main+0x318>)
 80021dc:	2200      	movs	r2, #0
 80021de:	705a      	strb	r2, [r3, #1]
					  state = STATE_GO_SLEEP;
				  }
			  }
		  }

		  break;
 80021e0:	e29f      	b.n	8002722 <main+0x816>
					  state = STATE_GO_SLEEP;
 80021e2:	4b02      	ldr	r3, [pc, #8]	@ (80021ec <main+0x2e0>)
 80021e4:	2204      	movs	r2, #4
 80021e6:	701a      	strb	r2, [r3, #0]
		  break;
 80021e8:	e29b      	b.n	8002722 <main+0x816>
 80021ea:	bf00      	nop
 80021ec:	2000055c 	.word	0x2000055c
 80021f0:	200001d4 	.word	0x200001d4
 80021f4:	2000036c 	.word	0x2000036c
 80021f8:	2000019c 	.word	0x2000019c
 80021fc:	40010800 	.word	0x40010800
 8002200:	40010c00 	.word	0x40010c00
 8002204:	200003c0 	.word	0x200003c0
 8002208:	20000484 	.word	0x20000484
 800220c:	200004cc 	.word	0x200004cc
 8002210:	200001d8 	.word	0x200001d8
 8002214:	200001dc 	.word	0x200001dc
 8002218:	40a00000 	.word	0x40a00000
 800221c:	20000220 	.word	0x20000220
 8002220:	40333333 	.word	0x40333333
 8002224:	20000210 	.word	0x20000210
	  case STATE_FIRST_CONN:

		  ////////* FIRST LoRa/SIM CONNECTION TEST *////////

		  // Create data packet that will be send - dummy
		  uint8_t test_data_packet[] = {0x01, 0x02, 0x03, 0x04};
 8002228:	4b9f      	ldr	r3, [pc, #636]	@ (80024a8 <main+0x59c>)
 800222a:	61fb      	str	r3, [r7, #28]

		  // Read number of TX packets from flash
		  uint32_t tx_count = 0;
 800222c:	2300      	movs	r3, #0
 800222e:	61bb      	str	r3, [r7, #24]
		  Flash_Read_Data(FLASH_START_ADDR, &tx_count, 1); // 1 = one word
 8002230:	f107 0318 	add.w	r3, r7, #24
 8002234:	2201      	movs	r2, #1
 8002236:	4619      	mov	r1, r3
 8002238:	489c      	ldr	r0, [pc, #624]	@ (80024ac <main+0x5a0>)
 800223a:	f7ff fe2b 	bl	8001e94 <Flash_Read_Data>
		  rfm95_handle.config.tx_frame_count = tx_count;
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	b29a      	uxth	r2, r3
 8002242:	4b9b      	ldr	r3, [pc, #620]	@ (80024b0 <main+0x5a4>)
 8002244:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64

		  if (!rfm95_send_receive_cycle(&rfm95_handle, test_data_packet, sizeof(test_data_packet)))
 8002248:	f107 031c 	add.w	r3, r7, #28
 800224c:	2204      	movs	r2, #4
 800224e:	4619      	mov	r1, r3
 8002250:	4897      	ldr	r0, [pc, #604]	@ (80024b0 <main+0x5a4>)
 8002252:	f002 f9e4 	bl	800461e <rfm95_send_receive_cycle>
 8002256:	4603      	mov	r3, r0
 8002258:	f083 0301 	eor.w	r3, r3, #1
 800225c:	b2db      	uxtb	r3, r3
 800225e:	2b00      	cmp	r3, #0
 8002260:	d003      	beq.n	800226a <main+0x35e>
		  {
			  // Put device in error state
			  state = STATE_ERROR;
 8002262:	4b94      	ldr	r3, [pc, #592]	@ (80024b4 <main+0x5a8>)
 8002264:	2205      	movs	r2, #5
 8002266:	701a      	strb	r2, [r3, #0]

			  // Send data packet
			  //state = STATE_SEND;
		  }

		  break;
 8002268:	e25e      	b.n	8002728 <main+0x81c>
			  uint32_t temp_data = (uint32_t)rfm95_handle.config.tx_frame_count;
 800226a:	4b91      	ldr	r3, [pc, #580]	@ (80024b0 <main+0x5a4>)
 800226c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8002270:	607b      	str	r3, [r7, #4]
			  Flash_Write_Data(FLASH_START_ADDR, &temp_data, 1); // 1 = one word
 8002272:	1d3b      	adds	r3, r7, #4
 8002274:	2201      	movs	r2, #1
 8002276:	4619      	mov	r1, r3
 8002278:	488c      	ldr	r0, [pc, #560]	@ (80024ac <main+0x5a0>)
 800227a:	f7ff fdaf 	bl	8001ddc <Flash_Write_Data>
			  state = STATE_GO_SLEEP;
 800227e:	4b8d      	ldr	r3, [pc, #564]	@ (80024b4 <main+0x5a8>)
 8002280:	2204      	movs	r2, #4
 8002282:	701a      	strb	r2, [r3, #0]
		  break;
 8002284:	e250      	b.n	8002728 <main+0x81c>
	  case STATE_RUN:

		  ////////* DEVICE WAKEUP ROUTINE *////////

		  // Start all clocks
		  if (awake == 1)
 8002286:	4b8c      	ldr	r3, [pc, #560]	@ (80024b8 <main+0x5ac>)
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d13d      	bne.n	800230a <main+0x3fe>
		  {
			  awake = 0;
 800228e:	4b8a      	ldr	r3, [pc, #552]	@ (80024b8 <main+0x5ac>)
 8002290:	2200      	movs	r2, #0
 8002292:	701a      	strb	r2, [r3, #0]
			  SystemClock_Config();
 8002294:	f000 fa66 	bl	8002764 <SystemClock_Config>
			  HAL_ResumeTick();
 8002298:	f002 fef8 	bl	800508c <HAL_ResumeTick>

			  // Reset wake up flag
			  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 800229c:	4b87      	ldr	r3, [pc, #540]	@ (80024bc <main+0x5b0>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	685a      	ldr	r2, [r3, #4]
 80022a2:	4b86      	ldr	r3, [pc, #536]	@ (80024bc <main+0x5b0>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f022 0202 	bic.w	r2, r2, #2
 80022aa:	605a      	str	r2, [r3, #4]
			  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80022ac:	2100      	movs	r1, #0
 80022ae:	4883      	ldr	r0, [pc, #524]	@ (80024bc <main+0x5b0>)
 80022b0:	f008 f8ea 	bl	800a488 <HAL_RTC_DeactivateAlarm>

			  HAL_TIM_Base_Init(&htim2);
 80022b4:	4882      	ldr	r0, [pc, #520]	@ (80024c0 <main+0x5b4>)
 80022b6:	f009 f9a8 	bl	800b60a <HAL_TIM_Base_Init>
			  HAL_TIM_Base_Init(&htim3);
 80022ba:	4882      	ldr	r0, [pc, #520]	@ (80024c4 <main+0x5b8>)
 80022bc:	f009 f9a5 	bl	800b60a <HAL_TIM_Base_Init>
			  HAL_NVIC_EnableIRQ(TIM2_IRQn); // Disable Timer 2 interrupt
 80022c0:	201c      	movs	r0, #28
 80022c2:	f003 fde4 	bl	8005e8e <HAL_NVIC_EnableIRQ>
			  HAL_NVIC_EnableIRQ(TIM3_IRQn); // Disable Timer 3 interrupt
 80022c6:	201d      	movs	r0, #29
 80022c8:	f003 fde1 	bl	8005e8e <HAL_NVIC_EnableIRQ>

			  // Enable power to humidity probe and to voltage divider for battery measurement
			  HAL_GPIO_WritePin(EHUM_PWR_GPIO_Port, EHUM_PWR_Pin, GPIO_PIN_SET);
 80022cc:	2201      	movs	r2, #1
 80022ce:	2108      	movs	r1, #8
 80022d0:	487d      	ldr	r0, [pc, #500]	@ (80024c8 <main+0x5bc>)
 80022d2:	f004 fad5 	bl	8006880 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(D_VBAT_EN_GPIO_Port, D_VBAT_EN_Pin, GPIO_PIN_SET);
 80022d6:	2201      	movs	r2, #1
 80022d8:	2101      	movs	r1, #1
 80022da:	487c      	ldr	r0, [pc, #496]	@ (80024cc <main+0x5c0>)
 80022dc:	f004 fad0 	bl	8006880 <HAL_GPIO_WritePin>

			  HAL_ADC_Init(&hadc1);
 80022e0:	487b      	ldr	r0, [pc, #492]	@ (80024d0 <main+0x5c4>)
 80022e2:	f002 feef 	bl	80050c4 <HAL_ADC_Init>
			  HAL_ADC_Start(&hadc1);
 80022e6:	487a      	ldr	r0, [pc, #488]	@ (80024d0 <main+0x5c4>)
 80022e8:	f003 f886 	bl	80053f8 <HAL_ADC_Start>
//			  __HAL_RCC_ADC1_CLK_ENABLE();   // Enable ADC1 clock
			  HAL_I2C_Init(&hi2c1);
 80022ec:	4879      	ldr	r0, [pc, #484]	@ (80024d4 <main+0x5c8>)
 80022ee:	f004 faf7 	bl	80068e0 <HAL_I2C_Init>
//			  __HAL_RCC_I2C1_CLK_ENABLE();   // Enable I2C1 clock
			  HAL_I2C_Init(&hi2c2);
 80022f2:	4879      	ldr	r0, [pc, #484]	@ (80024d8 <main+0x5cc>)
 80022f4:	f004 faf4 	bl	80068e0 <HAL_I2C_Init>
//			  __HAL_RCC_I2C2_CLK_ENABLE();   // Enable I2C2 clock
			  HAL_SPI_Init(&hspi1);
 80022f8:	4878      	ldr	r0, [pc, #480]	@ (80024dc <main+0x5d0>)
 80022fa:	f008 fbf1 	bl	800aae0 <HAL_SPI_Init>
//			  __HAL_RCC_SPI1_CLK_ENABLE();   // Enable SPI1 clock
			  HAL_SPI_Init(&hspi2);
 80022fe:	4878      	ldr	r0, [pc, #480]	@ (80024e0 <main+0x5d4>)
 8002300:	f008 fbee 	bl	800aae0 <HAL_SPI_Init>
//			  __HAL_RCC_SPI2_CLK_ENABLE();   // Enable SPI1 clock
			  HAL_UART_Init(&huart1);
 8002304:	4877      	ldr	r0, [pc, #476]	@ (80024e4 <main+0x5d8>)
 8002306:	f009 fd9f 	bl	800be48 <HAL_UART_Init>
//			  __HAL_RCC_GPIOC_CLK_ENABLE();
//			  __HAL_RCC_GPIOD_CLK_ENABLE();

		  }

		  if (measurements.ADC_read_cnt == 0)
 800230a:	4b77      	ldr	r3, [pc, #476]	@ (80024e8 <main+0x5dc>)
 800230c:	789b      	ldrb	r3, [r3, #2]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d105      	bne.n	800231e <main+0x412>
			  status += BME280_ReadDeviceID(&bme280, &hi2c2);
			  status += BME280_ReadCalibData(&bme280, &hi2c2);
			  status += BME280_Init(&bme280, &hi2c2);
			#endif

			  HAL_TIM_Base_Start_IT(&htim2);
 8002312:	486b      	ldr	r0, [pc, #428]	@ (80024c0 <main+0x5b4>)
 8002314:	f009 f9c8 	bl	800b6a8 <HAL_TIM_Base_Start_IT>
			  HAL_TIM_Base_Start_IT(&htim3);
 8002318:	486a      	ldr	r0, [pc, #424]	@ (80024c4 <main+0x5b8>)
 800231a:	f009 f9c5 	bl	800b6a8 <HAL_TIM_Base_Start_IT>
		  }

		  if (measurements.ADC_read_end == 1 && measurements.ADC_read == 1)
 800231e:	4b72      	ldr	r3, [pc, #456]	@ (80024e8 <main+0x5dc>)
 8002320:	785b      	ldrb	r3, [r3, #1]
 8002322:	2b01      	cmp	r3, #1
 8002324:	f040 81ff 	bne.w	8002726 <main+0x81a>
 8002328:	4b6f      	ldr	r3, [pc, #444]	@ (80024e8 <main+0x5dc>)
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	2b01      	cmp	r3, #1
 800232e:	f040 81fa 	bne.w	8002726 <main+0x81a>
		  {
			  // Read analog values
			  measurements.bat_voltage[measurements.ADC_read_cnt] = ADC_Read_Battery(&measurements.ADC_values[0]);
 8002332:	4b6d      	ldr	r3, [pc, #436]	@ (80024e8 <main+0x5dc>)
 8002334:	789b      	ldrb	r3, [r3, #2]
 8002336:	461c      	mov	r4, r3
 8002338:	486c      	ldr	r0, [pc, #432]	@ (80024ec <main+0x5e0>)
 800233a:	f000 fe05 	bl	8002f48 <ADC_Read_Battery>
 800233e:	4602      	mov	r2, r0
 8002340:	4969      	ldr	r1, [pc, #420]	@ (80024e8 <main+0x5dc>)
 8002342:	f104 0308 	add.w	r3, r4, #8
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	440b      	add	r3, r1
 800234a:	605a      	str	r2, [r3, #4]
			  measurements.earth_hum[measurements.ADC_read_cnt] = ADC_Read_EHum(&measurements.ADC_values[1], &delta);
 800234c:	f107 0320 	add.w	r3, r7, #32
 8002350:	4619      	mov	r1, r3
 8002352:	4867      	ldr	r0, [pc, #412]	@ (80024f0 <main+0x5e4>)
 8002354:	f000 fee6 	bl	8003124 <ADC_Read_EHum>
 8002358:	4603      	mov	r3, r0
 800235a:	461a      	mov	r2, r3
 800235c:	4b62      	ldr	r3, [pc, #392]	@ (80024e8 <main+0x5dc>)
 800235e:	789b      	ldrb	r3, [r3, #2]
 8002360:	461c      	mov	r4, r3
 8002362:	4610      	mov	r0, r2
 8002364:	f7fe fb00 	bl	8000968 <__aeabi_ui2f>
 8002368:	4602      	mov	r2, r0
 800236a:	495f      	ldr	r1, [pc, #380]	@ (80024e8 <main+0x5dc>)
 800236c:	1ca3      	adds	r3, r4, #2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	440b      	add	r3, r1
 8002372:	605a      	str	r2, [r3, #4]
			  measurements.ADC_read_cnt ++;
 8002374:	4b5c      	ldr	r3, [pc, #368]	@ (80024e8 <main+0x5dc>)
 8002376:	789b      	ldrb	r3, [r3, #2]
 8002378:	3301      	adds	r3, #1
 800237a:	b2da      	uxtb	r2, r3
 800237c:	4b5a      	ldr	r3, [pc, #360]	@ (80024e8 <main+0x5dc>)
 800237e:	709a      	strb	r2, [r3, #2]

			  measurements.ADC_read_end = 0; 		// reset ADC read flag
 8002380:	4b59      	ldr	r3, [pc, #356]	@ (80024e8 <main+0x5dc>)
 8002382:	2200      	movs	r2, #0
 8002384:	705a      	strb	r2, [r3, #1]
			  measurements.ADC_read = 0; 			// reset timer read flag
 8002386:	4b58      	ldr	r3, [pc, #352]	@ (80024e8 <main+0x5dc>)
 8002388:	2200      	movs	r2, #0
 800238a:	701a      	strb	r2, [r3, #0]
			  HAL_TIM_Base_Start_IT(&htim2);
 800238c:	484c      	ldr	r0, [pc, #304]	@ (80024c0 <main+0x5b4>)
 800238e:	f009 f98b 	bl	800b6a8 <HAL_TIM_Base_Start_IT>

			  // Calculate average values
			  if (measurements.ADC_read_cnt == 5)
 8002392:	4b55      	ldr	r3, [pc, #340]	@ (80024e8 <main+0x5dc>)
 8002394:	789b      	ldrb	r3, [r3, #2]
 8002396:	2b05      	cmp	r3, #5
 8002398:	f040 81c5 	bne.w	8002726 <main+0x81a>
			  {
				  measurements.ADC_read_cnt = 0;
 800239c:	4b52      	ldr	r3, [pc, #328]	@ (80024e8 <main+0x5dc>)
 800239e:	2200      	movs	r2, #0
 80023a0:	709a      	strb	r2, [r3, #2]
				  HAL_TIM_Base_Stop_IT(&htim2);
 80023a2:	4847      	ldr	r0, [pc, #284]	@ (80024c0 <main+0x5b4>)
 80023a4:	f009 f9d2 	bl	800b74c <HAL_TIM_Base_Stop_IT>

				  // Disable power to humidity probe and to voltage divider for battery measurement
				  HAL_GPIO_WritePin(EHUM_PWR_GPIO_Port, EHUM_PWR_Pin, GPIO_PIN_RESET);
 80023a8:	2200      	movs	r2, #0
 80023aa:	2108      	movs	r1, #8
 80023ac:	4846      	ldr	r0, [pc, #280]	@ (80024c8 <main+0x5bc>)
 80023ae:	f004 fa67 	bl	8006880 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(D_VBAT_EN_GPIO_Port, D_VBAT_EN_Pin, GPIO_PIN_RESET);
 80023b2:	2200      	movs	r2, #0
 80023b4:	2101      	movs	r1, #1
 80023b6:	4845      	ldr	r0, [pc, #276]	@ (80024cc <main+0x5c0>)
 80023b8:	f004 fa62 	bl	8006880 <HAL_GPIO_WritePin>

				  // Calculate average battery voltage
				  measurements.battery_voltage = 0;
 80023bc:	4b4a      	ldr	r3, [pc, #296]	@ (80024e8 <main+0x5dc>)
 80023be:	f04f 0200 	mov.w	r2, #0
 80023c2:	639a      	str	r2, [r3, #56]	@ 0x38
				  measurements.earth_humidity = 0;
 80023c4:	4b48      	ldr	r3, [pc, #288]	@ (80024e8 <main+0x5dc>)
 80023c6:	f04f 0200 	mov.w	r2, #0
 80023ca:	621a      	str	r2, [r3, #32]

				  for (int i = 0; i < 5; i++)
 80023cc:	2300      	movs	r3, #0
 80023ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80023d0:	e022      	b.n	8002418 <main+0x50c>
				  {
					  measurements.battery_voltage += measurements.bat_voltage[i];
 80023d2:	4b45      	ldr	r3, [pc, #276]	@ (80024e8 <main+0x5dc>)
 80023d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80023d6:	4944      	ldr	r1, [pc, #272]	@ (80024e8 <main+0x5dc>)
 80023d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023da:	3308      	adds	r3, #8
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	440b      	add	r3, r1
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	4619      	mov	r1, r3
 80023e4:	4610      	mov	r0, r2
 80023e6:	f7fe fa0f 	bl	8000808 <__addsf3>
 80023ea:	4603      	mov	r3, r0
 80023ec:	461a      	mov	r2, r3
 80023ee:	4b3e      	ldr	r3, [pc, #248]	@ (80024e8 <main+0x5dc>)
 80023f0:	639a      	str	r2, [r3, #56]	@ 0x38
					  measurements.earth_humidity += measurements.earth_hum[i];
 80023f2:	4b3d      	ldr	r3, [pc, #244]	@ (80024e8 <main+0x5dc>)
 80023f4:	6a1a      	ldr	r2, [r3, #32]
 80023f6:	493c      	ldr	r1, [pc, #240]	@ (80024e8 <main+0x5dc>)
 80023f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fa:	3302      	adds	r3, #2
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	440b      	add	r3, r1
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	4619      	mov	r1, r3
 8002404:	4610      	mov	r0, r2
 8002406:	f7fe f9ff 	bl	8000808 <__addsf3>
 800240a:	4603      	mov	r3, r0
 800240c:	461a      	mov	r2, r3
 800240e:	4b36      	ldr	r3, [pc, #216]	@ (80024e8 <main+0x5dc>)
 8002410:	621a      	str	r2, [r3, #32]
				  for (int i = 0; i < 5; i++)
 8002412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002414:	3301      	adds	r3, #1
 8002416:	627b      	str	r3, [r7, #36]	@ 0x24
 8002418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800241a:	2b04      	cmp	r3, #4
 800241c:	ddd9      	ble.n	80023d2 <main+0x4c6>
				  }

				  measurements.battery_voltage /= 5;
 800241e:	4b32      	ldr	r3, [pc, #200]	@ (80024e8 <main+0x5dc>)
 8002420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002422:	4934      	ldr	r1, [pc, #208]	@ (80024f4 <main+0x5e8>)
 8002424:	4618      	mov	r0, r3
 8002426:	f7fe fbab 	bl	8000b80 <__aeabi_fdiv>
 800242a:	4603      	mov	r3, r0
 800242c:	461a      	mov	r2, r3
 800242e:	4b2e      	ldr	r3, [pc, #184]	@ (80024e8 <main+0x5dc>)
 8002430:	639a      	str	r2, [r3, #56]	@ 0x38
				  measurements.earth_humidity /= 5;
 8002432:	4b2d      	ldr	r3, [pc, #180]	@ (80024e8 <main+0x5dc>)
 8002434:	6a1b      	ldr	r3, [r3, #32]
 8002436:	492f      	ldr	r1, [pc, #188]	@ (80024f4 <main+0x5e8>)
 8002438:	4618      	mov	r0, r3
 800243a:	f7fe fba1 	bl	8000b80 <__aeabi_fdiv>
 800243e:	4603      	mov	r3, r0
 8002440:	461a      	mov	r2, r3
 8002442:	4b29      	ldr	r3, [pc, #164]	@ (80024e8 <main+0x5dc>)
 8002444:	621a      	str	r2, [r3, #32]

				  // Read all data from BME280 sensor
				  BME280_GoToFromSleep(&bme280, &hi2c2, 1); // wake-up
 8002446:	2201      	movs	r2, #1
 8002448:	4923      	ldr	r1, [pc, #140]	@ (80024d8 <main+0x5cc>)
 800244a:	482b      	ldr	r0, [pc, #172]	@ (80024f8 <main+0x5ec>)
 800244c:	f7fe ff74 	bl	8001338 <BME280_GoToFromSleep>
				  BME280_ReadAllData(&bme280, &hi2c2);
 8002450:	4921      	ldr	r1, [pc, #132]	@ (80024d8 <main+0x5cc>)
 8002452:	4829      	ldr	r0, [pc, #164]	@ (80024f8 <main+0x5ec>)
 8002454:	f7ff fbd6 	bl	8001c04 <BME280_ReadAllData>
				  BME280_GoToFromSleep(&bme280, &hi2c2, 0); // sleep
 8002458:	2200      	movs	r2, #0
 800245a:	491f      	ldr	r1, [pc, #124]	@ (80024d8 <main+0x5cc>)
 800245c:	4826      	ldr	r0, [pc, #152]	@ (80024f8 <main+0x5ec>)
 800245e:	f7fe ff6b 	bl	8001338 <BME280_GoToFromSleep>
				  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
				  //HAL_NVIC_EnableIRQ(EXTI15_10_IRQn); // Bricks the program, inturrupt is not needed -> only for RX
				#endif

				  // Check if everthing is OK (voltage and sensors)
				  if (measurements.battery_voltage < 2.8f) status++; //Vbat NEED TO BE SET
 8002462:	4b21      	ldr	r3, [pc, #132]	@ (80024e8 <main+0x5dc>)
 8002464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002466:	4925      	ldr	r1, [pc, #148]	@ (80024fc <main+0x5f0>)
 8002468:	4618      	mov	r0, r3
 800246a:	f7fe fc73 	bl	8000d54 <__aeabi_fcmplt>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d004      	beq.n	800247e <main+0x572>
 8002474:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002478:	3301      	adds	r3, #1
 800247a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

				  lora_data.errSendCnt += status;
 800247e:	4b20      	ldr	r3, [pc, #128]	@ (8002500 <main+0x5f4>)
 8002480:	785a      	ldrb	r2, [r3, #1]
 8002482:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002486:	4413      	add	r3, r2
 8002488:	b2da      	uxtb	r2, r3
 800248a:	4b1d      	ldr	r3, [pc, #116]	@ (8002500 <main+0x5f4>)
 800248c:	705a      	strb	r2, [r3, #1]

				  if (status < 10)
 800248e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002492:	2b09      	cmp	r3, #9
 8002494:	d803      	bhi.n	800249e <main+0x592>
				  {
					  state = STATE_SEND;
 8002496:	4b07      	ldr	r3, [pc, #28]	@ (80024b4 <main+0x5a8>)
 8002498:	2203      	movs	r2, #3
 800249a:	701a      	strb	r2, [r3, #0]
					  state = STATE_ERROR;
				  }
			  }
		  }

		  break;
 800249c:	e143      	b.n	8002726 <main+0x81a>
					  state = STATE_ERROR;
 800249e:	4b05      	ldr	r3, [pc, #20]	@ (80024b4 <main+0x5a8>)
 80024a0:	2205      	movs	r2, #5
 80024a2:	701a      	strb	r2, [r3, #0]
		  break;
 80024a4:	e13f      	b.n	8002726 <main+0x81a>
 80024a6:	bf00      	nop
 80024a8:	04030201 	.word	0x04030201
 80024ac:	0801f800 	.word	0x0801f800
 80024b0:	20000220 	.word	0x20000220
 80024b4:	2000055c 	.word	0x2000055c
 80024b8:	20000000 	.word	0x20000000
 80024bc:	200003c0 	.word	0x200003c0
 80024c0:	20000484 	.word	0x20000484
 80024c4:	200004cc 	.word	0x200004cc
 80024c8:	40010800 	.word	0x40010800
 80024cc:	40010c00 	.word	0x40010c00
 80024d0:	200002e8 	.word	0x200002e8
 80024d4:	20000318 	.word	0x20000318
 80024d8:	2000036c 	.word	0x2000036c
 80024dc:	200003d4 	.word	0x200003d4
 80024e0:	2000042c 	.word	0x2000042c
 80024e4:	20000514 	.word	0x20000514
 80024e8:	200001d4 	.word	0x200001d4
 80024ec:	200001d8 	.word	0x200001d8
 80024f0:	200001dc 	.word	0x200001dc
 80024f4:	40a00000 	.word	0x40a00000
 80024f8:	2000019c 	.word	0x2000019c
 80024fc:	40333333 	.word	0x40333333
 8002500:	20000210 	.word	0x20000210
	  case STATE_SEND:

	  	  ////////* SEND DATA *////////

		  // Collect and change data for sending
		  if (lora_data.errSendCnt > 0) lora_data.error = 1;					// Flag if device is in error
 8002504:	4b89      	ldr	r3, [pc, #548]	@ (800272c <main+0x820>)
 8002506:	785b      	ldrb	r3, [r3, #1]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d002      	beq.n	8002512 <main+0x606>
 800250c:	4b87      	ldr	r3, [pc, #540]	@ (800272c <main+0x820>)
 800250e:	2201      	movs	r2, #1
 8002510:	701a      	strb	r2, [r3, #0]
		  lora_data.battery = (uint8_t)(measurements.battery_voltage * 10);		// Battery voltage [3.5V -> 35V, no float]
 8002512:	4b87      	ldr	r3, [pc, #540]	@ (8002730 <main+0x824>)
 8002514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002516:	4987      	ldr	r1, [pc, #540]	@ (8002734 <main+0x828>)
 8002518:	4618      	mov	r0, r3
 800251a:	f7fe fa7d 	bl	8000a18 <__aeabi_fmul>
 800251e:	4603      	mov	r3, r0
 8002520:	4618      	mov	r0, r3
 8002522:	f7fe fc3f 	bl	8000da4 <__aeabi_f2uiz>
 8002526:	4603      	mov	r3, r0
 8002528:	b2da      	uxtb	r2, r3
 800252a:	4b80      	ldr	r3, [pc, #512]	@ (800272c <main+0x820>)
 800252c:	709a      	strb	r2, [r3, #2]
		  lora_data.air_temperature = (int32_t)(bme280.Temp_C);					// Air temperature [test for negative value]
 800252e:	4b82      	ldr	r3, [pc, #520]	@ (8002738 <main+0x82c>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	b21a      	sxth	r2, r3
 8002534:	4b7d      	ldr	r3, [pc, #500]	@ (800272c <main+0x820>)
 8002536:	809a      	strh	r2, [r3, #4]
		  lora_data.air_humidity = (uint8_t)(bme280.Hum_Perc);					// Air humidity in perscents [0-100%]
 8002538:	4b7f      	ldr	r3, [pc, #508]	@ (8002738 <main+0x82c>)
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	b2da      	uxtb	r2, r3
 800253e:	4b7b      	ldr	r3, [pc, #492]	@ (800272c <main+0x820>)
 8002540:	719a      	strb	r2, [r3, #6]
		  lora_data.air_pressure = (uint32_t)(bme280.Press_Pa);					// Air pressure [saved in two uint8_ts]
 8002542:	4b7d      	ldr	r3, [pc, #500]	@ (8002738 <main+0x82c>)
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	4618      	mov	r0, r3
 8002548:	f7fe fc2c 	bl	8000da4 <__aeabi_f2uiz>
 800254c:	4603      	mov	r3, r0
 800254e:	4a77      	ldr	r2, [pc, #476]	@ (800272c <main+0x820>)
 8002550:	6093      	str	r3, [r2, #8]
		  lora_data.earth_humudity = (uint8_t)(measurements.earth_humidity);	// Humidity value of earth in percents [0-100%]
 8002552:	4b77      	ldr	r3, [pc, #476]	@ (8002730 <main+0x824>)
 8002554:	6a1b      	ldr	r3, [r3, #32]
 8002556:	4618      	mov	r0, r3
 8002558:	f7fe fc24 	bl	8000da4 <__aeabi_f2uiz>
 800255c:	4603      	mov	r3, r0
 800255e:	b2da      	uxtb	r2, r3
 8002560:	4b72      	ldr	r3, [pc, #456]	@ (800272c <main+0x820>)
 8002562:	731a      	strb	r2, [r3, #12]

		  // Data packet that will be send (modify if needed)
		  uint8_t data_packet[14];

		  data_packet[0] = DEVICE_ID;                              // Device ID number
 8002564:	2301      	movs	r3, #1
 8002566:	723b      	strb	r3, [r7, #8]
		  data_packet[1] = lora_data.error;                        // Error flag
 8002568:	4b70      	ldr	r3, [pc, #448]	@ (800272c <main+0x820>)
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	727b      	strb	r3, [r7, #9]
		  data_packet[2] = lora_data.errSendCnt;                   // No. of errors
 800256e:	4b6f      	ldr	r3, [pc, #444]	@ (800272c <main+0x820>)
 8002570:	785b      	ldrb	r3, [r3, #1]
 8002572:	72bb      	strb	r3, [r7, #10]
		  data_packet[3] = lora_data.battery;                      // battery voltage
 8002574:	4b6d      	ldr	r3, [pc, #436]	@ (800272c <main+0x820>)
 8002576:	789b      	ldrb	r3, [r3, #2]
 8002578:	72fb      	strb	r3, [r7, #11]

		  // Encode air_temperature (int32_t -> 4 bytes)
		  data_packet[4] = (uint8_t)(lora_data.air_temperature & 0xFF);
 800257a:	4b6c      	ldr	r3, [pc, #432]	@ (800272c <main+0x820>)
 800257c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002580:	b2db      	uxtb	r3, r3
 8002582:	733b      	strb	r3, [r7, #12]
		  data_packet[5] = (uint8_t)((lora_data.air_temperature >> 8) & 0xFF);
 8002584:	4b69      	ldr	r3, [pc, #420]	@ (800272c <main+0x820>)
 8002586:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800258a:	121b      	asrs	r3, r3, #8
 800258c:	b21b      	sxth	r3, r3
 800258e:	b2db      	uxtb	r3, r3
 8002590:	737b      	strb	r3, [r7, #13]
		  data_packet[6] = (uint8_t)((lora_data.air_temperature >> 16) & 0xFF);
 8002592:	4b66      	ldr	r3, [pc, #408]	@ (800272c <main+0x820>)
 8002594:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002598:	141b      	asrs	r3, r3, #16
 800259a:	b2db      	uxtb	r3, r3
 800259c:	73bb      	strb	r3, [r7, #14]
		  data_packet[7] = (uint8_t)((lora_data.air_temperature >> 24) & 0xFF);
 800259e:	4b63      	ldr	r3, [pc, #396]	@ (800272c <main+0x820>)
 80025a0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80025a4:	161b      	asrs	r3, r3, #24
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	73fb      	strb	r3, [r7, #15]

		  // Encode air_humidity
		  data_packet[8] = lora_data.air_humidity;
 80025aa:	4b60      	ldr	r3, [pc, #384]	@ (800272c <main+0x820>)
 80025ac:	799b      	ldrb	r3, [r3, #6]
 80025ae:	743b      	strb	r3, [r7, #16]

		  // Encode air_pressure (uint32_t -> 4 bytes)
		  data_packet[9] = (uint8_t)(lora_data.air_pressure & 0xFF);
 80025b0:	4b5e      	ldr	r3, [pc, #376]	@ (800272c <main+0x820>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	747b      	strb	r3, [r7, #17]
		  data_packet[10] = (uint8_t)((lora_data.air_pressure >> 8) & 0xFF);
 80025b8:	4b5c      	ldr	r3, [pc, #368]	@ (800272c <main+0x820>)
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	0a1b      	lsrs	r3, r3, #8
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	74bb      	strb	r3, [r7, #18]
		  data_packet[11] = (uint8_t)((lora_data.air_pressure >> 16) & 0xFF);
 80025c2:	4b5a      	ldr	r3, [pc, #360]	@ (800272c <main+0x820>)
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	0c1b      	lsrs	r3, r3, #16
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	74fb      	strb	r3, [r7, #19]
		  data_packet[12] = (uint8_t)((lora_data.air_pressure >> 24) & 0xFF);
 80025cc:	4b57      	ldr	r3, [pc, #348]	@ (800272c <main+0x820>)
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	0e1b      	lsrs	r3, r3, #24
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	753b      	strb	r3, [r7, #20]

		  // Encode earth_humidity
		  data_packet[13] = lora_data.earth_humudity;
 80025d6:	4b55      	ldr	r3, [pc, #340]	@ (800272c <main+0x820>)
 80025d8:	7b1b      	ldrb	r3, [r3, #12]
 80025da:	757b      	strb	r3, [r7, #21]

		  // Read number of TX packets from flash
		  Flash_Read_Data(FLASH_START_ADDR, &tx_count, 1); // 1 = one word
 80025dc:	f107 0318 	add.w	r3, r7, #24
 80025e0:	2201      	movs	r2, #1
 80025e2:	4619      	mov	r1, r3
 80025e4:	4855      	ldr	r0, [pc, #340]	@ (800273c <main+0x830>)
 80025e6:	f7ff fc55 	bl	8001e94 <Flash_Read_Data>
		  rfm95_handle.config.tx_frame_count = tx_count;
 80025ea:	69bb      	ldr	r3, [r7, #24]
 80025ec:	b29a      	uxth	r2, r3
 80025ee:	4b54      	ldr	r3, [pc, #336]	@ (8002740 <main+0x834>)
 80025f0:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64

		  if (!rfm95_send_receive_cycle(&rfm95_handle, data_packet, sizeof(data_packet))) // test_data_packet
 80025f4:	f107 0308 	add.w	r3, r7, #8
 80025f8:	220e      	movs	r2, #14
 80025fa:	4619      	mov	r1, r3
 80025fc:	4850      	ldr	r0, [pc, #320]	@ (8002740 <main+0x834>)
 80025fe:	f002 f80e 	bl	800461e <rfm95_send_receive_cycle>
 8002602:	4603      	mov	r3, r0
 8002604:	f083 0301 	eor.w	r3, r3, #1
 8002608:	b2db      	uxtb	r3, r3
 800260a:	2b00      	cmp	r3, #0
 800260c:	d006      	beq.n	800261c <main+0x710>
		  {
			  lora_data.errSendCnt++; // Not used
 800260e:	4b47      	ldr	r3, [pc, #284]	@ (800272c <main+0x820>)
 8002610:	785b      	ldrb	r3, [r3, #1]
 8002612:	3301      	adds	r3, #1
 8002614:	b2da      	uxtb	r2, r3
 8002616:	4b45      	ldr	r3, [pc, #276]	@ (800272c <main+0x820>)
 8002618:	705a      	strb	r2, [r3, #1]
 800261a:	e009      	b.n	8002630 <main+0x724>
		  }
		  else
		  {
			  // Write number of TX packets to flash
			  uint32_t temp_data = (uint32_t)rfm95_handle.config.tx_frame_count;
 800261c:	4b48      	ldr	r3, [pc, #288]	@ (8002740 <main+0x834>)
 800261e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8002622:	603b      	str	r3, [r7, #0]
			  Flash_Write_Data(FLASH_START_ADDR, &temp_data, 1); // 1 = one word
 8002624:	463b      	mov	r3, r7
 8002626:	2201      	movs	r2, #1
 8002628:	4619      	mov	r1, r3
 800262a:	4844      	ldr	r0, [pc, #272]	@ (800273c <main+0x830>)
 800262c:	f7ff fbd6 	bl	8001ddc <Flash_Write_Data>
		  }

		  state = STATE_GO_SLEEP;
 8002630:	4b44      	ldr	r3, [pc, #272]	@ (8002744 <main+0x838>)
 8002632:	2204      	movs	r2, #4
 8002634:	701a      	strb	r2, [r3, #0]

		  // Reset error counter
		  status = 0;
 8002636:	2300      	movs	r3, #0
 8002638:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		  lora_data.errSendCnt = 0;
 800263c:	4b3b      	ldr	r3, [pc, #236]	@ (800272c <main+0x820>)
 800263e:	2200      	movs	r2, #0
 8002640:	705a      	strb	r2, [r3, #1]

		  break;
 8002642:	e071      	b.n	8002728 <main+0x81c>

	  case STATE_GO_SLEEP:

		  ////////* PUT DEVICE TO SLEEP *////////

		  HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8002644:	2200      	movs	r2, #0
 8002646:	4940      	ldr	r1, [pc, #256]	@ (8002748 <main+0x83c>)
 8002648:	4840      	ldr	r0, [pc, #256]	@ (800274c <main+0x840>)
 800264a:	f007 fc83 	bl	8009f54 <HAL_RTC_GetTime>
		  HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 800264e:	2200      	movs	r2, #0
 8002650:	493f      	ldr	r1, [pc, #252]	@ (8002750 <main+0x844>)
 8002652:	483e      	ldr	r0, [pc, #248]	@ (800274c <main+0x840>)
 8002654:	f007 fe0c 	bl	800a270 <HAL_RTC_GetDate>

		  //time.Hours += 1; // Next wake up after one hours
		  time.Minutes += 30; // Next wake up after 30 minuts
 8002658:	4b3b      	ldr	r3, [pc, #236]	@ (8002748 <main+0x83c>)
 800265a:	785b      	ldrb	r3, [r3, #1]
 800265c:	331e      	adds	r3, #30
 800265e:	b2da      	uxtb	r2, r3
 8002660:	4b39      	ldr	r3, [pc, #228]	@ (8002748 <main+0x83c>)
 8002662:	705a      	strb	r2, [r3, #1]
		  //time.Minutes += 1; //test

		  if(time.Seconds>=60)
 8002664:	4b38      	ldr	r3, [pc, #224]	@ (8002748 <main+0x83c>)
 8002666:	789b      	ldrb	r3, [r3, #2]
 8002668:	2b3b      	cmp	r3, #59	@ 0x3b
 800266a:	d90b      	bls.n	8002684 <main+0x778>
		  {
			  time.Minutes ++;
 800266c:	4b36      	ldr	r3, [pc, #216]	@ (8002748 <main+0x83c>)
 800266e:	785b      	ldrb	r3, [r3, #1]
 8002670:	3301      	adds	r3, #1
 8002672:	b2da      	uxtb	r2, r3
 8002674:	4b34      	ldr	r3, [pc, #208]	@ (8002748 <main+0x83c>)
 8002676:	705a      	strb	r2, [r3, #1]
			  time.Seconds = time.Seconds - 60;
 8002678:	4b33      	ldr	r3, [pc, #204]	@ (8002748 <main+0x83c>)
 800267a:	789b      	ldrb	r3, [r3, #2]
 800267c:	3b3c      	subs	r3, #60	@ 0x3c
 800267e:	b2da      	uxtb	r2, r3
 8002680:	4b31      	ldr	r3, [pc, #196]	@ (8002748 <main+0x83c>)
 8002682:	709a      	strb	r2, [r3, #2]
		  }

		  if(time.Minutes >= 60)
 8002684:	4b30      	ldr	r3, [pc, #192]	@ (8002748 <main+0x83c>)
 8002686:	785b      	ldrb	r3, [r3, #1]
 8002688:	2b3b      	cmp	r3, #59	@ 0x3b
 800268a:	d90b      	bls.n	80026a4 <main+0x798>
		  {
			  time.Hours++;
 800268c:	4b2e      	ldr	r3, [pc, #184]	@ (8002748 <main+0x83c>)
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	3301      	adds	r3, #1
 8002692:	b2da      	uxtb	r2, r3
 8002694:	4b2c      	ldr	r3, [pc, #176]	@ (8002748 <main+0x83c>)
 8002696:	701a      	strb	r2, [r3, #0]
			  time.Minutes = time.Minutes - 60;
 8002698:	4b2b      	ldr	r3, [pc, #172]	@ (8002748 <main+0x83c>)
 800269a:	785b      	ldrb	r3, [r3, #1]
 800269c:	3b3c      	subs	r3, #60	@ 0x3c
 800269e:	b2da      	uxtb	r2, r3
 80026a0:	4b29      	ldr	r3, [pc, #164]	@ (8002748 <main+0x83c>)
 80026a2:	705a      	strb	r2, [r3, #1]
		  }

		  if(time.Hours > 23)
 80026a4:	4b28      	ldr	r3, [pc, #160]	@ (8002748 <main+0x83c>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	2b17      	cmp	r3, #23
 80026aa:	d902      	bls.n	80026b2 <main+0x7a6>
		  {
			  time.Hours = 0;
 80026ac:	4b26      	ldr	r3, [pc, #152]	@ (8002748 <main+0x83c>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	701a      	strb	r2, [r3, #0]
		  }

		  sAlarm.Alarm = RTC_ALARM_A;
 80026b2:	4b28      	ldr	r3, [pc, #160]	@ (8002754 <main+0x848>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	605a      	str	r2, [r3, #4]
		  sAlarm.AlarmTime.Hours = time.Hours;
 80026b8:	4b23      	ldr	r3, [pc, #140]	@ (8002748 <main+0x83c>)
 80026ba:	781a      	ldrb	r2, [r3, #0]
 80026bc:	4b25      	ldr	r3, [pc, #148]	@ (8002754 <main+0x848>)
 80026be:	701a      	strb	r2, [r3, #0]
		  sAlarm.AlarmTime.Minutes = time.Minutes;
 80026c0:	4b21      	ldr	r3, [pc, #132]	@ (8002748 <main+0x83c>)
 80026c2:	785a      	ldrb	r2, [r3, #1]
 80026c4:	4b23      	ldr	r3, [pc, #140]	@ (8002754 <main+0x848>)
 80026c6:	705a      	strb	r2, [r3, #1]
		  sAlarm.AlarmTime.Seconds = time.Seconds;
 80026c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002748 <main+0x83c>)
 80026ca:	789a      	ldrb	r2, [r3, #2]
 80026cc:	4b21      	ldr	r3, [pc, #132]	@ (8002754 <main+0x848>)
 80026ce:	709a      	strb	r2, [r3, #2]
		  HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN);
 80026d0:	2200      	movs	r2, #0
 80026d2:	4920      	ldr	r1, [pc, #128]	@ (8002754 <main+0x848>)
 80026d4:	481d      	ldr	r0, [pc, #116]	@ (800274c <main+0x840>)
 80026d6:	f007 fe1f 	bl	800a318 <HAL_RTC_SetAlarm_IT>

		  // Stop Timers if they running and disable their interrupts
		  HAL_TIM_Base_Stop_IT(&htim2); // Stop Timer 2
 80026da:	481f      	ldr	r0, [pc, #124]	@ (8002758 <main+0x84c>)
 80026dc:	f009 f836 	bl	800b74c <HAL_TIM_Base_Stop_IT>
		  HAL_TIM_Base_Stop_IT(&htim3); // Stop Timer 3
 80026e0:	481e      	ldr	r0, [pc, #120]	@ (800275c <main+0x850>)
 80026e2:	f009 f833 	bl	800b74c <HAL_TIM_Base_Stop_IT>
		  HAL_NVIC_DisableIRQ(TIM2_IRQn); // Disable Timer 2 interrupt
 80026e6:	201c      	movs	r0, #28
 80026e8:	f003 fbdf 	bl	8005eaa <HAL_NVIC_DisableIRQ>
		  HAL_NVIC_DisableIRQ(TIM3_IRQn); // Disable Timer 3 interrupt
 80026ec:	201d      	movs	r0, #29
 80026ee:	f003 fbdc 	bl	8005eaa <HAL_NVIC_DisableIRQ>


		  HAL_ADC_Stop(&hadc1);
 80026f2:	481b      	ldr	r0, [pc, #108]	@ (8002760 <main+0x854>)
 80026f4:	f002 ff2e 	bl	8005554 <HAL_ADC_Stop>
		  HAL_ADC_DeInit(&hadc1);
 80026f8:	4819      	ldr	r0, [pc, #100]	@ (8002760 <main+0x854>)
 80026fa:	f002 fdbb 	bl	8005274 <HAL_ADC_DeInit>
//		  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
//		  RCC_OscInitStruct.HSIState = RCC_HSI_OFF; // Disable HSI
//		  HAL_RCC_OscConfig(&RCC_OscInitStruct);


		  rfm95_goto_sleep(&rfm95_handle); // If the module is not in sleep mode (it should be)
 80026fe:	4810      	ldr	r0, [pc, #64]	@ (8002740 <main+0x834>)
 8002700:	f001 f8d2 	bl	80038a8 <rfm95_goto_sleep>


		  HAL_SuspendTick();
 8002704:	f002 fcb4 	bl	8005070 <HAL_SuspendTick>

		  // Set sleep mode
		#ifdef SLEEP_MODE_STOP
		  HAL_DBGMCU_DisableDBGStopMode();
 8002708:	f002 fcce 	bl	80050a8 <HAL_DBGMCU_DisableDBGStopMode>
		  HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI); // PWR_MAINREGULATOR_ON
 800270c:	2101      	movs	r1, #1
 800270e:	2001      	movs	r0, #1
 8002710:	f006 fd4c 	bl	80091ac <HAL_PWR_EnterSTOPMode>
		  HAL_DBGMCU_DisableDBGStandbyMode();
		  HAL_PWR_EnterSTANDBYMode();
		#endif

		  // Resume clock and ticks
		  SystemClock_Config();
 8002714:	f000 f826 	bl	8002764 <SystemClock_Config>
		  HAL_ResumeTick();
 8002718:	f002 fcb8 	bl	800508c <HAL_ResumeTick>

		  break;
 800271c:	e004      	b.n	8002728 <main+0x81c>

	  default:

		  ////////* UNDEFINED STATE *////////

		  break;
 800271e:	bf00      	nop
 8002720:	e415      	b.n	8001f4e <main+0x42>
		  break;
 8002722:	bf00      	nop
 8002724:	e413      	b.n	8001f4e <main+0x42>
		  break;
 8002726:	bf00      	nop
	  switch(state)
 8002728:	e411      	b.n	8001f4e <main+0x42>
 800272a:	bf00      	nop
 800272c:	20000210 	.word	0x20000210
 8002730:	200001d4 	.word	0x200001d4
 8002734:	41200000 	.word	0x41200000
 8002738:	2000019c 	.word	0x2000019c
 800273c:	0801f800 	.word	0x0801f800
 8002740:	20000220 	.word	0x20000220
 8002744:	2000055c 	.word	0x2000055c
 8002748:	200002d8 	.word	0x200002d8
 800274c:	200003c0 	.word	0x200003c0
 8002750:	200002dc 	.word	0x200002dc
 8002754:	200002e0 	.word	0x200002e0
 8002758:	20000484 	.word	0x20000484
 800275c:	200004cc 	.word	0x200004cc
 8002760:	200002e8 	.word	0x200002e8

08002764 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b094      	sub	sp, #80	@ 0x50
 8002768:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800276a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800276e:	2228      	movs	r2, #40	@ 0x28
 8002770:	2100      	movs	r1, #0
 8002772:	4618      	mov	r0, r3
 8002774:	f00a fb01 	bl	800cd7a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002778:	f107 0314 	add.w	r3, r7, #20
 800277c:	2200      	movs	r2, #0
 800277e:	601a      	str	r2, [r3, #0]
 8002780:	605a      	str	r2, [r3, #4]
 8002782:	609a      	str	r2, [r3, #8]
 8002784:	60da      	str	r2, [r3, #12]
 8002786:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002788:	1d3b      	adds	r3, r7, #4
 800278a:	2200      	movs	r2, #0
 800278c:	601a      	str	r2, [r3, #0]
 800278e:	605a      	str	r2, [r3, #4]
 8002790:	609a      	str	r2, [r3, #8]
 8002792:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8002794:	2305      	movs	r3, #5
 8002796:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002798:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800279c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800279e:	2300      	movs	r3, #0
 80027a0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80027a2:	2301      	movs	r3, #1
 80027a4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80027a6:	2301      	movs	r3, #1
 80027a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027aa:	2302      	movs	r3, #2
 80027ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80027ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80027b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80027b4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80027b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027ba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80027be:	4618      	mov	r0, r3
 80027c0:	f006 fd26 	bl	8009210 <HAL_RCC_OscConfig>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80027ca:	f000 fcd3 	bl	8003174 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027ce:	230f      	movs	r3, #15
 80027d0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80027d2:	2302      	movs	r3, #2
 80027d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027d6:	2300      	movs	r3, #0
 80027d8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80027da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027de:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80027e0:	2300      	movs	r3, #0
 80027e2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80027e4:	f107 0314 	add.w	r3, r7, #20
 80027e8:	2102      	movs	r1, #2
 80027ea:	4618      	mov	r0, r3
 80027ec:	f006 ff92 	bl	8009714 <HAL_RCC_ClockConfig>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <SystemClock_Config+0x96>
  {
    Error_Handler();
 80027f6:	f000 fcbd 	bl	8003174 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 80027fa:	2303      	movs	r3, #3
 80027fc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80027fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002802:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002804:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002808:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800280a:	1d3b      	adds	r3, r7, #4
 800280c:	4618      	mov	r0, r3
 800280e:	f007 f911 	bl	8009a34 <HAL_RCCEx_PeriphCLKConfig>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8002818:	f000 fcac 	bl	8003174 <Error_Handler>
  }
}
 800281c:	bf00      	nop
 800281e:	3750      	adds	r7, #80	@ 0x50
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}

08002824 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800282a:	1d3b      	adds	r3, r7, #4
 800282c:	2200      	movs	r2, #0
 800282e:	601a      	str	r2, [r3, #0]
 8002830:	605a      	str	r2, [r3, #4]
 8002832:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002834:	4b20      	ldr	r3, [pc, #128]	@ (80028b8 <MX_ADC1_Init+0x94>)
 8002836:	4a21      	ldr	r2, [pc, #132]	@ (80028bc <MX_ADC1_Init+0x98>)
 8002838:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800283a:	4b1f      	ldr	r3, [pc, #124]	@ (80028b8 <MX_ADC1_Init+0x94>)
 800283c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002840:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002842:	4b1d      	ldr	r3, [pc, #116]	@ (80028b8 <MX_ADC1_Init+0x94>)
 8002844:	2201      	movs	r2, #1
 8002846:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002848:	4b1b      	ldr	r3, [pc, #108]	@ (80028b8 <MX_ADC1_Init+0x94>)
 800284a:	2200      	movs	r2, #0
 800284c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800284e:	4b1a      	ldr	r3, [pc, #104]	@ (80028b8 <MX_ADC1_Init+0x94>)
 8002850:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8002854:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002856:	4b18      	ldr	r3, [pc, #96]	@ (80028b8 <MX_ADC1_Init+0x94>)
 8002858:	2200      	movs	r2, #0
 800285a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 800285c:	4b16      	ldr	r3, [pc, #88]	@ (80028b8 <MX_ADC1_Init+0x94>)
 800285e:	2202      	movs	r2, #2
 8002860:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002862:	4815      	ldr	r0, [pc, #84]	@ (80028b8 <MX_ADC1_Init+0x94>)
 8002864:	f002 fc2e 	bl	80050c4 <HAL_ADC_Init>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800286e:	f000 fc81 	bl	8003174 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002872:	2301      	movs	r3, #1
 8002874:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002876:	2301      	movs	r3, #1
 8002878:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800287a:	2300      	movs	r3, #0
 800287c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800287e:	1d3b      	adds	r3, r7, #4
 8002880:	4619      	mov	r1, r3
 8002882:	480d      	ldr	r0, [pc, #52]	@ (80028b8 <MX_ADC1_Init+0x94>)
 8002884:	f003 f850 	bl	8005928 <HAL_ADC_ConfigChannel>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d001      	beq.n	8002892 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800288e:	f000 fc71 	bl	8003174 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002892:	2302      	movs	r3, #2
 8002894:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002896:	2302      	movs	r3, #2
 8002898:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800289a:	1d3b      	adds	r3, r7, #4
 800289c:	4619      	mov	r1, r3
 800289e:	4806      	ldr	r0, [pc, #24]	@ (80028b8 <MX_ADC1_Init+0x94>)
 80028a0:	f003 f842 	bl	8005928 <HAL_ADC_ConfigChannel>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80028aa:	f000 fc63 	bl	8003174 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80028ae:	bf00      	nop
 80028b0:	3710      	adds	r7, #16
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	200002e8 	.word	0x200002e8
 80028bc:	40012400 	.word	0x40012400

080028c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80028c4:	4b12      	ldr	r3, [pc, #72]	@ (8002910 <MX_I2C1_Init+0x50>)
 80028c6:	4a13      	ldr	r2, [pc, #76]	@ (8002914 <MX_I2C1_Init+0x54>)
 80028c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80028ca:	4b11      	ldr	r3, [pc, #68]	@ (8002910 <MX_I2C1_Init+0x50>)
 80028cc:	4a12      	ldr	r2, [pc, #72]	@ (8002918 <MX_I2C1_Init+0x58>)
 80028ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80028d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002910 <MX_I2C1_Init+0x50>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80028d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002910 <MX_I2C1_Init+0x50>)
 80028d8:	2200      	movs	r2, #0
 80028da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002910 <MX_I2C1_Init+0x50>)
 80028de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80028e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80028e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002910 <MX_I2C1_Init+0x50>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80028ea:	4b09      	ldr	r3, [pc, #36]	@ (8002910 <MX_I2C1_Init+0x50>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028f0:	4b07      	ldr	r3, [pc, #28]	@ (8002910 <MX_I2C1_Init+0x50>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028f6:	4b06      	ldr	r3, [pc, #24]	@ (8002910 <MX_I2C1_Init+0x50>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80028fc:	4804      	ldr	r0, [pc, #16]	@ (8002910 <MX_I2C1_Init+0x50>)
 80028fe:	f003 ffef 	bl	80068e0 <HAL_I2C_Init>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d001      	beq.n	800290c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002908:	f000 fc34 	bl	8003174 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800290c:	bf00      	nop
 800290e:	bd80      	pop	{r7, pc}
 8002910:	20000318 	.word	0x20000318
 8002914:	40005400 	.word	0x40005400
 8002918:	000186a0 	.word	0x000186a0

0800291c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002920:	4b12      	ldr	r3, [pc, #72]	@ (800296c <MX_I2C2_Init+0x50>)
 8002922:	4a13      	ldr	r2, [pc, #76]	@ (8002970 <MX_I2C2_Init+0x54>)
 8002924:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002926:	4b11      	ldr	r3, [pc, #68]	@ (800296c <MX_I2C2_Init+0x50>)
 8002928:	4a12      	ldr	r2, [pc, #72]	@ (8002974 <MX_I2C2_Init+0x58>)
 800292a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800292c:	4b0f      	ldr	r3, [pc, #60]	@ (800296c <MX_I2C2_Init+0x50>)
 800292e:	2200      	movs	r2, #0
 8002930:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002932:	4b0e      	ldr	r3, [pc, #56]	@ (800296c <MX_I2C2_Init+0x50>)
 8002934:	2200      	movs	r2, #0
 8002936:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002938:	4b0c      	ldr	r3, [pc, #48]	@ (800296c <MX_I2C2_Init+0x50>)
 800293a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800293e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002940:	4b0a      	ldr	r3, [pc, #40]	@ (800296c <MX_I2C2_Init+0x50>)
 8002942:	2200      	movs	r2, #0
 8002944:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002946:	4b09      	ldr	r3, [pc, #36]	@ (800296c <MX_I2C2_Init+0x50>)
 8002948:	2200      	movs	r2, #0
 800294a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800294c:	4b07      	ldr	r3, [pc, #28]	@ (800296c <MX_I2C2_Init+0x50>)
 800294e:	2200      	movs	r2, #0
 8002950:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002952:	4b06      	ldr	r3, [pc, #24]	@ (800296c <MX_I2C2_Init+0x50>)
 8002954:	2200      	movs	r2, #0
 8002956:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002958:	4804      	ldr	r0, [pc, #16]	@ (800296c <MX_I2C2_Init+0x50>)
 800295a:	f003 ffc1 	bl	80068e0 <HAL_I2C_Init>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002964:	f000 fc06 	bl	8003174 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002968:	bf00      	nop
 800296a:	bd80      	pop	{r7, pc}
 800296c:	2000036c 	.word	0x2000036c
 8002970:	40005800 	.word	0x40005800
 8002974:	000186a0 	.word	0x000186a0

08002978 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800297e:	f107 030c 	add.w	r3, r7, #12
 8002982:	2100      	movs	r1, #0
 8002984:	460a      	mov	r2, r1
 8002986:	801a      	strh	r2, [r3, #0]
 8002988:	460a      	mov	r2, r1
 800298a:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 800298c:	2300      	movs	r3, #0
 800298e:	60bb      	str	r3, [r7, #8]
  RTC_AlarmTypeDef sAlarm = {0};
 8002990:	463b      	mov	r3, r7
 8002992:	2200      	movs	r2, #0
 8002994:	601a      	str	r2, [r3, #0]
 8002996:	605a      	str	r2, [r3, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002998:	4b27      	ldr	r3, [pc, #156]	@ (8002a38 <MX_RTC_Init+0xc0>)
 800299a:	4a28      	ldr	r2, [pc, #160]	@ (8002a3c <MX_RTC_Init+0xc4>)
 800299c:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800299e:	4b26      	ldr	r3, [pc, #152]	@ (8002a38 <MX_RTC_Init+0xc0>)
 80029a0:	f04f 32ff 	mov.w	r2, #4294967295
 80029a4:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80029a6:	4b24      	ldr	r3, [pc, #144]	@ (8002a38 <MX_RTC_Init+0xc0>)
 80029a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80029ac:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80029ae:	4822      	ldr	r0, [pc, #136]	@ (8002a38 <MX_RTC_Init+0xc0>)
 80029b0:	f007 f9ac 	bl	8009d0c <HAL_RTC_Init>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <MX_RTC_Init+0x46>
  {
    Error_Handler();
 80029ba:	f000 fbdb 	bl	8003174 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80029be:	2300      	movs	r3, #0
 80029c0:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = 0x0;
 80029c2:	2300      	movs	r3, #0
 80029c4:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = 0x0;
 80029c6:	2300      	movs	r3, #0
 80029c8:	73bb      	strb	r3, [r7, #14]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80029ca:	f107 030c 	add.w	r3, r7, #12
 80029ce:	2201      	movs	r2, #1
 80029d0:	4619      	mov	r1, r3
 80029d2:	4819      	ldr	r0, [pc, #100]	@ (8002a38 <MX_RTC_Init+0xc0>)
 80029d4:	f007 fa26 	bl	8009e24 <HAL_RTC_SetTime>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <MX_RTC_Init+0x6a>
  {
    Error_Handler();
 80029de:	f000 fbc9 	bl	8003174 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80029e2:	2301      	movs	r3, #1
 80029e4:	723b      	strb	r3, [r7, #8]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80029e6:	2301      	movs	r3, #1
 80029e8:	727b      	strb	r3, [r7, #9]
  DateToUpdate.Date = 0x1;
 80029ea:	2301      	movs	r3, #1
 80029ec:	72bb      	strb	r3, [r7, #10]
  DateToUpdate.Year = 0x0;
 80029ee:	2300      	movs	r3, #0
 80029f0:	72fb      	strb	r3, [r7, #11]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80029f2:	f107 0308 	add.w	r3, r7, #8
 80029f6:	2201      	movs	r2, #1
 80029f8:	4619      	mov	r1, r3
 80029fa:	480f      	ldr	r0, [pc, #60]	@ (8002a38 <MX_RTC_Init+0xc0>)
 80029fc:	f007 fb82 	bl	800a104 <HAL_RTC_SetDate>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8002a06:	f000 fbb5 	bl	8003174 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002a12:	2300      	movs	r3, #0
 8002a14:	70bb      	strb	r3, [r7, #2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002a16:	2300      	movs	r3, #0
 8002a18:	607b      	str	r3, [r7, #4]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002a1a:	463b      	mov	r3, r7
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4805      	ldr	r0, [pc, #20]	@ (8002a38 <MX_RTC_Init+0xc0>)
 8002a22:	f007 fc79 	bl	800a318 <HAL_RTC_SetAlarm_IT>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 8002a2c:	f000 fba2 	bl	8003174 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002a30:	bf00      	nop
 8002a32:	3710      	adds	r7, #16
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	200003c0 	.word	0x200003c0
 8002a3c:	40002800 	.word	0x40002800

08002a40 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002a44:	4b17      	ldr	r3, [pc, #92]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a46:	4a18      	ldr	r2, [pc, #96]	@ (8002aa8 <MX_SPI1_Init+0x68>)
 8002a48:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a4a:	4b16      	ldr	r3, [pc, #88]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a4c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002a50:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a52:	4b14      	ldr	r3, [pc, #80]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a58:	4b12      	ldr	r3, [pc, #72]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a5e:	4b11      	ldr	r3, [pc, #68]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a64:	4b0f      	ldr	r3, [pc, #60]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a70:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002a72:	4b0c      	ldr	r3, [pc, #48]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a74:	2210      	movs	r2, #16
 8002a76:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a78:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a7e:	4b09      	ldr	r3, [pc, #36]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a84:	4b07      	ldr	r3, [pc, #28]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002a8a:	4b06      	ldr	r3, [pc, #24]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a8c:	220a      	movs	r2, #10
 8002a8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002a90:	4804      	ldr	r0, [pc, #16]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a92:	f008 f825 	bl	800aae0 <HAL_SPI_Init>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d001      	beq.n	8002aa0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002a9c:	f000 fb6a 	bl	8003174 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002aa0:	bf00      	nop
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	200003d4 	.word	0x200003d4
 8002aa8:	40013000 	.word	0x40013000

08002aac <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002ab0:	4b17      	ldr	r3, [pc, #92]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002ab2:	4a18      	ldr	r2, [pc, #96]	@ (8002b14 <MX_SPI2_Init+0x68>)
 8002ab4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002ab6:	4b16      	ldr	r3, [pc, #88]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002ab8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002abc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002abe:	4b14      	ldr	r3, [pc, #80]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ac4:	4b12      	ldr	r3, [pc, #72]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002aca:	4b11      	ldr	r3, [pc, #68]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ad0:	4b0f      	ldr	r3, [pc, #60]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002ad8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002adc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002ade:	4b0c      	ldr	r3, [pc, #48]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002ae0:	2208      	movs	r2, #8
 8002ae2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002aea:	4b09      	ldr	r3, [pc, #36]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002af0:	4b07      	ldr	r3, [pc, #28]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002af6:	4b06      	ldr	r3, [pc, #24]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002af8:	220a      	movs	r2, #10
 8002afa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002afc:	4804      	ldr	r0, [pc, #16]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002afe:	f007 ffef 	bl	800aae0 <HAL_SPI_Init>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002b08:	f000 fb34 	bl	8003174 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002b0c:	bf00      	nop
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	2000042c 	.word	0x2000042c
 8002b14:	40003800 	.word	0x40003800

08002b18 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b086      	sub	sp, #24
 8002b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b1e:	f107 0308 	add.w	r3, r7, #8
 8002b22:	2200      	movs	r2, #0
 8002b24:	601a      	str	r2, [r3, #0]
 8002b26:	605a      	str	r2, [r3, #4]
 8002b28:	609a      	str	r2, [r3, #8]
 8002b2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b2c:	463b      	mov	r3, r7
 8002b2e:	2200      	movs	r2, #0
 8002b30:	601a      	str	r2, [r3, #0]
 8002b32:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002b34:	4b1e      	ldr	r3, [pc, #120]	@ (8002bb0 <MX_TIM2_Init+0x98>)
 8002b36:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002b3a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 999;
 8002b3c:	4b1c      	ldr	r3, [pc, #112]	@ (8002bb0 <MX_TIM2_Init+0x98>)
 8002b3e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002b42:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b44:	4b1a      	ldr	r3, [pc, #104]	@ (8002bb0 <MX_TIM2_Init+0x98>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3599;
 8002b4a:	4b19      	ldr	r3, [pc, #100]	@ (8002bb0 <MX_TIM2_Init+0x98>)
 8002b4c:	f640 620f 	movw	r2, #3599	@ 0xe0f
 8002b50:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b52:	4b17      	ldr	r3, [pc, #92]	@ (8002bb0 <MX_TIM2_Init+0x98>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b58:	4b15      	ldr	r3, [pc, #84]	@ (8002bb0 <MX_TIM2_Init+0x98>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002b5e:	4814      	ldr	r0, [pc, #80]	@ (8002bb0 <MX_TIM2_Init+0x98>)
 8002b60:	f008 fd53 	bl	800b60a <HAL_TIM_Base_Init>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002b6a:	f000 fb03 	bl	8003174 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b72:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002b74:	f107 0308 	add.w	r3, r7, #8
 8002b78:	4619      	mov	r1, r3
 8002b7a:	480d      	ldr	r0, [pc, #52]	@ (8002bb0 <MX_TIM2_Init+0x98>)
 8002b7c:	f008 ff04 	bl	800b988 <HAL_TIM_ConfigClockSource>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d001      	beq.n	8002b8a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002b86:	f000 faf5 	bl	8003174 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b92:	463b      	mov	r3, r7
 8002b94:	4619      	mov	r1, r3
 8002b96:	4806      	ldr	r0, [pc, #24]	@ (8002bb0 <MX_TIM2_Init+0x98>)
 8002b98:	f009 f8e6 	bl	800bd68 <HAL_TIMEx_MasterConfigSynchronization>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002ba2:	f000 fae7 	bl	8003174 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002ba6:	bf00      	nop
 8002ba8:	3718      	adds	r7, #24
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	20000484 	.word	0x20000484

08002bb4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b086      	sub	sp, #24
 8002bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bba:	f107 0308 	add.w	r3, r7, #8
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	601a      	str	r2, [r3, #0]
 8002bc2:	605a      	str	r2, [r3, #4]
 8002bc4:	609a      	str	r2, [r3, #8]
 8002bc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bc8:	463b      	mov	r3, r7
 8002bca:	2200      	movs	r2, #0
 8002bcc:	601a      	str	r2, [r3, #0]
 8002bce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002bd0:	4b1d      	ldr	r3, [pc, #116]	@ (8002c48 <MX_TIM3_Init+0x94>)
 8002bd2:	4a1e      	ldr	r2, [pc, #120]	@ (8002c4c <MX_TIM3_Init+0x98>)
 8002bd4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2199;
 8002bd6:	4b1c      	ldr	r3, [pc, #112]	@ (8002c48 <MX_TIM3_Init+0x94>)
 8002bd8:	f640 0297 	movw	r2, #2199	@ 0x897
 8002bdc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bde:	4b1a      	ldr	r3, [pc, #104]	@ (8002c48 <MX_TIM3_Init+0x94>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002be4:	4b18      	ldr	r3, [pc, #96]	@ (8002c48 <MX_TIM3_Init+0x94>)
 8002be6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002bea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bec:	4b16      	ldr	r3, [pc, #88]	@ (8002c48 <MX_TIM3_Init+0x94>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bf2:	4b15      	ldr	r3, [pc, #84]	@ (8002c48 <MX_TIM3_Init+0x94>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002bf8:	4813      	ldr	r0, [pc, #76]	@ (8002c48 <MX_TIM3_Init+0x94>)
 8002bfa:	f008 fd06 	bl	800b60a <HAL_TIM_Base_Init>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d001      	beq.n	8002c08 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002c04:	f000 fab6 	bl	8003174 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c0c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002c0e:	f107 0308 	add.w	r3, r7, #8
 8002c12:	4619      	mov	r1, r3
 8002c14:	480c      	ldr	r0, [pc, #48]	@ (8002c48 <MX_TIM3_Init+0x94>)
 8002c16:	f008 feb7 	bl	800b988 <HAL_TIM_ConfigClockSource>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d001      	beq.n	8002c24 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002c20:	f000 faa8 	bl	8003174 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c24:	2300      	movs	r3, #0
 8002c26:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002c2c:	463b      	mov	r3, r7
 8002c2e:	4619      	mov	r1, r3
 8002c30:	4805      	ldr	r0, [pc, #20]	@ (8002c48 <MX_TIM3_Init+0x94>)
 8002c32:	f009 f899 	bl	800bd68 <HAL_TIMEx_MasterConfigSynchronization>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d001      	beq.n	8002c40 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002c3c:	f000 fa9a 	bl	8003174 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002c40:	bf00      	nop
 8002c42:	3718      	adds	r7, #24
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	200004cc 	.word	0x200004cc
 8002c4c:	40000400 	.word	0x40000400

08002c50 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c54:	4b11      	ldr	r3, [pc, #68]	@ (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c56:	4a12      	ldr	r2, [pc, #72]	@ (8002ca0 <MX_USART1_UART_Init+0x50>)
 8002c58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c5a:	4b10      	ldr	r3, [pc, #64]	@ (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c62:	4b0e      	ldr	r3, [pc, #56]	@ (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c68:	4b0c      	ldr	r3, [pc, #48]	@ (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c6e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c74:	4b09      	ldr	r3, [pc, #36]	@ (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c76:	220c      	movs	r2, #12
 8002c78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c7a:	4b08      	ldr	r3, [pc, #32]	@ (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c80:	4b06      	ldr	r3, [pc, #24]	@ (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c86:	4805      	ldr	r0, [pc, #20]	@ (8002c9c <MX_USART1_UART_Init+0x4c>)
 8002c88:	f009 f8de 	bl	800be48 <HAL_UART_Init>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d001      	beq.n	8002c96 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002c92:	f000 fa6f 	bl	8003174 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002c96:	bf00      	nop
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	20000514 	.word	0x20000514
 8002ca0:	40013800 	.word	0x40013800

08002ca4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b088      	sub	sp, #32
 8002ca8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002caa:	f107 0310 	add.w	r3, r7, #16
 8002cae:	2200      	movs	r2, #0
 8002cb0:	601a      	str	r2, [r3, #0]
 8002cb2:	605a      	str	r2, [r3, #4]
 8002cb4:	609a      	str	r2, [r3, #8]
 8002cb6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cb8:	4b66      	ldr	r3, [pc, #408]	@ (8002e54 <MX_GPIO_Init+0x1b0>)
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	4a65      	ldr	r2, [pc, #404]	@ (8002e54 <MX_GPIO_Init+0x1b0>)
 8002cbe:	f043 0310 	orr.w	r3, r3, #16
 8002cc2:	6193      	str	r3, [r2, #24]
 8002cc4:	4b63      	ldr	r3, [pc, #396]	@ (8002e54 <MX_GPIO_Init+0x1b0>)
 8002cc6:	699b      	ldr	r3, [r3, #24]
 8002cc8:	f003 0310 	and.w	r3, r3, #16
 8002ccc:	60fb      	str	r3, [r7, #12]
 8002cce:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cd0:	4b60      	ldr	r3, [pc, #384]	@ (8002e54 <MX_GPIO_Init+0x1b0>)
 8002cd2:	699b      	ldr	r3, [r3, #24]
 8002cd4:	4a5f      	ldr	r2, [pc, #380]	@ (8002e54 <MX_GPIO_Init+0x1b0>)
 8002cd6:	f043 0320 	orr.w	r3, r3, #32
 8002cda:	6193      	str	r3, [r2, #24]
 8002cdc:	4b5d      	ldr	r3, [pc, #372]	@ (8002e54 <MX_GPIO_Init+0x1b0>)
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	f003 0320 	and.w	r3, r3, #32
 8002ce4:	60bb      	str	r3, [r7, #8]
 8002ce6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ce8:	4b5a      	ldr	r3, [pc, #360]	@ (8002e54 <MX_GPIO_Init+0x1b0>)
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	4a59      	ldr	r2, [pc, #356]	@ (8002e54 <MX_GPIO_Init+0x1b0>)
 8002cee:	f043 0304 	orr.w	r3, r3, #4
 8002cf2:	6193      	str	r3, [r2, #24]
 8002cf4:	4b57      	ldr	r3, [pc, #348]	@ (8002e54 <MX_GPIO_Init+0x1b0>)
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	f003 0304 	and.w	r3, r3, #4
 8002cfc:	607b      	str	r3, [r7, #4]
 8002cfe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d00:	4b54      	ldr	r3, [pc, #336]	@ (8002e54 <MX_GPIO_Init+0x1b0>)
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	4a53      	ldr	r2, [pc, #332]	@ (8002e54 <MX_GPIO_Init+0x1b0>)
 8002d06:	f043 0308 	orr.w	r3, r3, #8
 8002d0a:	6193      	str	r3, [r2, #24]
 8002d0c:	4b51      	ldr	r3, [pc, #324]	@ (8002e54 <MX_GPIO_Init+0x1b0>)
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	f003 0308 	and.w	r3, r3, #8
 8002d14:	603b      	str	r3, [r7, #0]
 8002d16:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BOOST_EN_Pin|EHUM_PWR_Pin, GPIO_PIN_RESET);
 8002d18:	2200      	movs	r2, #0
 8002d1a:	2109      	movs	r1, #9
 8002d1c:	484e      	ldr	r0, [pc, #312]	@ (8002e58 <MX_GPIO_Init+0x1b4>)
 8002d1e:	f003 fdaf 	bl	8006880 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_CS_EX_Pin|RESET_Pin, GPIO_PIN_SET);
 8002d22:	2201      	movs	r2, #1
 8002d24:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8002d28:	484b      	ldr	r0, [pc, #300]	@ (8002e58 <MX_GPIO_Init+0x1b4>)
 8002d2a:	f003 fda9 	bl	8006880 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D_VBAT_EN_Pin|SIM_SLP_Pin, GPIO_PIN_RESET);
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f240 2101 	movw	r1, #513	@ 0x201
 8002d34:	4849      	ldr	r0, [pc, #292]	@ (8002e5c <MX_GPIO_Init+0x1b8>)
 8002d36:	f003 fda3 	bl	8006880 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002d40:	4846      	ldr	r0, [pc, #280]	@ (8002e5c <MX_GPIO_Init+0x1b8>)
 8002d42:	f003 fd9d 	bl	8006880 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BOOST_EN_Pin EHUM_PWR_Pin SPI_CS_EX_Pin */
  GPIO_InitStruct.Pin = BOOST_EN_Pin|EHUM_PWR_Pin|SPI_CS_EX_Pin;
 8002d46:	2319      	movs	r3, #25
 8002d48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d52:	2302      	movs	r3, #2
 8002d54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d56:	f107 0310 	add.w	r3, r7, #16
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	483e      	ldr	r0, [pc, #248]	@ (8002e58 <MX_GPIO_Init+0x1b4>)
 8002d5e:	f003 fb4f 	bl	8006400 <HAL_GPIO_Init>

  /*Configure GPIO pins : D_VBAT_EN_Pin SPI2_NSS_Pin SIM_SLP_Pin */
  GPIO_InitStruct.Pin = D_VBAT_EN_Pin|SPI2_NSS_Pin|SIM_SLP_Pin;
 8002d62:	f241 2301 	movw	r3, #4609	@ 0x1201
 8002d66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d70:	2302      	movs	r3, #2
 8002d72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d74:	f107 0310 	add.w	r3, r7, #16
 8002d78:	4619      	mov	r1, r3
 8002d7a:	4838      	ldr	r0, [pc, #224]	@ (8002e5c <MX_GPIO_Init+0x1b8>)
 8002d7c:	f003 fb40 	bl	8006400 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIO5_Pin DIO0_Pin SIM_ISR_Pin */
  GPIO_InitStruct.Pin = DIO5_Pin|DIO0_Pin|SIM_ISR_Pin;
 8002d80:	f44f 7385 	mov.w	r3, #266	@ 0x10a
 8002d84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d86:	4b36      	ldr	r3, [pc, #216]	@ (8002e60 <MX_GPIO_Init+0x1bc>)
 8002d88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d8e:	f107 0310 	add.w	r3, r7, #16
 8002d92:	4619      	mov	r1, r3
 8002d94:	4831      	ldr	r0, [pc, #196]	@ (8002e5c <MX_GPIO_Init+0x1b8>)
 8002d96:	f003 fb33 	bl	8006400 <HAL_GPIO_Init>

  /*Configure GPIO pin : UNUSED3_Pin */
  GPIO_InitStruct.Pin = UNUSED3_Pin;
 8002d9a:	2304      	movs	r3, #4
 8002d9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(UNUSED3_GPIO_Port, &GPIO_InitStruct);
 8002da2:	f107 0310 	add.w	r3, r7, #16
 8002da6:	4619      	mov	r1, r3
 8002da8:	482c      	ldr	r0, [pc, #176]	@ (8002e5c <MX_GPIO_Init+0x1b8>)
 8002daa:	f003 fb29 	bl	8006400 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_Pin */
  GPIO_InitStruct.Pin = RESET_Pin;
 8002dae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002db2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002db4:	2301      	movs	r3, #1
 8002db6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002db8:	2301      	movs	r3, #1
 8002dba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 8002dc0:	f107 0310 	add.w	r3, r7, #16
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	4824      	ldr	r0, [pc, #144]	@ (8002e58 <MX_GPIO_Init+0x1b4>)
 8002dc8:	f003 fb1a 	bl	8006400 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO2_Pin */
  GPIO_InitStruct.Pin = DIO2_Pin;
 8002dcc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002dd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO2_GPIO_Port, &GPIO_InitStruct);
 8002dda:	f107 0310 	add.w	r3, r7, #16
 8002dde:	4619      	mov	r1, r3
 8002de0:	481d      	ldr	r0, [pc, #116]	@ (8002e58 <MX_GPIO_Init+0x1b4>)
 8002de2:	f003 fb0d 	bl	8006400 <HAL_GPIO_Init>

  /*Configure GPIO pins : SIM_RST_Pin DIO1_Pin */
  GPIO_InitStruct.Pin = SIM_RST_Pin|DIO1_Pin;
 8002de6:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 8002dea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002dec:	4b1c      	ldr	r3, [pc, #112]	@ (8002e60 <MX_GPIO_Init+0x1bc>)
 8002dee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df0:	2300      	movs	r3, #0
 8002df2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002df4:	f107 0310 	add.w	r3, r7, #16
 8002df8:	4619      	mov	r1, r3
 8002dfa:	4817      	ldr	r0, [pc, #92]	@ (8002e58 <MX_GPIO_Init+0x1b4>)
 8002dfc:	f003 fb00 	bl	8006400 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIO4_Pin DIO3_Pin */
  GPIO_InitStruct.Pin = DIO4_Pin|DIO3_Pin;
 8002e00:	2330      	movs	r3, #48	@ 0x30
 8002e02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e04:	2300      	movs	r3, #0
 8002e06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e0c:	f107 0310 	add.w	r3, r7, #16
 8002e10:	4619      	mov	r1, r3
 8002e12:	4812      	ldr	r0, [pc, #72]	@ (8002e5c <MX_GPIO_Init+0x1b8>)
 8002e14:	f003 faf4 	bl	8006400 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 8002e18:	2200      	movs	r2, #0
 8002e1a:	2101      	movs	r1, #1
 8002e1c:	2007      	movs	r0, #7
 8002e1e:	f003 f81a 	bl	8005e56 <HAL_NVIC_SetPriority>
  //HAL_NVIC_EnableIRQ(EXTI1_IRQn);

  HAL_NVIC_SetPriority(EXTI3_IRQn, 1, 0);
 8002e22:	2200      	movs	r2, #0
 8002e24:	2101      	movs	r1, #1
 8002e26:	2009      	movs	r0, #9
 8002e28:	f003 f815 	bl	8005e56 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  // ^^^^^^^^ COMMENT ALL IRQ ENABLE WRITEN BY IDE ^^^^^^^^
  // Manual setup IRQs - interrupt signal already at startup
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	2101      	movs	r1, #1
 8002e30:	2007      	movs	r0, #7
 8002e32:	f003 f810 	bl	8005e56 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(EXTI3_IRQn, 1, 1); // 1,0
 8002e36:	2201      	movs	r2, #1
 8002e38:	2101      	movs	r1, #1
 8002e3a:	2009      	movs	r0, #9
 8002e3c:	f003 f80b 	bl	8005e56 <HAL_NVIC_SetPriority>
  HAL_NVIC_DisableIRQ(EXTI3_IRQn);
 8002e40:	2009      	movs	r0, #9
 8002e42:	f003 f832 	bl	8005eaa <HAL_NVIC_DisableIRQ>
  HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 8002e46:	2007      	movs	r0, #7
 8002e48:	f003 f82f 	bl	8005eaa <HAL_NVIC_DisableIRQ>


  /* USER CODE END MX_GPIO_Init_2 */
}
 8002e4c:	bf00      	nop
 8002e4e:	3720      	adds	r7, #32
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	40021000 	.word	0x40021000
 8002e58:	40010800 	.word	0x40010800
 8002e5c:	40010c00 	.word	0x40010c00
 8002e60:	10110000 	.word	0x10110000

08002e64 <HAL_RTC_AlarmAEventCallback>:

/* USER CODE BEGIN 4 */

// Wake up interrupt - STOP mode //
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
	awake = 1;
 8002e6c:	4b07      	ldr	r3, [pc, #28]	@ (8002e8c <HAL_RTC_AlarmAEventCallback+0x28>)
 8002e6e:	2201      	movs	r2, #1
 8002e70:	701a      	strb	r2, [r3, #0]
	if (state != STATE_INIT) state = STATE_RUN;
 8002e72:	4b07      	ldr	r3, [pc, #28]	@ (8002e90 <HAL_RTC_AlarmAEventCallback+0x2c>)
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d002      	beq.n	8002e80 <HAL_RTC_AlarmAEventCallback+0x1c>
 8002e7a:	4b05      	ldr	r3, [pc, #20]	@ (8002e90 <HAL_RTC_AlarmAEventCallback+0x2c>)
 8002e7c:	2202      	movs	r2, #2
 8002e7e:	701a      	strb	r2, [r3, #0]
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bc80      	pop	{r7}
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	20000000 	.word	0x20000000
 8002e90:	2000055c 	.word	0x2000055c

08002e94 <HAL_TIM_PeriodElapsedCallback>:
}


// TIMER Interrupt //
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
	/* TIMER 2 - 10Hz (Read sensors to average their values) */
	if (htim->Instance == TIM2)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ea4:	d10c      	bne.n	8002ec0 <HAL_TIM_PeriodElapsedCallback+0x2c>
	{
		if (measurements.ADC_read == 0)
 8002ea6:	4b0f      	ldr	r3, [pc, #60]	@ (8002ee4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d108      	bne.n	8002ec0 <HAL_TIM_PeriodElapsedCallback+0x2c>
		{
			HAL_TIM_Base_Stop_IT(&htim2);
 8002eae:	480e      	ldr	r0, [pc, #56]	@ (8002ee8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002eb0:	f008 fc4c 	bl	800b74c <HAL_TIM_Base_Stop_IT>
			HAL_ADC_Start_IT(&hadc1);
 8002eb4:	480d      	ldr	r0, [pc, #52]	@ (8002eec <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002eb6:	f002 fb79 	bl	80055ac <HAL_ADC_Start_IT>
			measurements.ADC_read = 1;
 8002eba:	4b0a      	ldr	r3, [pc, #40]	@ (8002ee4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	701a      	strb	r2, [r3, #0]
		}
	}

	if (htim->Instance == TIM3)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a0a      	ldr	r2, [pc, #40]	@ (8002ef0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d108      	bne.n	8002edc <HAL_TIM_PeriodElapsedCallback+0x48>
	{
		tim3_tick_msb += 0x10000; // Increment the MSB by 0x10000 each time TIM2 overflows
 8002eca:	4b0a      	ldr	r3, [pc, #40]	@ (8002ef4 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8002ed2:	4a08      	ldr	r2, [pc, #32]	@ (8002ef4 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002ed4:	6013      	str	r3, [r2, #0]
		HAL_TIM_Base_Start_IT(&htim3);
 8002ed6:	4808      	ldr	r0, [pc, #32]	@ (8002ef8 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002ed8:	f008 fbe6 	bl	800b6a8 <HAL_TIM_Base_Start_IT>
	}
}
 8002edc:	bf00      	nop
 8002ede:	3708      	adds	r7, #8
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	200001d4 	.word	0x200001d4
 8002ee8:	20000484 	.word	0x20000484
 8002eec:	200002e8 	.word	0x200002e8
 8002ef0:	40000400 	.word	0x40000400
 8002ef4:	20000560 	.word	0x20000560
 8002ef8:	200004cc 	.word	0x200004cc

08002efc <HAL_ADC_ConvCpltCallback>:


// ADC interrupt
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a0c      	ldr	r2, [pc, #48]	@ (8002f3c <HAL_ADC_ConvCpltCallback+0x40>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d111      	bne.n	8002f32 <HAL_ADC_ConvCpltCallback+0x36>
    {
    	measurements.ADC_values[0] = HAL_ADC_GetValue(hadc);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f002 fc36 	bl	8005780 <HAL_ADC_GetValue>
 8002f14:	4603      	mov	r3, r0
 8002f16:	4a0a      	ldr	r2, [pc, #40]	@ (8002f40 <HAL_ADC_ConvCpltCallback+0x44>)
 8002f18:	6053      	str	r3, [r2, #4]
    	measurements.ADC_values[1] = HAL_ADC_GetValue(hadc);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f002 fc30 	bl	8005780 <HAL_ADC_GetValue>
 8002f20:	4603      	mov	r3, r0
 8002f22:	4a07      	ldr	r2, [pc, #28]	@ (8002f40 <HAL_ADC_ConvCpltCallback+0x44>)
 8002f24:	6093      	str	r3, [r2, #8]
    	HAL_ADC_Stop_IT(&hadc1);
 8002f26:	4807      	ldr	r0, [pc, #28]	@ (8002f44 <HAL_ADC_ConvCpltCallback+0x48>)
 8002f28:	f002 fbf6 	bl	8005718 <HAL_ADC_Stop_IT>
    	measurements.ADC_read_end = 1;
 8002f2c:	4b04      	ldr	r3, [pc, #16]	@ (8002f40 <HAL_ADC_ConvCpltCallback+0x44>)
 8002f2e:	2201      	movs	r2, #1
 8002f30:	705a      	strb	r2, [r3, #1]
    }
}
 8002f32:	bf00      	nop
 8002f34:	3708      	adds	r7, #8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	40012400 	.word	0x40012400
 8002f40:	200001d4 	.word	0x200001d4
 8002f44:	200002e8 	.word	0x200002e8

08002f48 <ADC_Read_Battery>:


// Read battery voltage //
float ADC_Read_Battery(uint32_t* ADC_value)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
	float Vout = ((float)(*ADC_value * LDO_OUT_U)) / 4095;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7fd fb67 	bl	8000628 <__aeabi_ui2d>
 8002f5a:	a311      	add	r3, pc, #68	@ (adr r3, 8002fa0 <ADC_Read_Battery+0x58>)
 8002f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f60:	f7fd f8f6 	bl	8000150 <__aeabi_dmul>
 8002f64:	4602      	mov	r2, r0
 8002f66:	460b      	mov	r3, r1
 8002f68:	4610      	mov	r0, r2
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	f7fd fbf6 	bl	800075c <__aeabi_d2f>
 8002f70:	4603      	mov	r3, r0
 8002f72:	490d      	ldr	r1, [pc, #52]	@ (8002fa8 <ADC_Read_Battery+0x60>)
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7fd fe03 	bl	8000b80 <__aeabi_fdiv>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	60fb      	str	r3, [r7, #12]
	float voltage = ((BAT_R1 + BAT_R2) * (Vout / BAT_R2));
 8002f7e:	490b      	ldr	r1, [pc, #44]	@ (8002fac <ADC_Read_Battery+0x64>)
 8002f80:	68f8      	ldr	r0, [r7, #12]
 8002f82:	f7fd fdfd 	bl	8000b80 <__aeabi_fdiv>
 8002f86:	4603      	mov	r3, r0
 8002f88:	4909      	ldr	r1, [pc, #36]	@ (8002fb0 <ADC_Read_Battery+0x68>)
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7fd fd44 	bl	8000a18 <__aeabi_fmul>
 8002f90:	4603      	mov	r3, r0
 8002f92:	60bb      	str	r3, [r7, #8]
	return (float) voltage;
 8002f94:	68bb      	ldr	r3, [r7, #8]
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3710      	adds	r7, #16
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	33333333 	.word	0x33333333
 8002fa4:	40093333 	.word	0x40093333
 8002fa8:	457ff000 	.word	0x457ff000
 8002fac:	48f42400 	.word	0x48f42400
 8002fb0:	49742400 	.word	0x49742400

08002fb4 <RFM95W_Struct_Init>:


// EFM95W module //
void RFM95W_Struct_Init(rfm95_handle_t* rfm95_handle)
{
 8002fb4:	b4b0      	push	{r4, r5, r7}
 8002fb6:	b08d      	sub	sp, #52	@ 0x34
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
		rfm95_handle->spi_handle = &hspi2;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	4a26      	ldr	r2, [pc, #152]	@ (8003058 <RFM95W_Struct_Init+0xa4>)
 8002fc0:	601a      	str	r2, [r3, #0]
		rfm95_handle->nss_port = SPI2_NSS_GPIO_Port;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a25      	ldr	r2, [pc, #148]	@ (800305c <RFM95W_Struct_Init+0xa8>)
 8002fc6:	605a      	str	r2, [r3, #4]
		rfm95_handle->nss_pin = SPI2_NSS_Pin;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002fce:	811a      	strh	r2, [r3, #8]
		rfm95_handle->nrst_port = RESET_GPIO_Port;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	4a23      	ldr	r2, [pc, #140]	@ (8003060 <RFM95W_Struct_Init+0xac>)
 8002fd4:	60da      	str	r2, [r3, #12]
		rfm95_handle->nrst_pin = RESET_Pin;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002fdc:	821a      	strh	r2, [r3, #16]

		rfm95_handle->precision_tick_frequency = 32768;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002fe4:	639a      	str	r2, [r3, #56]	@ 0x38
		rfm95_handle->precision_tick_drift_ns_per_s = 5000;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fec:	63da      	str	r2, [r3, #60]	@ 0x3c
		rfm95_handle->receive_mode = RFM95_RECEIVE_MODE_NONE;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		rfm95_handle->get_precision_tick = get_precision_tick;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a1a      	ldr	r2, [pc, #104]	@ (8003064 <RFM95W_Struct_Init+0xb0>)
 8002ffa:	645a      	str	r2, [r3, #68]	@ 0x44
		//rfm95_handle->precision_sleep_until = precision_sleep_until;
		rfm95_handle->random_int = random_int;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	4a1a      	ldr	r2, [pc, #104]	@ (8003068 <RFM95W_Struct_Init+0xb4>)
 8003000:	64da      	str	r2, [r3, #76]	@ 0x4c

		uint8_t address[] = DEVICE_ADDRESS;
 8003002:	4b1a      	ldr	r3, [pc, #104]	@ (800306c <RFM95W_Struct_Init+0xb8>)
 8003004:	62fb      	str	r3, [r7, #44]	@ 0x2c
		memcpy(rfm95_handle->device_address, address, sizeof(address));
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	3312      	adds	r3, #18
 800300a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800300c:	601a      	str	r2, [r3, #0]

		uint8_t sKey[] = APPSKEY;
 800300e:	4b18      	ldr	r3, [pc, #96]	@ (8003070 <RFM95W_Struct_Init+0xbc>)
 8003010:	f107 041c 	add.w	r4, r7, #28
 8003014:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003016:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		memcpy(rfm95_handle->application_session_key, sKey, sizeof(sKey));
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	3326      	adds	r3, #38	@ 0x26
 800301e:	461d      	mov	r5, r3
 8003020:	f107 041c 	add.w	r4, r7, #28
 8003024:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003026:	6028      	str	r0, [r5, #0]
 8003028:	6069      	str	r1, [r5, #4]
 800302a:	60aa      	str	r2, [r5, #8]
 800302c:	60eb      	str	r3, [r5, #12]

		uint8_t nKey[] = NWKSKEY;
 800302e:	4b11      	ldr	r3, [pc, #68]	@ (8003074 <RFM95W_Struct_Init+0xc0>)
 8003030:	f107 040c 	add.w	r4, r7, #12
 8003034:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003036:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		memcpy(rfm95_handle->network_session_key, nKey, sizeof(nKey));
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	3316      	adds	r3, #22
 800303e:	461d      	mov	r5, r3
 8003040:	f107 040c 	add.w	r4, r7, #12
 8003044:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003046:	6028      	str	r0, [r5, #0]
 8003048:	6069      	str	r1, [r5, #4]
 800304a:	60aa      	str	r2, [r5, #8]
 800304c:	60eb      	str	r3, [r5, #12]
}
 800304e:	bf00      	nop
 8003050:	3734      	adds	r7, #52	@ 0x34
 8003052:	46bd      	mov	sp, r7
 8003054:	bcb0      	pop	{r4, r5, r7}
 8003056:	4770      	bx	lr
 8003058:	2000042c 	.word	0x2000042c
 800305c:	40010c00 	.word	0x40010c00
 8003060:	40010800 	.word	0x40010800
 8003064:	080030f5 	.word	0x080030f5
 8003068:	080030d1 	.word	0x080030d1
 800306c:	e9780b26 	.word	0xe9780b26
 8003070:	0800da84 	.word	0x0800da84
 8003074:	0800da94 	.word	0x0800da94

08003078 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	4603      	mov	r3, r0
 8003080:	80fb      	strh	r3, [r7, #6]
	//__disable_irq();
    if (GPIO_Pin == DIO0_Pin) {
 8003082:	88fb      	ldrh	r3, [r7, #6]
 8003084:	2b08      	cmp	r3, #8
 8003086:	d104      	bne.n	8003092 <HAL_GPIO_EXTI_Callback+0x1a>
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO0);
 8003088:	2100      	movs	r1, #0
 800308a:	480f      	ldr	r0, [pc, #60]	@ (80030c8 <HAL_GPIO_EXTI_Callback+0x50>)
 800308c:	f001 fbb0 	bl	80047f0 <rfm95_on_interrupt>
 8003090:	e013      	b.n	80030ba <HAL_GPIO_EXTI_Callback+0x42>
    } else if (GPIO_Pin == DIO1_Pin) {
 8003092:	88fb      	ldrh	r3, [r7, #6]
 8003094:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003098:	d104      	bne.n	80030a4 <HAL_GPIO_EXTI_Callback+0x2c>
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO1);
 800309a:	2101      	movs	r1, #1
 800309c:	480a      	ldr	r0, [pc, #40]	@ (80030c8 <HAL_GPIO_EXTI_Callback+0x50>)
 800309e:	f001 fba7 	bl	80047f0 <rfm95_on_interrupt>
 80030a2:	e00a      	b.n	80030ba <HAL_GPIO_EXTI_Callback+0x42>
    } else if (GPIO_Pin == DIO5_Pin) {
 80030a4:	88fb      	ldrh	r3, [r7, #6]
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d104      	bne.n	80030b4 <HAL_GPIO_EXTI_Callback+0x3c>
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO5);
 80030aa:	2102      	movs	r1, #2
 80030ac:	4806      	ldr	r0, [pc, #24]	@ (80030c8 <HAL_GPIO_EXTI_Callback+0x50>)
 80030ae:	f001 fb9f 	bl	80047f0 <rfm95_on_interrupt>
 80030b2:	e002      	b.n	80030ba <HAL_GPIO_EXTI_Callback+0x42>
    } else {
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin); // Clear any unexpected interrupt
 80030b4:	4a05      	ldr	r2, [pc, #20]	@ (80030cc <HAL_GPIO_EXTI_Callback+0x54>)
 80030b6:	88fb      	ldrh	r3, [r7, #6]
 80030b8:	6153      	str	r3, [r2, #20]
    }
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin); // Clear the flag
 80030ba:	4a04      	ldr	r2, [pc, #16]	@ (80030cc <HAL_GPIO_EXTI_Callback+0x54>)
 80030bc:	88fb      	ldrh	r3, [r7, #6]
 80030be:	6153      	str	r3, [r2, #20]
    //__enable_irq();
}
 80030c0:	bf00      	nop
 80030c2:	3708      	adds	r7, #8
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	20000220 	.word	0x20000220
 80030cc:	40010400 	.word	0x40010400

080030d0 <random_int>:

static uint8_t random_int(uint8_t max)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	4603      	mov	r3, r0
 80030d8:	71fb      	strb	r3, [r7, #7]
    return (uint8_t)(measurements.ADC_values[0] & 0x000f); // Use ADC other means of obtaining a random number.
 80030da:	4b05      	ldr	r3, [pc, #20]	@ (80030f0 <random_int+0x20>)
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	f003 030f 	and.w	r3, r3, #15
 80030e4:	b2db      	uxtb	r3, r3
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bc80      	pop	{r7}
 80030ee:	4770      	bx	lr
 80030f0:	200001d4 	.word	0x200001d4

080030f4 <get_precision_tick>:

static uint32_t get_precision_tick()
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030fa:	b672      	cpsid	i
}
 80030fc:	bf00      	nop
    __disable_irq(); // Disable interrupts to ensure atomic access to tick variables
    uint32_t precision_tick = tim3_tick_msb | __HAL_TIM_GET_COUNTER(&htim3);
 80030fe:	4b07      	ldr	r3, [pc, #28]	@ (800311c <get_precision_tick+0x28>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003104:	4b06      	ldr	r3, [pc, #24]	@ (8003120 <get_precision_tick+0x2c>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4313      	orrs	r3, r2
 800310a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 800310c:	b662      	cpsie	i
}
 800310e:	bf00      	nop
    __enable_irq(); // Re-enable interrupts
    return precision_tick;
 8003110:	687b      	ldr	r3, [r7, #4]
}
 8003112:	4618      	mov	r0, r3
 8003114:	370c      	adds	r7, #12
 8003116:	46bd      	mov	sp, r7
 8003118:	bc80      	pop	{r7}
 800311a:	4770      	bx	lr
 800311c:	200004cc 	.word	0x200004cc
 8003120:	20000560 	.word	0x20000560

08003124 <ADC_Read_EHum>:

// Read humidity in ground //
uint8_t ADC_Read_EHum(uint32_t* ADC_value, float* delta)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]
	uint8_t humidity = (uint8_t)round(*ADC_value - EARTH_HUM_WET_VAL) * (*delta);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	3bf0      	subs	r3, #240	@ 0xf0
 8003134:	4618      	mov	r0, r3
 8003136:	f7fd fa77 	bl	8000628 <__aeabi_ui2d>
 800313a:	4602      	mov	r2, r0
 800313c:	460b      	mov	r3, r1
 800313e:	4610      	mov	r0, r2
 8003140:	4619      	mov	r1, r3
 8003142:	f7fd faeb 	bl	800071c <__aeabi_d2uiz>
 8003146:	4603      	mov	r3, r0
 8003148:	b2db      	uxtb	r3, r3
 800314a:	4618      	mov	r0, r3
 800314c:	f7fd fc10 	bl	8000970 <__aeabi_i2f>
 8003150:	4602      	mov	r2, r0
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4619      	mov	r1, r3
 8003158:	4610      	mov	r0, r2
 800315a:	f7fd fc5d 	bl	8000a18 <__aeabi_fmul>
 800315e:	4603      	mov	r3, r0
 8003160:	4618      	mov	r0, r3
 8003162:	f7fd fe1f 	bl	8000da4 <__aeabi_f2uiz>
 8003166:	4603      	mov	r3, r0
 8003168:	73fb      	strb	r3, [r7, #15]
	return humidity;
 800316a:	7bfb      	ldrb	r3, [r7, #15]
}
 800316c:	4618      	mov	r0, r3
 800316e:	3710      	adds	r7, #16
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}

08003174 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003174:	b480      	push	{r7}
 8003176:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003178:	b672      	cpsid	i
}
 800317a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800317c:	bf00      	nop
 800317e:	e7fd      	b.n	800317c <Error_Handler+0x8>

08003180 <read_register>:
#define RFM95_REGISTER_INVERT_IQ_2_RX							0x19



static bool read_register(rfm95_handle_t *handle, rfm95_register_t reg, uint8_t *buffer, size_t length)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b086      	sub	sp, #24
 8003184:	af00      	add	r7, sp, #0
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	607a      	str	r2, [r7, #4]
 800318a:	603b      	str	r3, [r7, #0]
 800318c:	460b      	mov	r3, r1
 800318e:	72fb      	strb	r3, [r7, #11]

	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6858      	ldr	r0, [r3, #4]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	891b      	ldrh	r3, [r3, #8]
 8003198:	2200      	movs	r2, #0
 800319a:	4619      	mov	r1, r3
 800319c:	f003 fb70 	bl	8006880 <HAL_GPIO_WritePin>

	uint8_t transmit_buffer = (uint8_t)reg & 0x7fu;
 80031a0:	7afb      	ldrb	r3, [r7, #11]
 80031a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	75fb      	strb	r3, [r7, #23]

	if (HAL_SPI_Transmit(handle->spi_handle, &transmit_buffer, 1, RFM95_SPI_TIMEOUT) != HAL_OK) {
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6818      	ldr	r0, [r3, #0]
 80031ae:	f107 0117 	add.w	r1, r7, #23
 80031b2:	2364      	movs	r3, #100	@ 0x64
 80031b4:	2201      	movs	r2, #1
 80031b6:	f007 fd17 	bl	800abe8 <HAL_SPI_Transmit>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d001      	beq.n	80031c4 <read_register+0x44>
		return false;
 80031c0:	2300      	movs	r3, #0
 80031c2:	e015      	b.n	80031f0 <read_register+0x70>
	}

	if (HAL_SPI_Receive(handle->spi_handle, buffer, length, RFM95_SPI_TIMEOUT) != HAL_OK) {
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	6818      	ldr	r0, [r3, #0]
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	b29a      	uxth	r2, r3
 80031cc:	2364      	movs	r3, #100	@ 0x64
 80031ce:	6879      	ldr	r1, [r7, #4]
 80031d0:	f007 fe4e 	bl	800ae70 <HAL_SPI_Receive>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d001      	beq.n	80031de <read_register+0x5e>
		return false;
 80031da:	2300      	movs	r3, #0
 80031dc:	e008      	b.n	80031f0 <read_register+0x70>
	}

	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6858      	ldr	r0, [r3, #4]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	891b      	ldrh	r3, [r3, #8]
 80031e6:	2201      	movs	r2, #1
 80031e8:	4619      	mov	r1, r3
 80031ea:	f003 fb49 	bl	8006880 <HAL_GPIO_WritePin>

	return true;
 80031ee:	2301      	movs	r3, #1

}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3718      	adds	r7, #24
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <write_register>:


static bool write_register(rfm95_handle_t *handle, rfm95_register_t reg, uint8_t value)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b084      	sub	sp, #16
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	460b      	mov	r3, r1
 8003202:	70fb      	strb	r3, [r7, #3]
 8003204:	4613      	mov	r3, r2
 8003206:	70bb      	strb	r3, [r7, #2]
	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6858      	ldr	r0, [r3, #4]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	891b      	ldrh	r3, [r3, #8]
 8003210:	2200      	movs	r2, #0
 8003212:	4619      	mov	r1, r3
 8003214:	f003 fb34 	bl	8006880 <HAL_GPIO_WritePin>

	uint8_t transmit_buffer[2] = {((uint8_t)reg | 0x80u), value};
 8003218:	78fb      	ldrb	r3, [r7, #3]
 800321a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800321e:	b2db      	uxtb	r3, r3
 8003220:	733b      	strb	r3, [r7, #12]
 8003222:	78bb      	ldrb	r3, [r7, #2]
 8003224:	737b      	strb	r3, [r7, #13]

	if (HAL_SPI_Transmit(handle->spi_handle, transmit_buffer, 2, RFM95_SPI_TIMEOUT) != HAL_OK) {
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6818      	ldr	r0, [r3, #0]
 800322a:	f107 010c 	add.w	r1, r7, #12
 800322e:	2364      	movs	r3, #100	@ 0x64
 8003230:	2202      	movs	r2, #2
 8003232:	f007 fcd9 	bl	800abe8 <HAL_SPI_Transmit>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d001      	beq.n	8003240 <write_register+0x48>
		return false;
 800323c:	2300      	movs	r3, #0
 800323e:	e008      	b.n	8003252 <write_register+0x5a>
	}

	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6858      	ldr	r0, [r3, #4]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	891b      	ldrh	r3, [r3, #8]
 8003248:	2201      	movs	r2, #1
 800324a:	4619      	mov	r1, r3
 800324c:	f003 fb18 	bl	8006880 <HAL_GPIO_WritePin>

	return true;
 8003250:	2301      	movs	r3, #1
}
 8003252:	4618      	mov	r0, r3
 8003254:	3710      	adds	r7, #16
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
	...

0800325c <config_set_channel>:


static void config_set_channel(rfm95_handle_t *handle, uint8_t channel_index, uint32_t frequency)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	460b      	mov	r3, r1
 8003266:	607a      	str	r2, [r7, #4]
 8003268:	72fb      	strb	r3, [r7, #11]
	assert(channel_index < 16);
 800326a:	7afb      	ldrb	r3, [r7, #11]
 800326c:	2b0f      	cmp	r3, #15
 800326e:	d905      	bls.n	800327c <config_set_channel+0x20>
 8003270:	4b0f      	ldr	r3, [pc, #60]	@ (80032b0 <config_set_channel+0x54>)
 8003272:	4a10      	ldr	r2, [pc, #64]	@ (80032b4 <config_set_channel+0x58>)
 8003274:	2175      	movs	r1, #117	@ 0x75
 8003276:	4810      	ldr	r0, [pc, #64]	@ (80032b8 <config_set_channel+0x5c>)
 8003278:	f009 fc3a 	bl	800caf0 <__assert_func>
	handle->config.channels[channel_index].frequency = frequency;
 800327c:	7afa      	ldrb	r2, [r7, #11]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	321a      	adds	r2, #26
 8003282:	6879      	ldr	r1, [r7, #4]
 8003284:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	handle->config.channel_mask |= (1 << channel_index);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 800328e:	b21a      	sxth	r2, r3
 8003290:	7afb      	ldrb	r3, [r7, #11]
 8003292:	2101      	movs	r1, #1
 8003294:	fa01 f303 	lsl.w	r3, r1, r3
 8003298:	b21b      	sxth	r3, r3
 800329a:	4313      	orrs	r3, r2
 800329c:	b21b      	sxth	r3, r3
 800329e:	b29a      	uxth	r2, r3
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
}
 80032a6:	bf00      	nop
 80032a8:	3710      	adds	r7, #16
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	0800daa4 	.word	0x0800daa4
 80032b4:	0800dcf8 	.word	0x0800dcf8
 80032b8:	0800dab8 	.word	0x0800dab8

080032bc <config_load_default>:


static void config_load_default(rfm95_handle_t *handle)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
	handle->config.magic = RFM95_EEPROM_CONFIG_MAGIC;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f64a 3267 	movw	r2, #43879	@ 0xab67
 80032ca:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
	handle->config.tx_frame_count = 0;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
	handle->config.rx_frame_count = 0;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
	handle->config.rx1_delay = 1;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2201      	movs	r2, #1
 80032e2:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
	handle->config.channel_mask = 0;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
	config_set_channel(handle, 0, 868100000);
 80032ee:	4a09      	ldr	r2, [pc, #36]	@ (8003314 <config_load_default+0x58>)
 80032f0:	2100      	movs	r1, #0
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f7ff ffb2 	bl	800325c <config_set_channel>
	config_set_channel(handle, 1, 868300000);
 80032f8:	4a07      	ldr	r2, [pc, #28]	@ (8003318 <config_load_default+0x5c>)
 80032fa:	2101      	movs	r1, #1
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f7ff ffad 	bl	800325c <config_set_channel>
	config_set_channel(handle, 2, 868500000);
 8003302:	4a06      	ldr	r2, [pc, #24]	@ (800331c <config_load_default+0x60>)
 8003304:	2102      	movs	r1, #2
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f7ff ffa8 	bl	800325c <config_set_channel>
}
 800330c:	bf00      	nop
 800330e:	3708      	adds	r7, #8
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	33be27a0 	.word	0x33be27a0
 8003318:	33c134e0 	.word	0x33c134e0
 800331c:	33c44220 	.word	0x33c44220

08003320 <reset>:


static void reset(rfm95_handle_t *handle)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
	// Popravljen pin state: low -> hight, dodan interni pull-up
	HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_RESET); // SET
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	68d8      	ldr	r0, [r3, #12]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	8a1b      	ldrh	r3, [r3, #16]
 8003330:	2200      	movs	r2, #0
 8003332:	4619      	mov	r1, r3
 8003334:	f003 faa4 	bl	8006880 <HAL_GPIO_WritePin>
	HAL_Delay(1); // 0.1ms would theoretically be enough
 8003338:	2001      	movs	r0, #1
 800333a:	f001 fe75 	bl	8005028 <HAL_Delay>
	HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_SET); // RESET
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68d8      	ldr	r0, [r3, #12]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	8a1b      	ldrh	r3, [r3, #16]
 8003346:	2201      	movs	r2, #1
 8003348:	4619      	mov	r1, r3
 800334a:	f003 fa99 	bl	8006880 <HAL_GPIO_WritePin>
	HAL_Delay(20);//5
 800334e:	2014      	movs	r0, #20
 8003350:	f001 fe6a 	bl	8005028 <HAL_Delay>
}
 8003354:	bf00      	nop
 8003356:	3708      	adds	r7, #8
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}

0800335c <configure_frequency>:


static bool configure_frequency(rfm95_handle_t *handle, uint32_t frequency)
{
 800335c:	b5b0      	push	{r4, r5, r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
	// FQ = (FRF * 32 Mhz) / (2 ^ 19)
	uint64_t frf = ((uint64_t)frequency << 19) / 32000000;
 8003366:	6839      	ldr	r1, [r7, #0]
 8003368:	2000      	movs	r0, #0
 800336a:	460a      	mov	r2, r1
 800336c:	4603      	mov	r3, r0
 800336e:	0b55      	lsrs	r5, r2, #13
 8003370:	04d4      	lsls	r4, r2, #19
 8003372:	4a27      	ldr	r2, [pc, #156]	@ (8003410 <configure_frequency+0xb4>)
 8003374:	f04f 0300 	mov.w	r3, #0
 8003378:	4620      	mov	r0, r4
 800337a:	4629      	mov	r1, r5
 800337c:	f7fd fd82 	bl	8000e84 <__aeabi_uldivmod>
 8003380:	4602      	mov	r2, r0
 8003382:	460b      	mov	r3, r1
 8003384:	e9c7 2302 	strd	r2, r3, [r7, #8]

	if (!write_register(handle, RFM95_REGISTER_FR_MSB, (uint8_t)(frf >> 16))) return false;
 8003388:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800338c:	f04f 0200 	mov.w	r2, #0
 8003390:	f04f 0300 	mov.w	r3, #0
 8003394:	0c02      	lsrs	r2, r0, #16
 8003396:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800339a:	0c0b      	lsrs	r3, r1, #16
 800339c:	b2d3      	uxtb	r3, r2
 800339e:	461a      	mov	r2, r3
 80033a0:	2106      	movs	r1, #6
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f7ff ff28 	bl	80031f8 <write_register>
 80033a8:	4603      	mov	r3, r0
 80033aa:	f083 0301 	eor.w	r3, r3, #1
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d001      	beq.n	80033b8 <configure_frequency+0x5c>
 80033b4:	2300      	movs	r3, #0
 80033b6:	e026      	b.n	8003406 <configure_frequency+0xaa>
	if (!write_register(handle, RFM95_REGISTER_FR_MID, (uint8_t)(frf >> 8))) return false;
 80033b8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80033bc:	f04f 0200 	mov.w	r2, #0
 80033c0:	f04f 0300 	mov.w	r3, #0
 80033c4:	0a02      	lsrs	r2, r0, #8
 80033c6:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80033ca:	0a0b      	lsrs	r3, r1, #8
 80033cc:	b2d3      	uxtb	r3, r2
 80033ce:	461a      	mov	r2, r3
 80033d0:	2107      	movs	r1, #7
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f7ff ff10 	bl	80031f8 <write_register>
 80033d8:	4603      	mov	r3, r0
 80033da:	f083 0301 	eor.w	r3, r3, #1
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d001      	beq.n	80033e8 <configure_frequency+0x8c>
 80033e4:	2300      	movs	r3, #0
 80033e6:	e00e      	b.n	8003406 <configure_frequency+0xaa>
	if (!write_register(handle, RFM95_REGISTER_FR_LSB, (uint8_t)(frf >> 0))) return false;
 80033e8:	7a3b      	ldrb	r3, [r7, #8]
 80033ea:	461a      	mov	r2, r3
 80033ec:	2108      	movs	r1, #8
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f7ff ff02 	bl	80031f8 <write_register>
 80033f4:	4603      	mov	r3, r0
 80033f6:	f083 0301 	eor.w	r3, r3, #1
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d001      	beq.n	8003404 <configure_frequency+0xa8>
 8003400:	2300      	movs	r3, #0
 8003402:	e000      	b.n	8003406 <configure_frequency+0xaa>

	return true;
 8003404:	2301      	movs	r3, #1
}
 8003406:	4618      	mov	r0, r3
 8003408:	3710      	adds	r7, #16
 800340a:	46bd      	mov	sp, r7
 800340c:	bdb0      	pop	{r4, r5, r7, pc}
 800340e:	bf00      	nop
 8003410:	01e84800 	.word	0x01e84800

08003414 <configure_channel>:


static bool configure_channel(rfm95_handle_t *handle, size_t channel_index)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
	assert(handle->config.channel_mask & (1 << channel_index));
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8003424:	461a      	mov	r2, r3
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	fa42 f303 	asr.w	r3, r2, r3
 800342c:	f003 0301 	and.w	r3, r3, #1
 8003430:	2b00      	cmp	r3, #0
 8003432:	d105      	bne.n	8003440 <configure_channel+0x2c>
 8003434:	4b09      	ldr	r3, [pc, #36]	@ (800345c <configure_channel+0x48>)
 8003436:	4a0a      	ldr	r2, [pc, #40]	@ (8003460 <configure_channel+0x4c>)
 8003438:	21a1      	movs	r1, #161	@ 0xa1
 800343a:	480a      	ldr	r0, [pc, #40]	@ (8003464 <configure_channel+0x50>)
 800343c:	f009 fb58 	bl	800caf0 <__assert_func>
	return configure_frequency(handle, handle->config.channels[channel_index].frequency);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	683a      	ldr	r2, [r7, #0]
 8003444:	321a      	adds	r2, #26
 8003446:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800344a:	4619      	mov	r1, r3
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f7ff ff85 	bl	800335c <configure_frequency>
 8003452:	4603      	mov	r3, r0
}
 8003454:	4618      	mov	r0, r3
 8003456:	3708      	adds	r7, #8
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	0800dacc 	.word	0x0800dacc
 8003460:	0800dd0c 	.word	0x0800dd0c
 8003464:	0800dab8 	.word	0x0800dab8

08003468 <wait_for_irq>:


static bool wait_for_irq(rfm95_handle_t *handle, rfm95_interrupt_t interrupt, uint32_t timeout_ms)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b086      	sub	sp, #24
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	460b      	mov	r3, r1
 8003472:	607a      	str	r2, [r7, #4]
 8003474:	72fb      	strb	r3, [r7, #11]
	// Works with interrupt but it needs more testing for timeout
	uint32_t timeout_tick = handle->get_precision_tick() + timeout_ms * handle->precision_tick_frequency / 1000;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800347a:	4798      	blx	r3
 800347c:	4601      	mov	r1, r0
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	fb02 f303 	mul.w	r3, r2, r3
 8003488:	4a0e      	ldr	r2, [pc, #56]	@ (80034c4 <wait_for_irq+0x5c>)
 800348a:	fba2 2303 	umull	r2, r3, r2, r3
 800348e:	099b      	lsrs	r3, r3, #6
 8003490:	440b      	add	r3, r1
 8003492:	617b      	str	r3, [r7, #20]

	while (handle->interrupt_times[interrupt] == 0) {
 8003494:	e008      	b.n	80034a8 <wait_for_irq+0x40>
		if (handle->get_precision_tick() >= timeout_tick) {
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800349a:	4798      	blx	r3
 800349c:	4602      	mov	r2, r0
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d801      	bhi.n	80034a8 <wait_for_irq+0x40>
			return false;
 80034a4:	2300      	movs	r3, #0
 80034a6:	e008      	b.n	80034ba <wait_for_irq+0x52>
	while (handle->interrupt_times[interrupt] == 0) {
 80034a8:	7afb      	ldrb	r3, [r7, #11]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	332a      	adds	r3, #42	@ 0x2a
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	4413      	add	r3, r2
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d0ee      	beq.n	8003496 <wait_for_irq+0x2e>
		}
	}
	return true;
 80034b8:	2301      	movs	r3, #1
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3718      	adds	r7, #24
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	10624dd3 	.word	0x10624dd3

080034c8 <wait_for_rx_irqs>:


static bool wait_for_rx_irqs(rfm95_handle_t *handle)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b084      	sub	sp, #16
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
	uint32_t timeout_tick = handle->get_precision_tick() + RFM95_RECEIVE_TIMEOUT * handle->precision_tick_frequency / 1000;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034d4:	4798      	blx	r3
 80034d6:	4602      	mov	r2, r0
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034dc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80034e0:	fb01 f303 	mul.w	r3, r1, r3
 80034e4:	4912      	ldr	r1, [pc, #72]	@ (8003530 <wait_for_rx_irqs+0x68>)
 80034e6:	fba1 1303 	umull	r1, r3, r1, r3
 80034ea:	099b      	lsrs	r3, r3, #6
 80034ec:	4413      	add	r3, r2
 80034ee:	60fb      	str	r3, [r7, #12]

	while (handle->interrupt_times[RFM95_INTERRUPT_DIO0] == 0 && handle->interrupt_times[RFM95_INTERRUPT_DIO1] == 0) {
 80034f0:	e008      	b.n	8003504 <wait_for_rx_irqs+0x3c>
		if (handle->get_precision_tick() >= timeout_tick) {
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f6:	4798      	blx	r3
 80034f8:	4602      	mov	r2, r0
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d801      	bhi.n	8003504 <wait_for_rx_irqs+0x3c>
			return false;
 8003500:	2300      	movs	r3, #0
 8003502:	e011      	b.n	8003528 <wait_for_rx_irqs+0x60>
	while (handle->interrupt_times[RFM95_INTERRUPT_DIO0] == 0 && handle->interrupt_times[RFM95_INTERRUPT_DIO1] == 0) {
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800350a:	2b00      	cmp	r3, #0
 800350c:	d104      	bne.n	8003518 <wait_for_rx_irqs+0x50>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d0ec      	beq.n	80034f2 <wait_for_rx_irqs+0x2a>
		}
	}

	return handle->interrupt_times[RFM95_INTERRUPT_DIO0] != 0;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800351e:	2b00      	cmp	r3, #0
 8003520:	bf14      	ite	ne
 8003522:	2301      	movne	r3, #1
 8003524:	2300      	moveq	r3, #0
 8003526:	b2db      	uxtb	r3, r3
}
 8003528:	4618      	mov	r0, r3
 800352a:	3710      	adds	r7, #16
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	10624dd3 	.word	0x10624dd3

08003534 <rfm95_set_power>:

bool rfm95_set_power(rfm95_handle_t *handle, int8_t power)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	460b      	mov	r3, r1
 800353e:	70fb      	strb	r3, [r7, #3]
	assert((power >= 2 && power <= 17) || power == 20);
 8003540:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003544:	2b01      	cmp	r3, #1
 8003546:	dd03      	ble.n	8003550 <rfm95_set_power+0x1c>
 8003548:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800354c:	2b11      	cmp	r3, #17
 800354e:	dd09      	ble.n	8003564 <rfm95_set_power+0x30>
 8003550:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003554:	2b14      	cmp	r3, #20
 8003556:	d005      	beq.n	8003564 <rfm95_set_power+0x30>
 8003558:	4b2c      	ldr	r3, [pc, #176]	@ (800360c <rfm95_set_power+0xd8>)
 800355a:	4a2d      	ldr	r2, [pc, #180]	@ (8003610 <rfm95_set_power+0xdc>)
 800355c:	21c3      	movs	r1, #195	@ 0xc3
 800355e:	482d      	ldr	r0, [pc, #180]	@ (8003614 <rfm95_set_power+0xe0>)
 8003560:	f009 fac6 	bl	800caf0 <__assert_func>

	rfm95_register_pa_config_t pa_config = {0};
 8003564:	2300      	movs	r3, #0
 8003566:	733b      	strb	r3, [r7, #12]
	uint8_t pa_dac_config = 0;
 8003568:	2300      	movs	r3, #0
 800356a:	73fb      	strb	r3, [r7, #15]

	if (power >= 2 && power <= 17) {
 800356c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003570:	2b01      	cmp	r3, #1
 8003572:	dd18      	ble.n	80035a6 <rfm95_set_power+0x72>
 8003574:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003578:	2b11      	cmp	r3, #17
 800357a:	dc14      	bgt.n	80035a6 <rfm95_set_power+0x72>
		pa_config.max_power = 7;
 800357c:	7b3b      	ldrb	r3, [r7, #12]
 800357e:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8003582:	733b      	strb	r3, [r7, #12]
		pa_config.pa_select = 1;
 8003584:	7b3b      	ldrb	r3, [r7, #12]
 8003586:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800358a:	733b      	strb	r3, [r7, #12]
		pa_config.output_power = (power - 2);
 800358c:	78fb      	ldrb	r3, [r7, #3]
 800358e:	3b02      	subs	r3, #2
 8003590:	b2db      	uxtb	r3, r3
 8003592:	f003 030f 	and.w	r3, r3, #15
 8003596:	b2da      	uxtb	r2, r3
 8003598:	7b3b      	ldrb	r3, [r7, #12]
 800359a:	f362 0303 	bfi	r3, r2, #0, #4
 800359e:	733b      	strb	r3, [r7, #12]
		pa_dac_config = RFM95_REGISTER_PA_DAC_LOW_POWER; //0x14;
 80035a0:	2384      	movs	r3, #132	@ 0x84
 80035a2:	73fb      	strb	r3, [r7, #15]
 80035a4:	e011      	b.n	80035ca <rfm95_set_power+0x96>

	} else if (power == 20) {
 80035a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80035aa:	2b14      	cmp	r3, #20
 80035ac:	d10d      	bne.n	80035ca <rfm95_set_power+0x96>
		pa_config.max_power = 7;
 80035ae:	7b3b      	ldrb	r3, [r7, #12]
 80035b0:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80035b4:	733b      	strb	r3, [r7, #12]
		pa_config.pa_select = 1;
 80035b6:	7b3b      	ldrb	r3, [r7, #12]
 80035b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035bc:	733b      	strb	r3, [r7, #12]
		pa_config.output_power = 15;
 80035be:	7b3b      	ldrb	r3, [r7, #12]
 80035c0:	f043 030f 	orr.w	r3, r3, #15
 80035c4:	733b      	strb	r3, [r7, #12]
		pa_dac_config = RFM95_REGISTER_PA_DAC_HIGH_POWER;
 80035c6:	2387      	movs	r3, #135	@ 0x87
 80035c8:	73fb      	strb	r3, [r7, #15]
	}

	if (!write_register(handle, RFM95_REGISTER_PA_CONFIG, pa_config.buffer)) return false;
 80035ca:	7b3b      	ldrb	r3, [r7, #12]
 80035cc:	461a      	mov	r2, r3
 80035ce:	2109      	movs	r1, #9
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f7ff fe11 	bl	80031f8 <write_register>
 80035d6:	4603      	mov	r3, r0
 80035d8:	f083 0301 	eor.w	r3, r3, #1
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <rfm95_set_power+0xb2>
 80035e2:	2300      	movs	r3, #0
 80035e4:	e00e      	b.n	8003604 <rfm95_set_power+0xd0>
	if (!write_register(handle, RFM95_REGISTER_PA_DAC, pa_dac_config)) return false;
 80035e6:	7bfb      	ldrb	r3, [r7, #15]
 80035e8:	461a      	mov	r2, r3
 80035ea:	214d      	movs	r1, #77	@ 0x4d
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f7ff fe03 	bl	80031f8 <write_register>
 80035f2:	4603      	mov	r3, r0
 80035f4:	f083 0301 	eor.w	r3, r3, #1
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <rfm95_set_power+0xce>
 80035fe:	2300      	movs	r3, #0
 8003600:	e000      	b.n	8003604 <rfm95_set_power+0xd0>

	return true;
 8003602:	2301      	movs	r3, #1
}
 8003604:	4618      	mov	r0, r3
 8003606:	3710      	adds	r7, #16
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	0800db00 	.word	0x0800db00
 8003610:	0800dd20 	.word	0x0800dd20
 8003614:	0800dab8 	.word	0x0800dab8

08003618 <rfm95_init>:


bool rfm95_init(rfm95_handle_t *handle)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
	assert(handle->spi_handle->Init.Mode == SPI_MODE_MASTER);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800362a:	d005      	beq.n	8003638 <rfm95_init+0x20>
 800362c:	4b94      	ldr	r3, [pc, #592]	@ (8003880 <rfm95_init+0x268>)
 800362e:	4a95      	ldr	r2, [pc, #596]	@ (8003884 <rfm95_init+0x26c>)
 8003630:	21de      	movs	r1, #222	@ 0xde
 8003632:	4895      	ldr	r0, [pc, #596]	@ (8003888 <rfm95_init+0x270>)
 8003634:	f009 fa5c 	bl	800caf0 <__assert_func>
	assert(handle->spi_handle->Init.Direction == SPI_DIRECTION_2LINES);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d005      	beq.n	800364e <rfm95_init+0x36>
 8003642:	4b92      	ldr	r3, [pc, #584]	@ (800388c <rfm95_init+0x274>)
 8003644:	4a8f      	ldr	r2, [pc, #572]	@ (8003884 <rfm95_init+0x26c>)
 8003646:	21df      	movs	r1, #223	@ 0xdf
 8003648:	488f      	ldr	r0, [pc, #572]	@ (8003888 <rfm95_init+0x270>)
 800364a:	f009 fa51 	bl	800caf0 <__assert_func>
	assert(handle->spi_handle->Init.DataSize == SPI_DATASIZE_8BIT);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d005      	beq.n	8003664 <rfm95_init+0x4c>
 8003658:	4b8d      	ldr	r3, [pc, #564]	@ (8003890 <rfm95_init+0x278>)
 800365a:	4a8a      	ldr	r2, [pc, #552]	@ (8003884 <rfm95_init+0x26c>)
 800365c:	21e0      	movs	r1, #224	@ 0xe0
 800365e:	488a      	ldr	r0, [pc, #552]	@ (8003888 <rfm95_init+0x270>)
 8003660:	f009 fa46 	bl	800caf0 <__assert_func>
	assert(handle->spi_handle->Init.CLKPolarity == SPI_POLARITY_LOW);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	691b      	ldr	r3, [r3, #16]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d005      	beq.n	800367a <rfm95_init+0x62>
 800366e:	4b89      	ldr	r3, [pc, #548]	@ (8003894 <rfm95_init+0x27c>)
 8003670:	4a84      	ldr	r2, [pc, #528]	@ (8003884 <rfm95_init+0x26c>)
 8003672:	21e1      	movs	r1, #225	@ 0xe1
 8003674:	4884      	ldr	r0, [pc, #528]	@ (8003888 <rfm95_init+0x270>)
 8003676:	f009 fa3b 	bl	800caf0 <__assert_func>
	assert(handle->spi_handle->Init.CLKPhase == SPI_PHASE_1EDGE);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	695b      	ldr	r3, [r3, #20]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d005      	beq.n	8003690 <rfm95_init+0x78>
 8003684:	4b84      	ldr	r3, [pc, #528]	@ (8003898 <rfm95_init+0x280>)
 8003686:	4a7f      	ldr	r2, [pc, #508]	@ (8003884 <rfm95_init+0x26c>)
 8003688:	21e2      	movs	r1, #226	@ 0xe2
 800368a:	487f      	ldr	r0, [pc, #508]	@ (8003888 <rfm95_init+0x270>)
 800368c:	f009 fa30 	bl	800caf0 <__assert_func>
	assert(handle->get_precision_tick != NULL);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003694:	2b00      	cmp	r3, #0
 8003696:	d105      	bne.n	80036a4 <rfm95_init+0x8c>
 8003698:	4b80      	ldr	r3, [pc, #512]	@ (800389c <rfm95_init+0x284>)
 800369a:	4a7a      	ldr	r2, [pc, #488]	@ (8003884 <rfm95_init+0x26c>)
 800369c:	21e3      	movs	r1, #227	@ 0xe3
 800369e:	487a      	ldr	r0, [pc, #488]	@ (8003888 <rfm95_init+0x270>)
 80036a0:	f009 fa26 	bl	800caf0 <__assert_func>
	assert(handle->random_int != NULL);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d105      	bne.n	80036b8 <rfm95_init+0xa0>
 80036ac:	4b7c      	ldr	r3, [pc, #496]	@ (80038a0 <rfm95_init+0x288>)
 80036ae:	4a75      	ldr	r2, [pc, #468]	@ (8003884 <rfm95_init+0x26c>)
 80036b0:	21e4      	movs	r1, #228	@ 0xe4
 80036b2:	4875      	ldr	r0, [pc, #468]	@ (8003888 <rfm95_init+0x270>)
 80036b4:	f009 fa1c 	bl	800caf0 <__assert_func>
	//assert(handle->precision_sleep_until != NULL); // It is not needed when data is not receided
	assert(handle->precision_tick_frequency > 10000);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036bc:	f242 7210 	movw	r2, #10000	@ 0x2710
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d805      	bhi.n	80036d0 <rfm95_init+0xb8>
 80036c4:	4b77      	ldr	r3, [pc, #476]	@ (80038a4 <rfm95_init+0x28c>)
 80036c6:	4a6f      	ldr	r2, [pc, #444]	@ (8003884 <rfm95_init+0x26c>)
 80036c8:	21e6      	movs	r1, #230	@ 0xe6
 80036ca:	486f      	ldr	r0, [pc, #444]	@ (8003888 <rfm95_init+0x270>)
 80036cc:	f009 fa10 	bl	800caf0 <__assert_func>

	reset(handle);
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f7ff fe25 	bl	8003320 <reset>

	// If there is reload function or the reload was unsuccessful or the magic does not match restore default.
	if (handle->reload_config == NULL || !handle->reload_config(&handle->config) ||
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d012      	beq.n	8003704 <rfm95_init+0xec>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	3260      	adds	r2, #96	@ 0x60
 80036e6:	4610      	mov	r0, r2
 80036e8:	4798      	blx	r3
 80036ea:	4603      	mov	r3, r0
 80036ec:	f083 0301 	eor.w	r3, r3, #1
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d106      	bne.n	8003704 <rfm95_init+0xec>
	    handle->config.magic != RFM95_EEPROM_CONFIG_MAGIC) {
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
	if (handle->reload_config == NULL || !handle->reload_config(&handle->config) ||
 80036fc:	f64a 3267 	movw	r2, #43879	@ 0xab67
 8003700:	4293      	cmp	r3, r2
 8003702:	d002      	beq.n	800370a <rfm95_init+0xf2>
		config_load_default(handle);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f7ff fdd9 	bl	80032bc <config_load_default>
	}

	// Check for correct version.
	uint8_t version;
	if (!read_register(handle, RFM95_REGISTER_VERSION, &version, 1)) return false;
 800370a:	f107 020f 	add.w	r2, r7, #15
 800370e:	2301      	movs	r3, #1
 8003710:	2142      	movs	r1, #66	@ 0x42
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f7ff fd34 	bl	8003180 <read_register>
 8003718:	4603      	mov	r3, r0
 800371a:	f083 0301 	eor.w	r3, r3, #1
 800371e:	b2db      	uxtb	r3, r3
 8003720:	2b00      	cmp	r3, #0
 8003722:	d001      	beq.n	8003728 <rfm95_init+0x110>
 8003724:	2300      	movs	r3, #0
 8003726:	e0a7      	b.n	8003878 <rfm95_init+0x260>
	if (version != RFM9x_VER) return false;
 8003728:	7bfb      	ldrb	r3, [r7, #15]
 800372a:	2b12      	cmp	r3, #18
 800372c:	d001      	beq.n	8003732 <rfm95_init+0x11a>
 800372e:	2300      	movs	r3, #0
 8003730:	e0a2      	b.n	8003878 <rfm95_init+0x260>

	// Module must be placed in sleep mode before switching to lora.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_SLEEP)) return false;
 8003732:	2200      	movs	r2, #0
 8003734:	2101      	movs	r1, #1
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f7ff fd5e 	bl	80031f8 <write_register>
 800373c:	4603      	mov	r3, r0
 800373e:	f083 0301 	eor.w	r3, r3, #1
 8003742:	b2db      	uxtb	r3, r3
 8003744:	2b00      	cmp	r3, #0
 8003746:	d001      	beq.n	800374c <rfm95_init+0x134>
 8003748:	2300      	movs	r3, #0
 800374a:	e095      	b.n	8003878 <rfm95_init+0x260>
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 800374c:	2280      	movs	r2, #128	@ 0x80
 800374e:	2101      	movs	r1, #1
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f7ff fd51 	bl	80031f8 <write_register>
 8003756:	4603      	mov	r3, r0
 8003758:	f083 0301 	eor.w	r3, r3, #1
 800375c:	b2db      	uxtb	r3, r3
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <rfm95_init+0x14e>
 8003762:	2300      	movs	r3, #0
 8003764:	e088      	b.n	8003878 <rfm95_init+0x260>

	// Default interrupt configuration, must be done to prevent DIO5 clock interrupts at 1Mhz RX_DONE
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_TXDONE)) return false;
 8003766:	2240      	movs	r2, #64	@ 0x40
 8003768:	2140      	movs	r1, #64	@ 0x40
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f7ff fd44 	bl	80031f8 <write_register>
 8003770:	4603      	mov	r3, r0
 8003772:	f083 0301 	eor.w	r3, r3, #1
 8003776:	b2db      	uxtb	r3, r3
 8003778:	2b00      	cmp	r3, #0
 800377a:	d001      	beq.n	8003780 <rfm95_init+0x168>
 800377c:	2300      	movs	r3, #0
 800377e:	e07b      	b.n	8003878 <rfm95_init+0x260>

	if (handle->on_after_interrupts_configured != NULL) {
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003784:	2b00      	cmp	r3, #0
 8003786:	d002      	beq.n	800378e <rfm95_init+0x176>
		handle->on_after_interrupts_configured();
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800378c:	4798      	blx	r3
	}

	// Set module power to 17dbm.
	// check
	if (!rfm95_set_power(handle, 17)) return false;
 800378e:	2111      	movs	r1, #17
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	f7ff fecf 	bl	8003534 <rfm95_set_power>
 8003796:	4603      	mov	r3, r0
 8003798:	f083 0301 	eor.w	r3, r3, #1
 800379c:	b2db      	uxtb	r3, r3
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d001      	beq.n	80037a6 <rfm95_init+0x18e>
 80037a2:	2300      	movs	r3, #0
 80037a4:	e068      	b.n	8003878 <rfm95_init+0x260>

	// Set LNA to the highest gain with 150% boost. - OK
	if (!write_register(handle, RFM95_REGISTER_LNA, 0x23)) return false;
 80037a6:	2223      	movs	r2, #35	@ 0x23
 80037a8:	210c      	movs	r1, #12
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f7ff fd24 	bl	80031f8 <write_register>
 80037b0:	4603      	mov	r3, r0
 80037b2:	f083 0301 	eor.w	r3, r3, #1
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d001      	beq.n	80037c0 <rfm95_init+0x1a8>
 80037bc:	2300      	movs	r3, #0
 80037be:	e05b      	b.n	8003878 <rfm95_init+0x260>

	// Preamble set to 8 + 4.25 = 12.25 symbols.
	// MSB: 0x25, LSB:  0x26
	if (!write_register(handle, RFM95_REGISTER_PREAMBLE_MSB, 0x00)) return false;
 80037c0:	2200      	movs	r2, #0
 80037c2:	2120      	movs	r1, #32
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f7ff fd17 	bl	80031f8 <write_register>
 80037ca:	4603      	mov	r3, r0
 80037cc:	f083 0301 	eor.w	r3, r3, #1
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <rfm95_init+0x1c2>
 80037d6:	2300      	movs	r3, #0
 80037d8:	e04e      	b.n	8003878 <rfm95_init+0x260>
	if (!write_register(handle, RFM95_REGISTER_PREAMBLE_LSB, 0x08)) return false;
 80037da:	2208      	movs	r2, #8
 80037dc:	2121      	movs	r1, #33	@ 0x21
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f7ff fd0a 	bl	80031f8 <write_register>
 80037e4:	4603      	mov	r3, r0
 80037e6:	f083 0301 	eor.w	r3, r3, #1
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d001      	beq.n	80037f4 <rfm95_init+0x1dc>
 80037f0:	2300      	movs	r3, #0
 80037f2:	e041      	b.n	8003878 <rfm95_init+0x260>

	// Set TTN sync word 0x34.
	// check - RegSyncConfig: 0x27
	if (!write_register(handle, RFM95_REGISTER_SYNC_WORD, 0x34)) return false;
 80037f4:	2234      	movs	r2, #52	@ 0x34
 80037f6:	2139      	movs	r1, #57	@ 0x39
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f7ff fcfd 	bl	80031f8 <write_register>
 80037fe:	4603      	mov	r3, r0
 8003800:	f083 0301 	eor.w	r3, r3, #1
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b00      	cmp	r3, #0
 8003808:	d001      	beq.n	800380e <rfm95_init+0x1f6>
 800380a:	2300      	movs	r3, #0
 800380c:	e034      	b.n	8003878 <rfm95_init+0x260>

	// Set up TX and RX FIFO base addresses.
	if (!write_register(handle, RFM95_REGISTER_FIFO_TX_BASE_ADDR, 0x80)) return false;
 800380e:	2280      	movs	r2, #128	@ 0x80
 8003810:	210e      	movs	r1, #14
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f7ff fcf0 	bl	80031f8 <write_register>
 8003818:	4603      	mov	r3, r0
 800381a:	f083 0301 	eor.w	r3, r3, #1
 800381e:	b2db      	uxtb	r3, r3
 8003820:	2b00      	cmp	r3, #0
 8003822:	d001      	beq.n	8003828 <rfm95_init+0x210>
 8003824:	2300      	movs	r3, #0
 8003826:	e027      	b.n	8003878 <rfm95_init+0x260>
	if (!write_register(handle, RFM95_REGISTER_FIFO_RX_BASE_ADDR, 0x00)) return false;
 8003828:	2200      	movs	r2, #0
 800382a:	210f      	movs	r1, #15
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	f7ff fce3 	bl	80031f8 <write_register>
 8003832:	4603      	mov	r3, r0
 8003834:	f083 0301 	eor.w	r3, r3, #1
 8003838:	b2db      	uxtb	r3, r3
 800383a:	2b00      	cmp	r3, #0
 800383c:	d001      	beq.n	8003842 <rfm95_init+0x22a>
 800383e:	2300      	movs	r3, #0
 8003840:	e01a      	b.n	8003878 <rfm95_init+0x260>

	// Maximum payload length of the RFM95 is 64.
	if (!write_register(handle, RFM95_REGISTER_MAX_PAYLOAD_LENGTH, 64)) return false;
 8003842:	2240      	movs	r2, #64	@ 0x40
 8003844:	2123      	movs	r1, #35	@ 0x23
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f7ff fcd6 	bl	80031f8 <write_register>
 800384c:	4603      	mov	r3, r0
 800384e:	f083 0301 	eor.w	r3, r3, #1
 8003852:	b2db      	uxtb	r3, r3
 8003854:	2b00      	cmp	r3, #0
 8003856:	d001      	beq.n	800385c <rfm95_init+0x244>
 8003858:	2300      	movs	r3, #0
 800385a:	e00d      	b.n	8003878 <rfm95_init+0x260>

	// Let module sleep after initialisation. - OK
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 800385c:	2280      	movs	r2, #128	@ 0x80
 800385e:	2101      	movs	r1, #1
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	f7ff fcc9 	bl	80031f8 <write_register>
 8003866:	4603      	mov	r3, r0
 8003868:	f083 0301 	eor.w	r3, r3, #1
 800386c:	b2db      	uxtb	r3, r3
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <rfm95_init+0x25e>
 8003872:	2300      	movs	r3, #0
 8003874:	e000      	b.n	8003878 <rfm95_init+0x260>

	return true;
 8003876:	2301      	movs	r3, #1
}
 8003878:	4618      	mov	r0, r3
 800387a:	3710      	adds	r7, #16
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	0800db2c 	.word	0x0800db2c
 8003884:	0800dd30 	.word	0x0800dd30
 8003888:	0800dab8 	.word	0x0800dab8
 800388c:	0800db60 	.word	0x0800db60
 8003890:	0800db9c 	.word	0x0800db9c
 8003894:	0800dbd4 	.word	0x0800dbd4
 8003898:	0800dc10 	.word	0x0800dc10
 800389c:	0800dc48 	.word	0x0800dc48
 80038a0:	0800dc6c 	.word	0x0800dc6c
 80038a4:	0800dc88 	.word	0x0800dc88

080038a8 <rfm95_goto_sleep>:


bool rfm95_goto_sleep(rfm95_handle_t *handle)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
	// Put module to sleep
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 80038b0:	2280      	movs	r2, #128	@ 0x80
 80038b2:	2101      	movs	r1, #1
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f7ff fc9f 	bl	80031f8 <write_register>
 80038ba:	4603      	mov	r3, r0
 80038bc:	f083 0301 	eor.w	r3, r3, #1
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <rfm95_goto_sleep+0x22>
 80038c6:	2300      	movs	r3, #0
 80038c8:	e000      	b.n	80038cc <rfm95_goto_sleep+0x24>

	return true;
 80038ca:	2301      	movs	r3, #1
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3708      	adds	r7, #8
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <process_mac_commands>:


static bool process_mac_commands(rfm95_handle_t *handle, const uint8_t *frame_payload, size_t frame_payload_length, uint8_t answer_buffer[51], uint8_t *answer_buffer_length, int8_t snr)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b08a      	sub	sp, #40	@ 0x28
 80038d8:	af00      	add	r7, sp, #0
 80038da:	60f8      	str	r0, [r7, #12]
 80038dc:	60b9      	str	r1, [r7, #8]
 80038de:	607a      	str	r2, [r7, #4]
 80038e0:	603b      	str	r3, [r7, #0]
	uint8_t index = 0;
 80038e2:	2300      	movs	r3, #0
 80038e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t answer_index = 0;
 80038e8:	2300      	movs	r3, #0
 80038ea:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	while (index < frame_payload_length) {
 80038ee:	e1a1      	b.n	8003c34 <process_mac_commands+0x360>
		switch (frame_payload[index++])
 80038f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80038f4:	1c5a      	adds	r2, r3, #1
 80038f6:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 80038fa:	461a      	mov	r2, r3
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	4413      	add	r3, r2
 8003900:	781b      	ldrb	r3, [r3, #0]
 8003902:	3b01      	subs	r3, #1
 8003904:	2b0c      	cmp	r3, #12
 8003906:	f200 8195 	bhi.w	8003c34 <process_mac_commands+0x360>
 800390a:	a201      	add	r2, pc, #4	@ (adr r2, 8003910 <process_mac_commands+0x3c>)
 800390c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003910:	08003945 	.word	0x08003945
 8003914:	0800395f 	.word	0x0800395f
 8003918:	0800397d 	.word	0x0800397d
 800391c:	0800399b 	.word	0x0800399b
 8003920:	080039b5 	.word	0x080039b5
 8003924:	080039fd 	.word	0x080039fd
 8003928:	08003a67 	.word	0x08003a67
 800392c:	08003b8b 	.word	0x08003b8b
 8003930:	08003beb 	.word	0x08003beb
 8003934:	08003bf9 	.word	0x08003bf9
 8003938:	08003c0b 	.word	0x08003c0b
 800393c:	08003c19 	.word	0x08003c19
 8003940:	08003c35 	.word	0x08003c35
		{
			case 0x01: // ResetConf
			{
				if (index >= frame_payload_length) return false;
 8003944:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	429a      	cmp	r2, r3
 800394c:	d801      	bhi.n	8003952 <process_mac_commands+0x7e>
 800394e:	2300      	movs	r3, #0
 8003950:	e17b      	b.n	8003c4a <process_mac_commands+0x376>

				index += 1;
 8003952:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003956:	3301      	adds	r3, #1
 8003958:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				break;
 800395c:	e16a      	b.n	8003c34 <process_mac_commands+0x360>
			}
			case 0x02: // LinkCheckReq
			{
				if ((index + 1) >= frame_payload_length) return false;
 800395e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003962:	3301      	adds	r3, #1
 8003964:	461a      	mov	r2, r3
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4293      	cmp	r3, r2
 800396a:	d801      	bhi.n	8003970 <process_mac_commands+0x9c>
 800396c:	2300      	movs	r3, #0
 800396e:	e16c      	b.n	8003c4a <process_mac_commands+0x376>

				index += 2;
 8003970:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003974:	3302      	adds	r3, #2
 8003976:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				break;
 800397a:	e15b      	b.n	8003c34 <process_mac_commands+0x360>
			}
			case 0x03: // LinkADRReq
			{
				if ((index + 3) >= frame_payload_length) return false;
 800397c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003980:	3303      	adds	r3, #3
 8003982:	461a      	mov	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	4293      	cmp	r3, r2
 8003988:	d801      	bhi.n	800398e <process_mac_commands+0xba>
 800398a:	2300      	movs	r3, #0
 800398c:	e15d      	b.n	8003c4a <process_mac_commands+0x376>

				index += 4;
 800398e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003992:	3304      	adds	r3, #4
 8003994:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				break;
 8003998:	e14c      	b.n	8003c34 <process_mac_commands+0x360>
			}
			case 0x04: // DutyCycleReq
			{
				if (index >= frame_payload_length) return false;
 800399a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d801      	bhi.n	80039a8 <process_mac_commands+0xd4>
 80039a4:	2300      	movs	r3, #0
 80039a6:	e150      	b.n	8003c4a <process_mac_commands+0x376>

				index += 1;
 80039a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039ac:	3301      	adds	r3, #1
 80039ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				break;
 80039b2:	e13f      	b.n	8003c34 <process_mac_commands+0x360>
			}
			case 0x05: // RXParamSetupReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 80039b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039b8:	3304      	adds	r3, #4
 80039ba:	461a      	mov	r2, r3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4293      	cmp	r3, r2
 80039c0:	d801      	bhi.n	80039c6 <process_mac_commands+0xf2>
 80039c2:	2300      	movs	r3, #0
 80039c4:	e141      	b.n	8003c4a <process_mac_commands+0x376>
				if ((answer_index + 2) >= 51) return false;
 80039c6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80039ca:	2b30      	cmp	r3, #48	@ 0x30
 80039cc:	d901      	bls.n	80039d2 <process_mac_commands+0xfe>
 80039ce:	2300      	movs	r3, #0
 80039d0:	e13b      	b.n	8003c4a <process_mac_commands+0x376>
				//uint8_t frequency_lsb = frame_payload[index++];
				//uint8_t frequency_msb = frame_payload[index++];
				//uint8_t frequency_hsb = frame_payload[index++];
				//uint32_t frequency = (frequency_lsb | (frequency_msb << 8) | (frequency_hsb << 16)) * 100;

				answer_buffer[answer_index++] = 0x05;
 80039d2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80039d6:	1c5a      	adds	r2, r3, #1
 80039d8:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 80039dc:	461a      	mov	r2, r3
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	4413      	add	r3, r2
 80039e2:	2205      	movs	r2, #5
 80039e4:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = 0b0000111;
 80039e6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80039ea:	1c5a      	adds	r2, r3, #1
 80039ec:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 80039f0:	461a      	mov	r2, r3
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	4413      	add	r3, r2
 80039f6:	2207      	movs	r2, #7
 80039f8:	701a      	strb	r2, [r3, #0]
				break;
 80039fa:	e11b      	b.n	8003c34 <process_mac_commands+0x360>
			}
			case 0x06: // DevStatusReq
			{
				if ((answer_index + 3) >= 51) return false;
 80039fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003a00:	2b2f      	cmp	r3, #47	@ 0x2f
 8003a02:	d901      	bls.n	8003a08 <process_mac_commands+0x134>
 8003a04:	2300      	movs	r3, #0
 8003a06:	e120      	b.n	8003c4a <process_mac_commands+0x376>

				uint8_t margin = (uint8_t)(snr & 0x1f);
 8003a08:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003a0c:	f003 031f 	and.w	r3, r3, #31
 8003a10:	763b      	strb	r3, [r7, #24]
				uint8_t battery_level = handle->get_battery_level == NULL ? 0xff : handle->get_battery_level();
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d004      	beq.n	8003a24 <process_mac_commands+0x150>
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a1e:	4798      	blx	r3
 8003a20:	4603      	mov	r3, r0
 8003a22:	e000      	b.n	8003a26 <process_mac_commands+0x152>
 8003a24:	23ff      	movs	r3, #255	@ 0xff
 8003a26:	75fb      	strb	r3, [r7, #23]

				answer_buffer[answer_index++] = 0x06;
 8003a28:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003a2c:	1c5a      	adds	r2, r3, #1
 8003a2e:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8003a32:	461a      	mov	r2, r3
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	4413      	add	r3, r2
 8003a38:	2206      	movs	r2, #6
 8003a3a:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = battery_level;
 8003a3c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003a40:	1c5a      	adds	r2, r3, #1
 8003a42:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8003a46:	461a      	mov	r2, r3
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	7dfa      	ldrb	r2, [r7, #23]
 8003a4e:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = margin;
 8003a50:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003a54:	1c5a      	adds	r2, r3, #1
 8003a56:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	4413      	add	r3, r2
 8003a60:	7e3a      	ldrb	r2, [r7, #24]
 8003a62:	701a      	strb	r2, [r3, #0]
				break;
 8003a64:	e0e6      	b.n	8003c34 <process_mac_commands+0x360>
			}
			case 0x07: // NewChannelReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 8003a66:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a6a:	3304      	adds	r3, #4
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d801      	bhi.n	8003a78 <process_mac_commands+0x1a4>
 8003a74:	2300      	movs	r3, #0
 8003a76:	e0e8      	b.n	8003c4a <process_mac_commands+0x376>
				if ((answer_index + 2) >= 51) return false;
 8003a78:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003a7c:	2b30      	cmp	r3, #48	@ 0x30
 8003a7e:	d901      	bls.n	8003a84 <process_mac_commands+0x1b0>
 8003a80:	2300      	movs	r3, #0
 8003a82:	e0e2      	b.n	8003c4a <process_mac_commands+0x376>

				uint8_t channel_index = frame_payload[index++];
 8003a84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a88:	1c5a      	adds	r2, r3, #1
 8003a8a:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8003a8e:	461a      	mov	r2, r3
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	4413      	add	r3, r2
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
				uint8_t frequency_lsb = frame_payload[index++];
 8003a9a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a9e:	1c5a      	adds	r2, r3, #1
 8003aa0:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	4413      	add	r3, r2
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
				uint8_t frequency_msb = frame_payload[index++];
 8003ab0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ab4:	1c5a      	adds	r2, r3, #1
 8003ab6:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8003aba:	461a      	mov	r2, r3
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	4413      	add	r3, r2
 8003ac0:	781b      	ldrb	r3, [r3, #0]
 8003ac2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
				uint8_t frequency_hsb = frame_payload[index++];
 8003ac6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003aca:	1c5a      	adds	r2, r3, #1
 8003acc:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	4413      	add	r3, r2
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
				uint8_t min_max_dr = frame_payload[index++];
 8003adc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ae0:	1c5a      	adds	r2, r3, #1
 8003ae2:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	4413      	add	r3, r2
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

				uint32_t frequency = (frequency_lsb | (frequency_msb << 8) | (frequency_hsb << 16)) * 100;
 8003af2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8003af6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003afa:	021b      	lsls	r3, r3, #8
 8003afc:	431a      	orrs	r2, r3
 8003afe:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8003b02:	041b      	lsls	r3, r3, #16
 8003b04:	4313      	orrs	r3, r2
 8003b06:	2264      	movs	r2, #100	@ 0x64
 8003b08:	fb02 f303 	mul.w	r3, r2, r3
 8003b0c:	61fb      	str	r3, [r7, #28]
				uint8_t min_dr = min_max_dr & 0x0f;
 8003b0e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003b12:	f003 030f 	and.w	r3, r3, #15
 8003b16:	76fb      	strb	r3, [r7, #27]
				uint8_t max_dr = (min_max_dr >> 4) & 0x0f;
 8003b18:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003b1c:	091b      	lsrs	r3, r3, #4
 8003b1e:	76bb      	strb	r3, [r7, #26]

				if (channel_index >= 3) {
 8003b20:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003b24:	2b02      	cmp	r3, #2
 8003b26:	d906      	bls.n	8003b36 <process_mac_commands+0x262>
					config_set_channel(handle, channel_index, frequency);
 8003b28:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003b2c:	69fa      	ldr	r2, [r7, #28]
 8003b2e:	4619      	mov	r1, r3
 8003b30:	68f8      	ldr	r0, [r7, #12]
 8003b32:	f7ff fb93 	bl	800325c <config_set_channel>
				}

				bool dr_supports_125kHz_SF7 = min_dr <= 5 || max_dr >= 5;
 8003b36:	7efb      	ldrb	r3, [r7, #27]
 8003b38:	2b05      	cmp	r3, #5
 8003b3a:	d902      	bls.n	8003b42 <process_mac_commands+0x26e>
 8003b3c:	7ebb      	ldrb	r3, [r7, #26]
 8003b3e:	2b04      	cmp	r3, #4
 8003b40:	d901      	bls.n	8003b46 <process_mac_commands+0x272>
 8003b42:	2301      	movs	r3, #1
 8003b44:	e000      	b.n	8003b48 <process_mac_commands+0x274>
 8003b46:	2300      	movs	r3, #0
 8003b48:	767b      	strb	r3, [r7, #25]
 8003b4a:	7e7b      	ldrb	r3, [r7, #25]
 8003b4c:	f003 0301 	and.w	r3, r3, #1
 8003b50:	767b      	strb	r3, [r7, #25]

				answer_buffer[answer_index++] = 0x07;
 8003b52:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003b56:	1c5a      	adds	r2, r3, #1
 8003b58:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	4413      	add	r3, r2
 8003b62:	2207      	movs	r2, #7
 8003b64:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = 0x01 | (dr_supports_125kHz_SF7 << 1);
 8003b66:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8003b6a:	005b      	lsls	r3, r3, #1
 8003b6c:	b25b      	sxtb	r3, r3
 8003b6e:	f043 0301 	orr.w	r3, r3, #1
 8003b72:	b25a      	sxtb	r2, r3
 8003b74:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003b78:	1c59      	adds	r1, r3, #1
 8003b7a:	f887 1026 	strb.w	r1, [r7, #38]	@ 0x26
 8003b7e:	4619      	mov	r1, r3
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	440b      	add	r3, r1
 8003b84:	b2d2      	uxtb	r2, r2
 8003b86:	701a      	strb	r2, [r3, #0]
				break;
 8003b88:	e054      	b.n	8003c34 <process_mac_commands+0x360>
			}
			case 0x08: // RXTimingSetupReq
			{
				if (index >= frame_payload_length) return false;
 8003b8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d801      	bhi.n	8003b98 <process_mac_commands+0x2c4>
 8003b94:	2300      	movs	r3, #0
 8003b96:	e058      	b.n	8003c4a <process_mac_commands+0x376>
				if ((answer_index + 2) >= 51) return false;
 8003b98:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003b9c:	2b30      	cmp	r3, #48	@ 0x30
 8003b9e:	d901      	bls.n	8003ba4 <process_mac_commands+0x2d0>
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	e052      	b.n	8003c4a <process_mac_commands+0x376>

				handle->config.rx1_delay = frame_payload[index++] & 0xf;
 8003ba4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ba8:	1c5a      	adds	r2, r3, #1
 8003baa:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8003bae:	461a      	mov	r2, r3
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	781b      	ldrb	r3, [r3, #0]
 8003bb6:	f003 030f 	and.w	r3, r3, #15
 8003bba:	b2da      	uxtb	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
				if (handle->config.rx1_delay == 0) {
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d103      	bne.n	8003bd4 <process_mac_commands+0x300>
					handle->config.rx1_delay = 1;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
				}

				answer_buffer[answer_index++] = 0x08;
 8003bd4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003bd8:	1c5a      	adds	r2, r3, #1
 8003bda:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8003bde:	461a      	mov	r2, r3
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	4413      	add	r3, r2
 8003be4:	2208      	movs	r2, #8
 8003be6:	701a      	strb	r2, [r3, #0]
				break;
 8003be8:	e024      	b.n	8003c34 <process_mac_commands+0x360>
			}
			case 0x09: // TxParamSetupReq
			{
				if (index >= frame_payload_length) return false;
 8003bea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d818      	bhi.n	8003c26 <process_mac_commands+0x352>
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	e028      	b.n	8003c4a <process_mac_commands+0x376>

				break;
			}
			case 0x0a: // DlChannelReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 8003bf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003bfc:	3304      	adds	r3, #4
 8003bfe:	461a      	mov	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d811      	bhi.n	8003c2a <process_mac_commands+0x356>
 8003c06:	2300      	movs	r3, #0
 8003c08:	e01f      	b.n	8003c4a <process_mac_commands+0x376>

				break;
			}
			case 0x0b: // RekeyConf
			{
				if (index >= frame_payload_length) return false;
 8003c0a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d80c      	bhi.n	8003c2e <process_mac_commands+0x35a>
 8003c14:	2300      	movs	r3, #0
 8003c16:	e018      	b.n	8003c4a <process_mac_commands+0x376>

				break;
			}
			case 0x0c: // ADRParamSetupReq
			{
				if (index >= frame_payload_length) return false;
 8003c18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003c1c:	687a      	ldr	r2, [r7, #4]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d807      	bhi.n	8003c32 <process_mac_commands+0x35e>
 8003c22:	2300      	movs	r3, #0
 8003c24:	e011      	b.n	8003c4a <process_mac_commands+0x376>
				break;
 8003c26:	bf00      	nop
 8003c28:	e004      	b.n	8003c34 <process_mac_commands+0x360>
				break;
 8003c2a:	bf00      	nop
 8003c2c:	e002      	b.n	8003c34 <process_mac_commands+0x360>
				break;
 8003c2e:	bf00      	nop
 8003c30:	e000      	b.n	8003c34 <process_mac_commands+0x360>

				break;
 8003c32:	bf00      	nop
	while (index < frame_payload_length) {
 8003c34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	f63f ae58 	bhi.w	80038f0 <process_mac_commands+0x1c>
				break;
			}
		}
	}

	*answer_buffer_length = answer_index;
 8003c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c42:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8003c46:	701a      	strb	r2, [r3, #0]
	return true;
 8003c48:	2301      	movs	r3, #1
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3728      	adds	r7, #40	@ 0x28
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop

08003c54 <receive_at_scheduled_time>:


static bool receive_at_scheduled_time(rfm95_handle_t *handle, uint32_t scheduled_time)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b082      	sub	sp, #8
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
 8003c5c:	6039      	str	r1, [r7, #0]
	// Sleep until 1ms before the scheduled time.
	handle->precision_sleep_until(scheduled_time - handle->precision_tick_frequency / 1000);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003c66:	492b      	ldr	r1, [pc, #172]	@ (8003d14 <receive_at_scheduled_time+0xc0>)
 8003c68:	fba1 1202 	umull	r1, r2, r1, r2
 8003c6c:	0992      	lsrs	r2, r2, #6
 8003c6e:	6839      	ldr	r1, [r7, #0]
 8003c70:	1a8a      	subs	r2, r1, r2
 8003c72:	4610      	mov	r0, r2
 8003c74:	4798      	blx	r3

	// Clear flags and previous interrupt time, configure mapping for RX done.
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_RXDONE)) return false;
 8003c76:	2200      	movs	r2, #0
 8003c78:	2140      	movs	r1, #64	@ 0x40
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f7ff fabc 	bl	80031f8 <write_register>
 8003c80:	4603      	mov	r3, r0
 8003c82:	f083 0301 	eor.w	r3, r3, #1
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d001      	beq.n	8003c90 <receive_at_scheduled_time+0x3c>
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	e03c      	b.n	8003d0a <receive_at_scheduled_time+0xb6>
	if (!write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xff)) return false;
 8003c90:	22ff      	movs	r2, #255	@ 0xff
 8003c92:	2112      	movs	r1, #18
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f7ff faaf 	bl	80031f8 <write_register>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	f083 0301 	eor.w	r3, r3, #1
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d001      	beq.n	8003caa <receive_at_scheduled_time+0x56>
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	e02f      	b.n	8003d0a <receive_at_scheduled_time+0xb6>
	handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	handle->interrupt_times[RFM95_INTERRUPT_DIO1] = 0;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	handle->interrupt_times[RFM95_INTERRUPT_DIO5] = 0;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

	// Move modem to lora standby.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_STANDBY)) return false;
 8003cc2:	2281      	movs	r2, #129	@ 0x81
 8003cc4:	2101      	movs	r1, #1
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f7ff fa96 	bl	80031f8 <write_register>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	f083 0301 	eor.w	r3, r3, #1
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d001      	beq.n	8003cdc <receive_at_scheduled_time+0x88>
 8003cd8:	2300      	movs	r3, #0
 8003cda:	e016      	b.n	8003d0a <receive_at_scheduled_time+0xb6>

	// Wait for the modem to be ready.
	wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT);
 8003cdc:	22c8      	movs	r2, #200	@ 0xc8
 8003cde:	2102      	movs	r1, #2
 8003ce0:	6878      	ldr	r0, [r7, #4]
 8003ce2:	f7ff fbc1 	bl	8003468 <wait_for_irq>

	// Now sleep until the real scheduled time.
	handle->precision_sleep_until(scheduled_time);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cea:	6838      	ldr	r0, [r7, #0]
 8003cec:	4798      	blx	r3

	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_RX_SINGLE)) return false;
 8003cee:	2286      	movs	r2, #134	@ 0x86
 8003cf0:	2101      	movs	r1, #1
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f7ff fa80 	bl	80031f8 <write_register>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	f083 0301 	eor.w	r3, r3, #1
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d001      	beq.n	8003d08 <receive_at_scheduled_time+0xb4>
 8003d04:	2300      	movs	r3, #0
 8003d06:	e000      	b.n	8003d0a <receive_at_scheduled_time+0xb6>

	return true;
 8003d08:	2301      	movs	r3, #1
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3708      	adds	r7, #8
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	10624dd3 	.word	0x10624dd3

08003d18 <calculate_rx_timings>:


static void calculate_rx_timings(rfm95_handle_t *handle, uint32_t bw, uint8_t sf, uint32_t tx_ticks, uint32_t *rx_target, uint32_t *rx_window_symbols)
{
 8003d18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d1c:	b08a      	sub	sp, #40	@ 0x28
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	60f8      	str	r0, [r7, #12]
 8003d22:	60b9      	str	r1, [r7, #8]
 8003d24:	603b      	str	r3, [r7, #0]
 8003d26:	4613      	mov	r3, r2
 8003d28:	71fb      	strb	r3, [r7, #7]
	volatile int32_t symbol_rate_ns = (int32_t)(((2 << (sf - 1)) * 1000000) / bw);
 8003d2a:	79fb      	ldrb	r3, [r7, #7]
 8003d2c:	3b01      	subs	r3, #1
 8003d2e:	2202      	movs	r2, #2
 8003d30:	fa02 f303 	lsl.w	r3, r2, r3
 8003d34:	4a29      	ldr	r2, [pc, #164]	@ (8003ddc <calculate_rx_timings+0xc4>)
 8003d36:	fb02 f303 	mul.w	r3, r2, r3
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d42:	627b      	str	r3, [r7, #36]	@ 0x24

	volatile int32_t rx_timing_error_ns = (int32_t)(handle->precision_tick_drift_ns_per_s * handle->config.rx1_delay);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d48:	68fa      	ldr	r2, [r7, #12]
 8003d4a:	f892 2066 	ldrb.w	r2, [r2, #102]	@ 0x66
 8003d4e:	fb02 f303 	mul.w	r3, r2, r3
 8003d52:	623b      	str	r3, [r7, #32]
	volatile int32_t rx_window_ns = 2 * symbol_rate_ns + 2 * rx_timing_error_ns;
 8003d54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d56:	6a3b      	ldr	r3, [r7, #32]
 8003d58:	4413      	add	r3, r2
 8003d5a:	005b      	lsls	r3, r3, #1
 8003d5c:	61fb      	str	r3, [r7, #28]
	volatile int32_t rx_offset_ns = 4 * symbol_rate_ns - (rx_timing_error_ns / 2);
 8003d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d60:	009a      	lsls	r2, r3, #2
 8003d62:	6a3b      	ldr	r3, [r7, #32]
 8003d64:	0fd9      	lsrs	r1, r3, #31
 8003d66:	440b      	add	r3, r1
 8003d68:	105b      	asrs	r3, r3, #1
 8003d6a:	425b      	negs	r3, r3
 8003d6c:	4413      	add	r3, r2
 8003d6e:	61bb      	str	r3, [r7, #24]
	volatile int32_t rx_offset_ticks = (int32_t)(((int64_t)rx_offset_ns * (int64_t)handle->precision_tick_frequency) / 1000000);
 8003d70:	69bb      	ldr	r3, [r7, #24]
 8003d72:	17da      	asrs	r2, r3, #31
 8003d74:	469a      	mov	sl, r3
 8003d76:	4693      	mov	fp, r2
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	4698      	mov	r8, r3
 8003d80:	4691      	mov	r9, r2
 8003d82:	fb08 f20b 	mul.w	r2, r8, fp
 8003d86:	fb0a f309 	mul.w	r3, sl, r9
 8003d8a:	4413      	add	r3, r2
 8003d8c:	fbaa 4508 	umull	r4, r5, sl, r8
 8003d90:	442b      	add	r3, r5
 8003d92:	461d      	mov	r5, r3
 8003d94:	4a11      	ldr	r2, [pc, #68]	@ (8003ddc <calculate_rx_timings+0xc4>)
 8003d96:	f04f 0300 	mov.w	r3, #0
 8003d9a:	4620      	mov	r0, r4
 8003d9c:	4629      	mov	r1, r5
 8003d9e:	f7fd f821 	bl	8000de4 <__aeabi_ldivmod>
 8003da2:	4602      	mov	r2, r0
 8003da4:	460b      	mov	r3, r1
 8003da6:	4613      	mov	r3, r2
 8003da8:	617b      	str	r3, [r7, #20]
	*rx_target = tx_ticks + handle->precision_tick_frequency * handle->config.rx1_delay + rx_offset_ticks;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dae:	68fa      	ldr	r2, [r7, #12]
 8003db0:	f892 2066 	ldrb.w	r2, [r2, #102]	@ 0x66
 8003db4:	fb03 f202 	mul.w	r2, r3, r2
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	4413      	add	r3, r2
 8003dbc:	697a      	ldr	r2, [r7, #20]
 8003dbe:	441a      	add	r2, r3
 8003dc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003dc2:	601a      	str	r2, [r3, #0]
	*rx_window_symbols = rx_window_ns / symbol_rate_ns;
 8003dc4:	69fa      	ldr	r2, [r7, #28]
 8003dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc8:	fb92 f3f3 	sdiv	r3, r2, r3
 8003dcc:	461a      	mov	r2, r3
 8003dce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003dd0:	601a      	str	r2, [r3, #0]
}
 8003dd2:	bf00      	nop
 8003dd4:	3728      	adds	r7, #40	@ 0x28
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ddc:	000f4240 	.word	0x000f4240

08003de0 <receive_package>:


static bool receive_package(rfm95_handle_t *handle, uint32_t tx_ticks, uint8_t *payload_buf, size_t *payload_len, int8_t *snr)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b08c      	sub	sp, #48	@ 0x30
 8003de4:	af02      	add	r7, sp, #8
 8003de6:	60f8      	str	r0, [r7, #12]
 8003de8:	60b9      	str	r1, [r7, #8]
 8003dea:	607a      	str	r2, [r7, #4]
 8003dec:	603b      	str	r3, [r7, #0]
	*payload_len = 0;
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	2200      	movs	r2, #0
 8003df2:	601a      	str	r2, [r3, #0]

	uint32_t rx1_target, rx1_window_symbols;
	calculate_rx_timings(handle, 125000, 7, tx_ticks, &rx1_target, &rx1_window_symbols);
 8003df4:	f107 0320 	add.w	r3, r7, #32
 8003df8:	9301      	str	r3, [sp, #4]
 8003dfa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	2207      	movs	r2, #7
 8003e04:	49ab      	ldr	r1, [pc, #684]	@ (80040b4 <receive_package+0x2d4>)
 8003e06:	68f8      	ldr	r0, [r7, #12]
 8003e08:	f7ff ff86 	bl	8003d18 <calculate_rx_timings>

	assert(rx1_window_symbols <= 0x3ff);
 8003e0c:	6a3b      	ldr	r3, [r7, #32]
 8003e0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e12:	d306      	bcc.n	8003e22 <receive_package+0x42>
 8003e14:	4ba8      	ldr	r3, [pc, #672]	@ (80040b8 <receive_package+0x2d8>)
 8003e16:	4aa9      	ldr	r2, [pc, #676]	@ (80040bc <receive_package+0x2dc>)
 8003e18:	f240 11df 	movw	r1, #479	@ 0x1df
 8003e1c:	48a8      	ldr	r0, [pc, #672]	@ (80040c0 <receive_package+0x2e0>)
 8003e1e:	f008 fe67 	bl	800caf0 <__assert_func>

	// Configure modem (125kHz, 4/6 error coding rate, SF7, single packet, CRC enable, AGC auto on)
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0x72)) return false;
 8003e22:	2272      	movs	r2, #114	@ 0x72
 8003e24:	211d      	movs	r1, #29
 8003e26:	68f8      	ldr	r0, [r7, #12]
 8003e28:	f7ff f9e6 	bl	80031f8 <write_register>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	f083 0301 	eor.w	r3, r3, #1
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d001      	beq.n	8003e3c <receive_package+0x5c>
 8003e38:	2300      	movs	r3, #0
 8003e3a:	e136      	b.n	80040aa <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74 | ((rx1_window_symbols >> 8) & 0x3))) return false;
 8003e3c:	6a3b      	ldr	r3, [r7, #32]
 8003e3e:	0a1b      	lsrs	r3, r3, #8
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	f003 0303 	and.w	r3, r3, #3
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	f043 0374 	orr.w	r3, r3, #116	@ 0x74
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	461a      	mov	r2, r3
 8003e50:	211e      	movs	r1, #30
 8003e52:	68f8      	ldr	r0, [r7, #12]
 8003e54:	f7ff f9d0 	bl	80031f8 <write_register>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	f083 0301 	eor.w	r3, r3, #1
 8003e5e:	b2db      	uxtb	r3, r3
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d001      	beq.n	8003e68 <receive_package+0x88>
 8003e64:	2300      	movs	r3, #0
 8003e66:	e120      	b.n	80040aa <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 8003e68:	2204      	movs	r2, #4
 8003e6a:	2126      	movs	r1, #38	@ 0x26
 8003e6c:	68f8      	ldr	r0, [r7, #12]
 8003e6e:	f7ff f9c3 	bl	80031f8 <write_register>
 8003e72:	4603      	mov	r3, r0
 8003e74:	f083 0301 	eor.w	r3, r3, #1
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d001      	beq.n	8003e82 <receive_package+0xa2>
 8003e7e:	2300      	movs	r3, #0
 8003e80:	e113      	b.n	80040aa <receive_package+0x2ca>

	// Set maximum symbol timeout.
	if (!write_register(handle, RFM95_REGISTER_SYMB_TIMEOUT_LSB, rx1_window_symbols)) return false;
 8003e82:	6a3b      	ldr	r3, [r7, #32]
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	461a      	mov	r2, r3
 8003e88:	211f      	movs	r1, #31
 8003e8a:	68f8      	ldr	r0, [r7, #12]
 8003e8c:	f7ff f9b4 	bl	80031f8 <write_register>
 8003e90:	4603      	mov	r3, r0
 8003e92:	f083 0301 	eor.w	r3, r3, #1
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d001      	beq.n	8003ea0 <receive_package+0xc0>
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	e104      	b.n	80040aa <receive_package+0x2ca>

	// Set IQ registers according to AN1200.24.
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_1, RFM95_REGISTER_INVERT_IQ_1_RX)) return false;
 8003ea0:	2267      	movs	r2, #103	@ 0x67
 8003ea2:	2133      	movs	r1, #51	@ 0x33
 8003ea4:	68f8      	ldr	r0, [r7, #12]
 8003ea6:	f7ff f9a7 	bl	80031f8 <write_register>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	f083 0301 	eor.w	r3, r3, #1
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d001      	beq.n	8003eba <receive_package+0xda>
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	e0f7      	b.n	80040aa <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_2, RFM95_REGISTER_INVERT_IQ_2_RX)) return false;
 8003eba:	2219      	movs	r2, #25
 8003ebc:	213b      	movs	r1, #59	@ 0x3b
 8003ebe:	68f8      	ldr	r0, [r7, #12]
 8003ec0:	f7ff f99a 	bl	80031f8 <write_register>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	f083 0301 	eor.w	r3, r3, #1
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d001      	beq.n	8003ed4 <receive_package+0xf4>
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	e0ea      	b.n	80040aa <receive_package+0x2ca>

	receive_at_scheduled_time(handle, rx1_target);
 8003ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed6:	4619      	mov	r1, r3
 8003ed8:	68f8      	ldr	r0, [r7, #12]
 8003eda:	f7ff febb 	bl	8003c54 <receive_at_scheduled_time>

	// If there was nothing received during RX1, try RX2.
	if (!wait_for_rx_irqs(handle)) {
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f7ff faf2 	bl	80034c8 <wait_for_rx_irqs>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	f083 0301 	eor.w	r3, r3, #1
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d07a      	beq.n	8003fe6 <receive_package+0x206>

		// Return modem to sleep.
		if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8003ef0:	2280      	movs	r2, #128	@ 0x80
 8003ef2:	2101      	movs	r1, #1
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f7ff f97f 	bl	80031f8 <write_register>
 8003efa:	4603      	mov	r3, r0
 8003efc:	f083 0301 	eor.w	r3, r3, #1
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d001      	beq.n	8003f0a <receive_package+0x12a>
 8003f06:	2300      	movs	r3, #0
 8003f08:	e0cf      	b.n	80040aa <receive_package+0x2ca>

		if (handle->receive_mode == RFM95_RECEIVE_MODE_RX12) {
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d166      	bne.n	8003fe2 <receive_package+0x202>

			uint32_t rx2_target, rx2_window_symbols;
			calculate_rx_timings(handle, 125000, 12, tx_ticks, &rx2_target, &rx2_window_symbols);
 8003f14:	f107 0314 	add.w	r3, r7, #20
 8003f18:	9301      	str	r3, [sp, #4]
 8003f1a:	f107 0318 	add.w	r3, r7, #24
 8003f1e:	9300      	str	r3, [sp, #0]
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	220c      	movs	r2, #12
 8003f24:	4963      	ldr	r1, [pc, #396]	@ (80040b4 <receive_package+0x2d4>)
 8003f26:	68f8      	ldr	r0, [r7, #12]
 8003f28:	f7ff fef6 	bl	8003d18 <calculate_rx_timings>

			// Configure 869.525 MHz
			if (!configure_frequency(handle, 869525000)) return false;
 8003f2c:	4965      	ldr	r1, [pc, #404]	@ (80040c4 <receive_package+0x2e4>)
 8003f2e:	68f8      	ldr	r0, [r7, #12]
 8003f30:	f7ff fa14 	bl	800335c <configure_frequency>
 8003f34:	4603      	mov	r3, r0
 8003f36:	f083 0301 	eor.w	r3, r3, #1
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d001      	beq.n	8003f44 <receive_package+0x164>
 8003f40:	2300      	movs	r3, #0
 8003f42:	e0b2      	b.n	80040aa <receive_package+0x2ca>

			// Configure modem SF12
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0xc2)) return false;
 8003f44:	22c2      	movs	r2, #194	@ 0xc2
 8003f46:	211d      	movs	r1, #29
 8003f48:	68f8      	ldr	r0, [r7, #12]
 8003f4a:	f7ff f955 	bl	80031f8 <write_register>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	f083 0301 	eor.w	r3, r3, #1
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d001      	beq.n	8003f5e <receive_package+0x17e>
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	e0a5      	b.n	80040aa <receive_package+0x2ca>
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74 | ((rx2_window_symbols >> 8) & 0x3))) return false;
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	0a1b      	lsrs	r3, r3, #8
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	f003 0303 	and.w	r3, r3, #3
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	f043 0374 	orr.w	r3, r3, #116	@ 0x74
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	461a      	mov	r2, r3
 8003f72:	211e      	movs	r1, #30
 8003f74:	68f8      	ldr	r0, [r7, #12]
 8003f76:	f7ff f93f 	bl	80031f8 <write_register>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	f083 0301 	eor.w	r3, r3, #1
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d001      	beq.n	8003f8a <receive_package+0x1aa>
 8003f86:	2300      	movs	r3, #0
 8003f88:	e08f      	b.n	80040aa <receive_package+0x2ca>
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 8003f8a:	2204      	movs	r2, #4
 8003f8c:	2126      	movs	r1, #38	@ 0x26
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f7ff f932 	bl	80031f8 <write_register>
 8003f94:	4603      	mov	r3, r0
 8003f96:	f083 0301 	eor.w	r3, r3, #1
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d001      	beq.n	8003fa4 <receive_package+0x1c4>
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	e082      	b.n	80040aa <receive_package+0x2ca>

			// Set maximum symbol timeout.
			if (!write_register(handle, RFM95_REGISTER_SYMB_TIMEOUT_LSB, rx2_window_symbols)) return false;
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	461a      	mov	r2, r3
 8003faa:	211f      	movs	r1, #31
 8003fac:	68f8      	ldr	r0, [r7, #12]
 8003fae:	f7ff f923 	bl	80031f8 <write_register>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	f083 0301 	eor.w	r3, r3, #1
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d001      	beq.n	8003fc2 <receive_package+0x1e2>
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	e073      	b.n	80040aa <receive_package+0x2ca>

			receive_at_scheduled_time(handle, rx2_target);
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	68f8      	ldr	r0, [r7, #12]
 8003fc8:	f7ff fe44 	bl	8003c54 <receive_at_scheduled_time>

			if (!wait_for_rx_irqs(handle)) {
 8003fcc:	68f8      	ldr	r0, [r7, #12]
 8003fce:	f7ff fa7b 	bl	80034c8 <wait_for_rx_irqs>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	f083 0301 	eor.w	r3, r3, #1
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d001      	beq.n	8003fe2 <receive_package+0x202>
				// No payload during in RX1 and RX2
				return true;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e063      	b.n	80040aa <receive_package+0x2ca>
			}
		}

		return true;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e061      	b.n	80040aa <receive_package+0x2ca>
	}

	uint8_t irq_flags;
	read_register(handle, RFM95_REGISTER_IRQ_FLAGS, &irq_flags, 1);
 8003fe6:	f107 021f 	add.w	r2, r7, #31
 8003fea:	2301      	movs	r3, #1
 8003fec:	2112      	movs	r1, #18
 8003fee:	68f8      	ldr	r0, [r7, #12]
 8003ff0:	f7ff f8c6 	bl	8003180 <read_register>

	// Check if there was a CRC error.
	if (irq_flags & 0x20) {
 8003ff4:	7ffb      	ldrb	r3, [r7, #31]
 8003ff6:	f003 0320 	and.w	r3, r3, #32
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d001      	beq.n	8004002 <receive_package+0x222>
		return true;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e053      	b.n	80040aa <receive_package+0x2ca>
	}

	int8_t packet_snr;
	if (!read_register(handle, RFM95_REGISTER_PACKET_SNR, (uint8_t *)&packet_snr, 1)) return false;
 8004002:	f107 021e 	add.w	r2, r7, #30
 8004006:	2301      	movs	r3, #1
 8004008:	2119      	movs	r1, #25
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f7ff f8b8 	bl	8003180 <read_register>
 8004010:	4603      	mov	r3, r0
 8004012:	f083 0301 	eor.w	r3, r3, #1
 8004016:	b2db      	uxtb	r3, r3
 8004018:	2b00      	cmp	r3, #0
 800401a:	d001      	beq.n	8004020 <receive_package+0x240>
 800401c:	2300      	movs	r3, #0
 800401e:	e044      	b.n	80040aa <receive_package+0x2ca>
	*snr = (int8_t)(packet_snr / 4);
 8004020:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8004024:	2b00      	cmp	r3, #0
 8004026:	da00      	bge.n	800402a <receive_package+0x24a>
 8004028:	3303      	adds	r3, #3
 800402a:	109b      	asrs	r3, r3, #2
 800402c:	b25a      	sxtb	r2, r3
 800402e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004030:	701a      	strb	r2, [r3, #0]

	// Read received payload length.
	uint8_t payload_len_internal;
	if (!read_register(handle, RFM95_REGISTER_FIFO_RX_BYTES_NB, &payload_len_internal, 1)) return false;
 8004032:	f107 021d 	add.w	r2, r7, #29
 8004036:	2301      	movs	r3, #1
 8004038:	2113      	movs	r1, #19
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	f7ff f8a0 	bl	8003180 <read_register>
 8004040:	4603      	mov	r3, r0
 8004042:	f083 0301 	eor.w	r3, r3, #1
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2b00      	cmp	r3, #0
 800404a:	d001      	beq.n	8004050 <receive_package+0x270>
 800404c:	2300      	movs	r3, #0
 800404e:	e02c      	b.n	80040aa <receive_package+0x2ca>

	// Read received payload itself.
	if (!write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, 0)) return false;
 8004050:	2200      	movs	r2, #0
 8004052:	210d      	movs	r1, #13
 8004054:	68f8      	ldr	r0, [r7, #12]
 8004056:	f7ff f8cf 	bl	80031f8 <write_register>
 800405a:	4603      	mov	r3, r0
 800405c:	f083 0301 	eor.w	r3, r3, #1
 8004060:	b2db      	uxtb	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <receive_package+0x28a>
 8004066:	2300      	movs	r3, #0
 8004068:	e01f      	b.n	80040aa <receive_package+0x2ca>
	if (!read_register(handle, RFM95_REGISTER_FIFO_ACCESS, payload_buf, payload_len_internal)) return false;
 800406a:	7f7b      	ldrb	r3, [r7, #29]
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	2100      	movs	r1, #0
 8004070:	68f8      	ldr	r0, [r7, #12]
 8004072:	f7ff f885 	bl	8003180 <read_register>
 8004076:	4603      	mov	r3, r0
 8004078:	f083 0301 	eor.w	r3, r3, #1
 800407c:	b2db      	uxtb	r3, r3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <receive_package+0x2a6>
 8004082:	2300      	movs	r3, #0
 8004084:	e011      	b.n	80040aa <receive_package+0x2ca>

	// Return modem to sleep.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8004086:	2280      	movs	r2, #128	@ 0x80
 8004088:	2101      	movs	r1, #1
 800408a:	68f8      	ldr	r0, [r7, #12]
 800408c:	f7ff f8b4 	bl	80031f8 <write_register>
 8004090:	4603      	mov	r3, r0
 8004092:	f083 0301 	eor.w	r3, r3, #1
 8004096:	b2db      	uxtb	r3, r3
 8004098:	2b00      	cmp	r3, #0
 800409a:	d001      	beq.n	80040a0 <receive_package+0x2c0>
 800409c:	2300      	movs	r3, #0
 800409e:	e004      	b.n	80040aa <receive_package+0x2ca>

	// Successful payload receive, set payload length to tell caller.
	*payload_len = payload_len_internal;
 80040a0:	7f7b      	ldrb	r3, [r7, #29]
 80040a2:	461a      	mov	r2, r3
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	601a      	str	r2, [r3, #0]
	return true;
 80040a8:	2301      	movs	r3, #1
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3728      	adds	r7, #40	@ 0x28
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	0001e848 	.word	0x0001e848
 80040b8:	0800dcb4 	.word	0x0800dcb4
 80040bc:	0800dd3c 	.word	0x0800dd3c
 80040c0:	0800dab8 	.word	0x0800dab8
 80040c4:	33d3e608 	.word	0x33d3e608

080040c8 <send_package>:


static bool send_package(rfm95_handle_t *handle, uint8_t *payload_buf, size_t payload_len, uint8_t channel, uint32_t *tx_ticks)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b086      	sub	sp, #24
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
 80040d4:	70fb      	strb	r3, [r7, #3]
	// Configure channel for transmission.
	if (!configure_channel(handle, channel)) return false;
 80040d6:	78fb      	ldrb	r3, [r7, #3]
 80040d8:	4619      	mov	r1, r3
 80040da:	68f8      	ldr	r0, [r7, #12]
 80040dc:	f7ff f99a 	bl	8003414 <configure_channel>
 80040e0:	4603      	mov	r3, r0
 80040e2:	f083 0301 	eor.w	r3, r3, #1
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d001      	beq.n	80040f0 <send_package+0x28>
 80040ec:	2300      	movs	r3, #0
 80040ee:	e0d9      	b.n	80042a4 <send_package+0x1dc>

	// Configure modem (125kHz, 4/6 error coding rate, SF7, single packet, CRC enable, AGC auto on)
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0x72)) return false;
 80040f0:	2272      	movs	r2, #114	@ 0x72
 80040f2:	211d      	movs	r1, #29
 80040f4:	68f8      	ldr	r0, [r7, #12]
 80040f6:	f7ff f87f 	bl	80031f8 <write_register>
 80040fa:	4603      	mov	r3, r0
 80040fc:	f083 0301 	eor.w	r3, r3, #1
 8004100:	b2db      	uxtb	r3, r3
 8004102:	2b00      	cmp	r3, #0
 8004104:	d001      	beq.n	800410a <send_package+0x42>
 8004106:	2300      	movs	r3, #0
 8004108:	e0cc      	b.n	80042a4 <send_package+0x1dc>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74)) return false;
 800410a:	2274      	movs	r2, #116	@ 0x74
 800410c:	211e      	movs	r1, #30
 800410e:	68f8      	ldr	r0, [r7, #12]
 8004110:	f7ff f872 	bl	80031f8 <write_register>
 8004114:	4603      	mov	r3, r0
 8004116:	f083 0301 	eor.w	r3, r3, #1
 800411a:	b2db      	uxtb	r3, r3
 800411c:	2b00      	cmp	r3, #0
 800411e:	d001      	beq.n	8004124 <send_package+0x5c>
 8004120:	2300      	movs	r3, #0
 8004122:	e0bf      	b.n	80042a4 <send_package+0x1dc>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 8004124:	2204      	movs	r2, #4
 8004126:	2126      	movs	r1, #38	@ 0x26
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	f7ff f865 	bl	80031f8 <write_register>
 800412e:	4603      	mov	r3, r0
 8004130:	f083 0301 	eor.w	r3, r3, #1
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d001      	beq.n	800413e <send_package+0x76>
 800413a:	2300      	movs	r3, #0
 800413c:	e0b2      	b.n	80042a4 <send_package+0x1dc>

	// Set IQ registers according to AN1200.24.
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_1, RFM95_REGISTER_INVERT_IQ_1_TX)) return false;
 800413e:	2227      	movs	r2, #39	@ 0x27
 8004140:	2133      	movs	r1, #51	@ 0x33
 8004142:	68f8      	ldr	r0, [r7, #12]
 8004144:	f7ff f858 	bl	80031f8 <write_register>
 8004148:	4603      	mov	r3, r0
 800414a:	f083 0301 	eor.w	r3, r3, #1
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b00      	cmp	r3, #0
 8004152:	d001      	beq.n	8004158 <send_package+0x90>
 8004154:	2300      	movs	r3, #0
 8004156:	e0a5      	b.n	80042a4 <send_package+0x1dc>
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_2, RFM95_REGISTER_INVERT_IQ_2_TX)) return false;
 8004158:	221d      	movs	r2, #29
 800415a:	213b      	movs	r1, #59	@ 0x3b
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f7ff f84b 	bl	80031f8 <write_register>
 8004162:	4603      	mov	r3, r0
 8004164:	f083 0301 	eor.w	r3, r3, #1
 8004168:	b2db      	uxtb	r3, r3
 800416a:	2b00      	cmp	r3, #0
 800416c:	d001      	beq.n	8004172 <send_package+0xaa>
 800416e:	2300      	movs	r3, #0
 8004170:	e098      	b.n	80042a4 <send_package+0x1dc>

	// Set the payload length.
	if (!write_register(handle, RFM95_REGISTER_PAYLOAD_LENGTH, payload_len)) return false;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	b2db      	uxtb	r3, r3
 8004176:	461a      	mov	r2, r3
 8004178:	2122      	movs	r1, #34	@ 0x22
 800417a:	68f8      	ldr	r0, [r7, #12]
 800417c:	f7ff f83c 	bl	80031f8 <write_register>
 8004180:	4603      	mov	r3, r0
 8004182:	f083 0301 	eor.w	r3, r3, #1
 8004186:	b2db      	uxtb	r3, r3
 8004188:	2b00      	cmp	r3, #0
 800418a:	d001      	beq.n	8004190 <send_package+0xc8>
 800418c:	2300      	movs	r3, #0
 800418e:	e089      	b.n	80042a4 <send_package+0x1dc>

	// Enable tx-done interrupt, clear flags and previous interrupt time.
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_TXDONE)) return false;
 8004190:	2240      	movs	r2, #64	@ 0x40
 8004192:	2140      	movs	r1, #64	@ 0x40
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	f7ff f82f 	bl	80031f8 <write_register>
 800419a:	4603      	mov	r3, r0
 800419c:	f083 0301 	eor.w	r3, r3, #1
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d001      	beq.n	80041aa <send_package+0xe2>
 80041a6:	2300      	movs	r3, #0
 80041a8:	e07c      	b.n	80042a4 <send_package+0x1dc>
	if (!write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xff)) return false;
 80041aa:	22ff      	movs	r2, #255	@ 0xff
 80041ac:	2112      	movs	r1, #18
 80041ae:	68f8      	ldr	r0, [r7, #12]
 80041b0:	f7ff f822 	bl	80031f8 <write_register>
 80041b4:	4603      	mov	r3, r0
 80041b6:	f083 0301 	eor.w	r3, r3, #1
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d001      	beq.n	80041c4 <send_package+0xfc>
 80041c0:	2300      	movs	r3, #0
 80041c2:	e06f      	b.n	80042a4 <send_package+0x1dc>
	handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	handle->interrupt_times[RFM95_INTERRUPT_DIO5] = 0;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

	// Move modem to lora standby.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_STANDBY)) return false;
 80041d4:	2281      	movs	r2, #129	@ 0x81
 80041d6:	2101      	movs	r1, #1
 80041d8:	68f8      	ldr	r0, [r7, #12]
 80041da:	f7ff f80d 	bl	80031f8 <write_register>
 80041de:	4603      	mov	r3, r0
 80041e0:	f083 0301 	eor.w	r3, r3, #1
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d001      	beq.n	80041ee <send_package+0x126>
 80041ea:	2300      	movs	r3, #0
 80041ec:	e05a      	b.n	80042a4 <send_package+0x1dc>

	// Wait for the modem to be ready.
	wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT);
 80041ee:	22c8      	movs	r2, #200	@ 0xc8
 80041f0:	2102      	movs	r1, #2
 80041f2:	68f8      	ldr	r0, [r7, #12]
 80041f4:	f7ff f938 	bl	8003468 <wait_for_irq>

	// Set pointer to start of TX section in FIFO.
	if (!write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, 0x80)) return false;
 80041f8:	2280      	movs	r2, #128	@ 0x80
 80041fa:	210d      	movs	r1, #13
 80041fc:	68f8      	ldr	r0, [r7, #12]
 80041fe:	f7fe fffb 	bl	80031f8 <write_register>
 8004202:	4603      	mov	r3, r0
 8004204:	f083 0301 	eor.w	r3, r3, #1
 8004208:	b2db      	uxtb	r3, r3
 800420a:	2b00      	cmp	r3, #0
 800420c:	d001      	beq.n	8004212 <send_package+0x14a>
 800420e:	2300      	movs	r3, #0
 8004210:	e048      	b.n	80042a4 <send_package+0x1dc>

	// Write payload to FIFO.
	for (size_t i = 0; i < payload_len; i++) {
 8004212:	2300      	movs	r3, #0
 8004214:	617b      	str	r3, [r7, #20]
 8004216:	e00b      	b.n	8004230 <send_package+0x168>
		write_register(handle, RFM95_REGISTER_FIFO_ACCESS, payload_buf[i]);
 8004218:	68ba      	ldr	r2, [r7, #8]
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	4413      	add	r3, r2
 800421e:	781b      	ldrb	r3, [r3, #0]
 8004220:	461a      	mov	r2, r3
 8004222:	2100      	movs	r1, #0
 8004224:	68f8      	ldr	r0, [r7, #12]
 8004226:	f7fe ffe7 	bl	80031f8 <write_register>
	for (size_t i = 0; i < payload_len; i++) {
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	3301      	adds	r3, #1
 800422e:	617b      	str	r3, [r7, #20]
 8004230:	697a      	ldr	r2, [r7, #20]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	429a      	cmp	r2, r3
 8004236:	d3ef      	bcc.n	8004218 <send_package+0x150>
	}

	// Set modem to tx mode.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_TX)) return false;
 8004238:	2283      	movs	r2, #131	@ 0x83
 800423a:	2101      	movs	r1, #1
 800423c:	68f8      	ldr	r0, [r7, #12]
 800423e:	f7fe ffdb 	bl	80031f8 <write_register>
 8004242:	4603      	mov	r3, r0
 8004244:	f083 0301 	eor.w	r3, r3, #1
 8004248:	b2db      	uxtb	r3, r3
 800424a:	2b00      	cmp	r3, #0
 800424c:	d001      	beq.n	8004252 <send_package+0x18a>
 800424e:	2300      	movs	r3, #0
 8004250:	e028      	b.n	80042a4 <send_package+0x1dc>

	// Wait for the transfer complete interrupt.
	if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO0, RFM95_SEND_TIMEOUT)) return false;
 8004252:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004256:	2100      	movs	r1, #0
 8004258:	68f8      	ldr	r0, [r7, #12]
 800425a:	f7ff f905 	bl	8003468 <wait_for_irq>
 800425e:	4603      	mov	r3, r0
 8004260:	f083 0301 	eor.w	r3, r3, #1
 8004264:	b2db      	uxtb	r3, r3
 8004266:	2b00      	cmp	r3, #0
 8004268:	d001      	beq.n	800426e <send_package+0x1a6>
 800426a:	2300      	movs	r3, #0
 800426c:	e01a      	b.n	80042a4 <send_package+0x1dc>

	// Set real tx time in ticks.
	*tx_ticks = handle->interrupt_times[RFM95_INTERRUPT_DIO0];
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8004274:	6a3b      	ldr	r3, [r7, #32]
 8004276:	601a      	str	r2, [r3, #0]

	// Return modem to sleep.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8004278:	2280      	movs	r2, #128	@ 0x80
 800427a:	2101      	movs	r1, #1
 800427c:	68f8      	ldr	r0, [r7, #12]
 800427e:	f7fe ffbb 	bl	80031f8 <write_register>
 8004282:	4603      	mov	r3, r0
 8004284:	f083 0301 	eor.w	r3, r3, #1
 8004288:	b2db      	uxtb	r3, r3
 800428a:	2b00      	cmp	r3, #0
 800428c:	d001      	beq.n	8004292 <send_package+0x1ca>
 800428e:	2300      	movs	r3, #0
 8004290:	e008      	b.n	80042a4 <send_package+0x1dc>

	// Increment tx frame counter.
	handle->config.tx_frame_count++;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8004298:	3301      	adds	r3, #1
 800429a:	b29a      	uxth	r2, r3
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64

	return true;
 80042a2:	2301      	movs	r3, #1
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3718      	adds	r7, #24
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <encode_phy_payload>:


static size_t encode_phy_payload(rfm95_handle_t *handle, uint8_t payload_buf[64], const uint8_t *frame_payload, size_t frame_payload_length, uint8_t port)
{
 80042ac:	b590      	push	{r4, r7, lr}
 80042ae:	b08d      	sub	sp, #52	@ 0x34
 80042b0:	af04      	add	r7, sp, #16
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	60b9      	str	r1, [r7, #8]
 80042b6:	607a      	str	r2, [r7, #4]
 80042b8:	603b      	str	r3, [r7, #0]
	size_t payload_len = 0;
 80042ba:	2300      	movs	r3, #0
 80042bc:	61bb      	str	r3, [r7, #24]

	// 64 bytes is maximum size of FIFO
	assert(frame_payload_length + 4 + 9 <= 64);
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	330d      	adds	r3, #13
 80042c2:	2b40      	cmp	r3, #64	@ 0x40
 80042c4:	d906      	bls.n	80042d4 <encode_phy_payload+0x28>
 80042c6:	4b51      	ldr	r3, [pc, #324]	@ (800440c <encode_phy_payload+0x160>)
 80042c8:	4a51      	ldr	r2, [pc, #324]	@ (8004410 <encode_phy_payload+0x164>)
 80042ca:	f240 216a 	movw	r1, #618	@ 0x26a
 80042ce:	4851      	ldr	r0, [pc, #324]	@ (8004414 <encode_phy_payload+0x168>)
 80042d0:	f008 fc0e 	bl	800caf0 <__assert_func>

	payload_buf[0] = 0x40; // MAC Header
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	2240      	movs	r2, #64	@ 0x40
 80042d8:	701a      	strb	r2, [r3, #0]
	payload_buf[1] = handle->device_address[3];
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	3301      	adds	r3, #1
 80042de:	68fa      	ldr	r2, [r7, #12]
 80042e0:	7d52      	ldrb	r2, [r2, #21]
 80042e2:	701a      	strb	r2, [r3, #0]
	payload_buf[2] = handle->device_address[2];
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	3302      	adds	r3, #2
 80042e8:	68fa      	ldr	r2, [r7, #12]
 80042ea:	7d12      	ldrb	r2, [r2, #20]
 80042ec:	701a      	strb	r2, [r3, #0]
	payload_buf[3] = handle->device_address[1];
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	3303      	adds	r3, #3
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	7cd2      	ldrb	r2, [r2, #19]
 80042f6:	701a      	strb	r2, [r3, #0]
	payload_buf[4] = handle->device_address[0];
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	3304      	adds	r3, #4
 80042fc:	68fa      	ldr	r2, [r7, #12]
 80042fe:	7c92      	ldrb	r2, [r2, #18]
 8004300:	701a      	strb	r2, [r3, #0]
	payload_buf[5] = 0x00; // Frame Control
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	3305      	adds	r3, #5
 8004306:	2200      	movs	r2, #0
 8004308:	701a      	strb	r2, [r3, #0]
	payload_buf[6] = (handle->config.tx_frame_count & 0x00ffu);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	3306      	adds	r3, #6
 8004314:	b2d2      	uxtb	r2, r2
 8004316:	701a      	strb	r2, [r3, #0]
	payload_buf[7] = ((uint16_t)(handle->config.tx_frame_count >> 8u) & 0x00ffu);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800431e:	0a1b      	lsrs	r3, r3, #8
 8004320:	b29a      	uxth	r2, r3
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	3307      	adds	r3, #7
 8004326:	b2d2      	uxtb	r2, r2
 8004328:	701a      	strb	r2, [r3, #0]
	payload_buf[8] = port; // Frame Port
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	3308      	adds	r3, #8
 800432e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8004332:	701a      	strb	r2, [r3, #0]
	payload_len += 9;
 8004334:	69bb      	ldr	r3, [r7, #24]
 8004336:	3309      	adds	r3, #9
 8004338:	61bb      	str	r3, [r7, #24]

	// Encrypt payload in place in payload_buf.
	memcpy(payload_buf + payload_len, frame_payload, frame_payload_length);
 800433a:	68ba      	ldr	r2, [r7, #8]
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	4413      	add	r3, r2
 8004340:	683a      	ldr	r2, [r7, #0]
 8004342:	6879      	ldr	r1, [r7, #4]
 8004344:	4618      	mov	r0, r3
 8004346:	f008 fd94 	bl	800ce72 <memcpy>
	if (port == 0) {
 800434a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800434e:	2b00      	cmp	r3, #0
 8004350:	d113      	bne.n	800437a <encode_phy_payload+0xce>
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count, 0, handle->network_session_key, handle->device_address);
 8004352:	68ba      	ldr	r2, [r7, #8]
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	18d0      	adds	r0, r2, r3
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	b2d9      	uxtb	r1, r3
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8004362:	461c      	mov	r4, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	3316      	adds	r3, #22
 8004368:	68fa      	ldr	r2, [r7, #12]
 800436a:	3212      	adds	r2, #18
 800436c:	9201      	str	r2, [sp, #4]
 800436e:	9300      	str	r3, [sp, #0]
 8004370:	2300      	movs	r3, #0
 8004372:	4622      	mov	r2, r4
 8004374:	f008 f8e1 	bl	800c53a <Encrypt_Payload>
 8004378:	e012      	b.n	80043a0 <encode_phy_payload+0xf4>
	} else {
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count, 0, handle->application_session_key, handle->device_address);
 800437a:	68ba      	ldr	r2, [r7, #8]
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	18d0      	adds	r0, r2, r3
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	b2d9      	uxtb	r1, r3
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800438a:	461c      	mov	r4, r3
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	3326      	adds	r3, #38	@ 0x26
 8004390:	68fa      	ldr	r2, [r7, #12]
 8004392:	3212      	adds	r2, #18
 8004394:	9201      	str	r2, [sp, #4]
 8004396:	9300      	str	r3, [sp, #0]
 8004398:	2300      	movs	r3, #0
 800439a:	4622      	mov	r2, r4
 800439c:	f008 f8cd 	bl	800c53a <Encrypt_Payload>
	}
	payload_len += frame_payload_length;
 80043a0:	69ba      	ldr	r2, [r7, #24]
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	4413      	add	r3, r2
 80043a6:	61bb      	str	r3, [r7, #24]

	// Calculate MIC and copy to last 4 bytes of the payload_buf.
	uint8_t mic[4];
	Calculate_MIC(payload_buf, mic, payload_len, handle->config.tx_frame_count, 0, handle->network_session_key, handle->device_address);
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	b2d8      	uxtb	r0, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80043b2:	461c      	mov	r4, r3
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	3316      	adds	r3, #22
 80043b8:	68fa      	ldr	r2, [r7, #12]
 80043ba:	3212      	adds	r2, #18
 80043bc:	f107 0114 	add.w	r1, r7, #20
 80043c0:	9202      	str	r2, [sp, #8]
 80043c2:	9301      	str	r3, [sp, #4]
 80043c4:	2300      	movs	r3, #0
 80043c6:	9300      	str	r3, [sp, #0]
 80043c8:	4623      	mov	r3, r4
 80043ca:	4602      	mov	r2, r0
 80043cc:	68b8      	ldr	r0, [r7, #8]
 80043ce:	f008 f968 	bl	800c6a2 <Calculate_MIC>
	for (uint8_t i = 0; i < 4; i++) {
 80043d2:	2300      	movs	r3, #0
 80043d4:	77fb      	strb	r3, [r7, #31]
 80043d6:	e00d      	b.n	80043f4 <encode_phy_payload+0x148>
		payload_buf[payload_len + i] = mic[i];
 80043d8:	7ffa      	ldrb	r2, [r7, #31]
 80043da:	7ff9      	ldrb	r1, [r7, #31]
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	440b      	add	r3, r1
 80043e0:	68b9      	ldr	r1, [r7, #8]
 80043e2:	440b      	add	r3, r1
 80043e4:	3220      	adds	r2, #32
 80043e6:	443a      	add	r2, r7
 80043e8:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80043ec:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 4; i++) {
 80043ee:	7ffb      	ldrb	r3, [r7, #31]
 80043f0:	3301      	adds	r3, #1
 80043f2:	77fb      	strb	r3, [r7, #31]
 80043f4:	7ffb      	ldrb	r3, [r7, #31]
 80043f6:	2b03      	cmp	r3, #3
 80043f8:	d9ee      	bls.n	80043d8 <encode_phy_payload+0x12c>
	}
	payload_len += 4;
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	3304      	adds	r3, #4
 80043fe:	61bb      	str	r3, [r7, #24]

	return payload_len;
 8004400:	69bb      	ldr	r3, [r7, #24]
}
 8004402:	4618      	mov	r0, r3
 8004404:	3724      	adds	r7, #36	@ 0x24
 8004406:	46bd      	mov	sp, r7
 8004408:	bd90      	pop	{r4, r7, pc}
 800440a:	bf00      	nop
 800440c:	0800dcd0 	.word	0x0800dcd0
 8004410:	0800dd4c 	.word	0x0800dd4c
 8004414:	0800dab8 	.word	0x0800dab8

08004418 <decode_phy_payload>:


static bool decode_phy_payload(rfm95_handle_t *handle, uint8_t payload_buf[64], uint8_t payload_length, uint8_t **decoded_frame_payload_ptr, uint8_t *decoded_frame_payload_length, uint8_t *frame_port)
{
 8004418:	b590      	push	{r4, r7, lr}
 800441a:	b08d      	sub	sp, #52	@ 0x34
 800441c:	af04      	add	r7, sp, #16
 800441e:	60f8      	str	r0, [r7, #12]
 8004420:	60b9      	str	r1, [r7, #8]
 8004422:	603b      	str	r3, [r7, #0]
 8004424:	4613      	mov	r3, r2
 8004426:	71fb      	strb	r3, [r7, #7]
	// Only unconfirmed down-links are supported for now.
	if (payload_buf[0] != 0x60) {
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	781b      	ldrb	r3, [r3, #0]
 800442c:	2b60      	cmp	r3, #96	@ 0x60
 800442e:	d001      	beq.n	8004434 <decode_phy_payload+0x1c>
		return false;
 8004430:	2300      	movs	r3, #0
 8004432:	e0ab      	b.n	800458c <decode_phy_payload+0x174>
	}

	// Does the device address match?
	if (payload_buf[1] != handle->device_address[3] || payload_buf[2] != handle->device_address[2] ||
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	3301      	adds	r3, #1
 8004438:	781a      	ldrb	r2, [r3, #0]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	7d5b      	ldrb	r3, [r3, #21]
 800443e:	429a      	cmp	r2, r3
 8004440:	d114      	bne.n	800446c <decode_phy_payload+0x54>
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	3302      	adds	r3, #2
 8004446:	781a      	ldrb	r2, [r3, #0]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	7d1b      	ldrb	r3, [r3, #20]
 800444c:	429a      	cmp	r2, r3
 800444e:	d10d      	bne.n	800446c <decode_phy_payload+0x54>
	    payload_buf[3] != handle->device_address[1] || payload_buf[4] != handle->device_address[0]) {
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	3303      	adds	r3, #3
 8004454:	781a      	ldrb	r2, [r3, #0]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	7cdb      	ldrb	r3, [r3, #19]
	if (payload_buf[1] != handle->device_address[3] || payload_buf[2] != handle->device_address[2] ||
 800445a:	429a      	cmp	r2, r3
 800445c:	d106      	bne.n	800446c <decode_phy_payload+0x54>
	    payload_buf[3] != handle->device_address[1] || payload_buf[4] != handle->device_address[0]) {
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	3304      	adds	r3, #4
 8004462:	781a      	ldrb	r2, [r3, #0]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	7c9b      	ldrb	r3, [r3, #18]
 8004468:	429a      	cmp	r2, r3
 800446a:	d001      	beq.n	8004470 <decode_phy_payload+0x58>
		return false;
 800446c:	2300      	movs	r3, #0
 800446e:	e08d      	b.n	800458c <decode_phy_payload+0x174>
	}

	uint8_t frame_control = payload_buf[5];
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	795b      	ldrb	r3, [r3, #5]
 8004474:	77fb      	strb	r3, [r7, #31]
	uint8_t frame_opts_length = frame_control & 0x0f;
 8004476:	7ffb      	ldrb	r3, [r7, #31]
 8004478:	f003 030f 	and.w	r3, r3, #15
 800447c:	77bb      	strb	r3, [r7, #30]
	uint16_t rx_frame_count = (payload_buf[7] << 8) | payload_buf[6];
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	3307      	adds	r3, #7
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	b21b      	sxth	r3, r3
 8004486:	021b      	lsls	r3, r3, #8
 8004488:	b21a      	sxth	r2, r3
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	3306      	adds	r3, #6
 800448e:	781b      	ldrb	r3, [r3, #0]
 8004490:	b21b      	sxth	r3, r3
 8004492:	4313      	orrs	r3, r2
 8004494:	b21b      	sxth	r3, r3
 8004496:	83bb      	strh	r3, [r7, #28]

	// Check if rx frame count is valid and if so, update accordingly.
	if (rx_frame_count < handle->config.rx_frame_count) {
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800449e:	8bba      	ldrh	r2, [r7, #28]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d201      	bcs.n	80044a8 <decode_phy_payload+0x90>
		return false;
 80044a4:	2300      	movs	r3, #0
 80044a6:	e071      	b.n	800458c <decode_phy_payload+0x174>
	}
	handle->config.rx_frame_count = rx_frame_count;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	8bba      	ldrh	r2, [r7, #28]
 80044ac:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

	uint8_t check_mic[4];
	Calculate_MIC(payload_buf, check_mic, payload_length - 4, rx_frame_count, 1, handle->network_session_key, handle->device_address);
 80044b0:	79fb      	ldrb	r3, [r7, #7]
 80044b2:	3b04      	subs	r3, #4
 80044b4:	b2d8      	uxtb	r0, r3
 80044b6:	8bbc      	ldrh	r4, [r7, #28]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	3316      	adds	r3, #22
 80044bc:	68fa      	ldr	r2, [r7, #12]
 80044be:	3212      	adds	r2, #18
 80044c0:	f107 0114 	add.w	r1, r7, #20
 80044c4:	9202      	str	r2, [sp, #8]
 80044c6:	9301      	str	r3, [sp, #4]
 80044c8:	2301      	movs	r3, #1
 80044ca:	9300      	str	r3, [sp, #0]
 80044cc:	4623      	mov	r3, r4
 80044ce:	4602      	mov	r2, r0
 80044d0:	68b8      	ldr	r0, [r7, #8]
 80044d2:	f008 f8e6 	bl	800c6a2 <Calculate_MIC>
	if (memcmp(check_mic, &payload_buf[payload_length - 4], 4) != 0) {
 80044d6:	79fb      	ldrb	r3, [r7, #7]
 80044d8:	3b04      	subs	r3, #4
 80044da:	68ba      	ldr	r2, [r7, #8]
 80044dc:	18d1      	adds	r1, r2, r3
 80044de:	f107 0314 	add.w	r3, r7, #20
 80044e2:	2204      	movs	r2, #4
 80044e4:	4618      	mov	r0, r3
 80044e6:	f008 fc38 	bl	800cd5a <memcmp>
 80044ea:	4603      	mov	r3, r0
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d001      	beq.n	80044f4 <decode_phy_payload+0xdc>
		return false;
 80044f0:	2300      	movs	r3, #0
 80044f2:	e04b      	b.n	800458c <decode_phy_payload+0x174>
	}

	if (payload_length - 12 - frame_opts_length == 0) {
 80044f4:	79fb      	ldrb	r3, [r7, #7]
 80044f6:	f1a3 020c 	sub.w	r2, r3, #12
 80044fa:	7fbb      	ldrb	r3, [r7, #30]
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d10b      	bne.n	8004518 <decode_phy_payload+0x100>
		*frame_port = 0;
 8004500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004502:	2200      	movs	r2, #0
 8004504:	701a      	strb	r2, [r3, #0]
		*decoded_frame_payload_ptr = &payload_buf[8];
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	f103 0208 	add.w	r2, r3, #8
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	601a      	str	r2, [r3, #0]
		*decoded_frame_payload_length = frame_opts_length;
 8004510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004512:	7fba      	ldrb	r2, [r7, #30]
 8004514:	701a      	strb	r2, [r3, #0]
 8004516:	e038      	b.n	800458a <decode_phy_payload+0x172>

	} else {
		*frame_port = payload_buf[8];
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	7a1a      	ldrb	r2, [r3, #8]
 800451c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800451e:	701a      	strb	r2, [r3, #0]

		uint8_t frame_payload_start = 9 + frame_opts_length;
 8004520:	7fbb      	ldrb	r3, [r7, #30]
 8004522:	3309      	adds	r3, #9
 8004524:	76fb      	strb	r3, [r7, #27]
		uint8_t frame_payload_end = payload_length - 4;
 8004526:	79fb      	ldrb	r3, [r7, #7]
 8004528:	3b04      	subs	r3, #4
 800452a:	76bb      	strb	r3, [r7, #26]
		uint8_t frame_payload_length = frame_payload_end - frame_payload_start;
 800452c:	7eba      	ldrb	r2, [r7, #26]
 800452e:	7efb      	ldrb	r3, [r7, #27]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	767b      	strb	r3, [r7, #25]

		if (*frame_port == 0) {
 8004534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d10f      	bne.n	800455c <decode_phy_payload+0x144>
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count, 1, handle->network_session_key, handle->device_address);
 800453c:	7efb      	ldrb	r3, [r7, #27]
 800453e:	68ba      	ldr	r2, [r7, #8]
 8004540:	18d0      	adds	r0, r2, r3
 8004542:	8bbc      	ldrh	r4, [r7, #28]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	3316      	adds	r3, #22
 8004548:	68fa      	ldr	r2, [r7, #12]
 800454a:	3212      	adds	r2, #18
 800454c:	7e79      	ldrb	r1, [r7, #25]
 800454e:	9201      	str	r2, [sp, #4]
 8004550:	9300      	str	r3, [sp, #0]
 8004552:	2301      	movs	r3, #1
 8004554:	4622      	mov	r2, r4
 8004556:	f007 fff0 	bl	800c53a <Encrypt_Payload>
 800455a:	e00e      	b.n	800457a <decode_phy_payload+0x162>
		} else {
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count, 1, handle->application_session_key, handle->device_address);
 800455c:	7efb      	ldrb	r3, [r7, #27]
 800455e:	68ba      	ldr	r2, [r7, #8]
 8004560:	18d0      	adds	r0, r2, r3
 8004562:	8bbc      	ldrh	r4, [r7, #28]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	3326      	adds	r3, #38	@ 0x26
 8004568:	68fa      	ldr	r2, [r7, #12]
 800456a:	3212      	adds	r2, #18
 800456c:	7e79      	ldrb	r1, [r7, #25]
 800456e:	9201      	str	r2, [sp, #4]
 8004570:	9300      	str	r3, [sp, #0]
 8004572:	2301      	movs	r3, #1
 8004574:	4622      	mov	r2, r4
 8004576:	f007 ffe0 	bl	800c53a <Encrypt_Payload>
		}

		*decoded_frame_payload_ptr = &payload_buf[frame_payload_start];
 800457a:	7efb      	ldrb	r3, [r7, #27]
 800457c:	68ba      	ldr	r2, [r7, #8]
 800457e:	441a      	add	r2, r3
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	601a      	str	r2, [r3, #0]
		*decoded_frame_payload_length = frame_payload_length;
 8004584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004586:	7e7a      	ldrb	r2, [r7, #25]
 8004588:	701a      	strb	r2, [r3, #0]
	}

	return true;
 800458a:	2301      	movs	r3, #1
}
 800458c:	4618      	mov	r0, r3
 800458e:	3724      	adds	r7, #36	@ 0x24
 8004590:	46bd      	mov	sp, r7
 8004592:	bd90      	pop	{r4, r7, pc}

08004594 <select_random_channel>:


static uint8_t select_random_channel(rfm95_handle_t *handle)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b084      	sub	sp, #16
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
	uint8_t channel_count = 0;
 800459c:	2300      	movs	r3, #0
 800459e:	73fb      	strb	r3, [r7, #15]

	for (uint8_t i = 0; i < 16; i++) {
 80045a0:	2300      	movs	r3, #0
 80045a2:	73bb      	strb	r3, [r7, #14]
 80045a4:	e010      	b.n	80045c8 <select_random_channel+0x34>
		if (handle->config.channel_mask & (1 << i)) {
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 80045ac:	461a      	mov	r2, r3
 80045ae:	7bbb      	ldrb	r3, [r7, #14]
 80045b0:	fa42 f303 	asr.w	r3, r2, r3
 80045b4:	f003 0301 	and.w	r3, r3, #1
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d002      	beq.n	80045c2 <select_random_channel+0x2e>
			channel_count++;
 80045bc:	7bfb      	ldrb	r3, [r7, #15]
 80045be:	3301      	adds	r3, #1
 80045c0:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < 16; i++) {
 80045c2:	7bbb      	ldrb	r3, [r7, #14]
 80045c4:	3301      	adds	r3, #1
 80045c6:	73bb      	strb	r3, [r7, #14]
 80045c8:	7bbb      	ldrb	r3, [r7, #14]
 80045ca:	2b0f      	cmp	r3, #15
 80045cc:	d9eb      	bls.n	80045a6 <select_random_channel+0x12>
		}
	}

	uint8_t random_channel = handle->random_int(channel_count);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045d2:	7bfa      	ldrb	r2, [r7, #15]
 80045d4:	4610      	mov	r0, r2
 80045d6:	4798      	blx	r3
 80045d8:	4603      	mov	r3, r0
 80045da:	737b      	strb	r3, [r7, #13]

	for (uint8_t i = 0; i < 16; i++) {
 80045dc:	2300      	movs	r3, #0
 80045de:	733b      	strb	r3, [r7, #12]
 80045e0:	e015      	b.n	800460e <select_random_channel+0x7a>
		if (handle->config.channel_mask & (1 << i)) {
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 80045e8:	461a      	mov	r2, r3
 80045ea:	7b3b      	ldrb	r3, [r7, #12]
 80045ec:	fa42 f303 	asr.w	r3, r2, r3
 80045f0:	f003 0301 	and.w	r3, r3, #1
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d007      	beq.n	8004608 <select_random_channel+0x74>
			if (random_channel == 0) {
 80045f8:	7b7b      	ldrb	r3, [r7, #13]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d101      	bne.n	8004602 <select_random_channel+0x6e>
				return i;
 80045fe:	7b3b      	ldrb	r3, [r7, #12]
 8004600:	e009      	b.n	8004616 <select_random_channel+0x82>
			} else {
				random_channel--;
 8004602:	7b7b      	ldrb	r3, [r7, #13]
 8004604:	3b01      	subs	r3, #1
 8004606:	737b      	strb	r3, [r7, #13]
	for (uint8_t i = 0; i < 16; i++) {
 8004608:	7b3b      	ldrb	r3, [r7, #12]
 800460a:	3301      	adds	r3, #1
 800460c:	733b      	strb	r3, [r7, #12]
 800460e:	7b3b      	ldrb	r3, [r7, #12]
 8004610:	2b0f      	cmp	r3, #15
 8004612:	d9e6      	bls.n	80045e2 <select_random_channel+0x4e>
			}
		}
	}

	return 0;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3710      	adds	r7, #16
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}

0800461e <rfm95_send_receive_cycle>:


bool rfm95_send_receive_cycle(rfm95_handle_t *handle, const uint8_t *send_data, size_t send_data_length)
{
 800461e:	b580      	push	{r7, lr}
 8004620:	b0aa      	sub	sp, #168	@ 0xa8
 8004622:	af02      	add	r7, sp, #8
 8004624:	60f8      	str	r0, [r7, #12]
 8004626:	60b9      	str	r1, [r7, #8]
 8004628:	607a      	str	r2, [r7, #4]
	uint8_t phy_payload_buf[64] = { 0 };
 800462a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800462e:	2240      	movs	r2, #64	@ 0x40
 8004630:	2100      	movs	r1, #0
 8004632:	4618      	mov	r0, r3
 8004634:	f008 fba1 	bl	800cd7a <memset>

	// Build the up-link phy payload.
	size_t phy_payload_len = encode_phy_payload(handle, phy_payload_buf, send_data, send_data_length, 1);
 8004638:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 800463c:	2301      	movs	r3, #1
 800463e:	9300      	str	r3, [sp, #0]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	68ba      	ldr	r2, [r7, #8]
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	f7ff fe31 	bl	80042ac <encode_phy_payload>
 800464a:	4603      	mov	r3, r0
 800464c:	65bb      	str	r3, [r7, #88]	@ 0x58

	uint8_t random_channel = select_random_channel(handle);
 800464e:	68f8      	ldr	r0, [r7, #12]
 8004650:	f7ff ffa0 	bl	8004594 <select_random_channel>
 8004654:	4603      	mov	r3, r0
 8004656:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

	uint32_t tx_ticks;

	// Send the requested up-link.
	if (!send_package(handle, phy_payload_buf, phy_payload_len, random_channel, &tx_ticks))
 800465a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800465c:	f897 009f 	ldrb.w	r0, [r7, #159]	@ 0x9f
 8004660:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8004664:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004668:	9300      	str	r3, [sp, #0]
 800466a:	4603      	mov	r3, r0
 800466c:	68f8      	ldr	r0, [r7, #12]
 800466e:	f7ff fd2b 	bl	80040c8 <send_package>
 8004672:	4603      	mov	r3, r0
 8004674:	f083 0301 	eor.w	r3, r3, #1
 8004678:	b2db      	uxtb	r3, r3
 800467a:	2b00      	cmp	r3, #0
 800467c:	d006      	beq.n	800468c <rfm95_send_receive_cycle+0x6e>
	{
		write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 800467e:	2280      	movs	r2, #128	@ 0x80
 8004680:	2101      	movs	r1, #1
 8004682:	68f8      	ldr	r0, [r7, #12]
 8004684:	f7fe fdb8 	bl	80031f8 <write_register>
		return false;
 8004688:	2300      	movs	r3, #0
 800468a:	e0ad      	b.n	80047e8 <rfm95_send_receive_cycle+0x1ca>
	}


	// Clear phy payload buffer to reuse for the down-link message.
	memset(phy_payload_buf, 0x00, sizeof(phy_payload_buf));
 800468c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004690:	2240      	movs	r2, #64	@ 0x40
 8004692:	2100      	movs	r1, #0
 8004694:	4618      	mov	r0, r3
 8004696:	f008 fb70 	bl	800cd7a <memset>
	phy_payload_len = 0;
 800469a:	2300      	movs	r3, #0
 800469c:	65bb      	str	r3, [r7, #88]	@ 0x58

	// Only receive if configured to do so.
	if (handle->receive_mode != RFM95_RECEIVE_MODE_NONE) {
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	f000 8094 	beq.w	80047d2 <rfm95_send_receive_cycle+0x1b4>

		int8_t snr;

		// Try receiving a down-link.
		if (!receive_package(handle, tx_ticks, phy_payload_buf, &phy_payload_len, &snr)) {
 80046aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80046ac:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 80046b0:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 80046b4:	f107 0353 	add.w	r3, r7, #83	@ 0x53
 80046b8:	9300      	str	r3, [sp, #0]
 80046ba:	4603      	mov	r3, r0
 80046bc:	68f8      	ldr	r0, [r7, #12]
 80046be:	f7ff fb8f 	bl	8003de0 <receive_package>
 80046c2:	4603      	mov	r3, r0
 80046c4:	f083 0301 	eor.w	r3, r3, #1
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d010      	beq.n	80046f0 <rfm95_send_receive_cycle+0xd2>
			write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 80046ce:	2280      	movs	r2, #128	@ 0x80
 80046d0:	2101      	movs	r1, #1
 80046d2:	68f8      	ldr	r0, [r7, #12]
 80046d4:	f7fe fd90 	bl	80031f8 <write_register>
			if (handle->save_config) {
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d005      	beq.n	80046ec <rfm95_send_receive_cycle+0xce>
				handle->save_config(&(handle->config));
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	3260      	adds	r2, #96	@ 0x60
 80046e8:	4610      	mov	r0, r2
 80046ea:	4798      	blx	r3
			}
			return false;
 80046ec:	2300      	movs	r3, #0
 80046ee:	e07b      	b.n	80047e8 <rfm95_send_receive_cycle+0x1ca>
		}

		// Any RX payload was received.
		if (phy_payload_len != 0) {
 80046f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d06d      	beq.n	80047d2 <rfm95_send_receive_cycle+0x1b4>

			uint8_t *frame_payload;
			uint8_t frame_payload_len = 0;
 80046f6:	2300      	movs	r3, #0
 80046f8:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
			uint8_t frame_port;

			// Try decoding the frame payload.
			if (decode_phy_payload(handle, phy_payload_buf, phy_payload_len, &frame_payload, &frame_payload_len, &frame_port)) {
 80046fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80046fe:	b2da      	uxtb	r2, r3
 8004700:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8004704:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8004708:	f107 034a 	add.w	r3, r7, #74	@ 0x4a
 800470c:	9301      	str	r3, [sp, #4]
 800470e:	f107 034b 	add.w	r3, r7, #75	@ 0x4b
 8004712:	9300      	str	r3, [sp, #0]
 8004714:	4603      	mov	r3, r0
 8004716:	68f8      	ldr	r0, [r7, #12]
 8004718:	f7ff fe7e 	bl	8004418 <decode_phy_payload>
 800471c:	4603      	mov	r3, r0
 800471e:	2b00      	cmp	r3, #0
 8004720:	d057      	beq.n	80047d2 <rfm95_send_receive_cycle+0x1b4>

				// Process Mac Commands
				if (frame_port == 0) {
 8004722:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8004726:	2b00      	cmp	r3, #0
 8004728:	d153      	bne.n	80047d2 <rfm95_send_receive_cycle+0x1b4>

					uint8_t mac_response_data[51] = {0};
 800472a:	f107 0314 	add.w	r3, r7, #20
 800472e:	2233      	movs	r2, #51	@ 0x33
 8004730:	2100      	movs	r1, #0
 8004732:	4618      	mov	r0, r3
 8004734:	f008 fb21 	bl	800cd7a <memset>
					uint8_t mac_response_len = 0;
 8004738:	2300      	movs	r3, #0
 800473a:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49

					if (process_mac_commands(handle, frame_payload, frame_payload_len, mac_response_data, &mac_response_len, snr) && mac_response_len != 0) {
 800473e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004740:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8004744:	4618      	mov	r0, r3
 8004746:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 800474a:	f107 0214 	add.w	r2, r7, #20
 800474e:	9301      	str	r3, [sp, #4]
 8004750:	f107 0349 	add.w	r3, r7, #73	@ 0x49
 8004754:	9300      	str	r3, [sp, #0]
 8004756:	4613      	mov	r3, r2
 8004758:	4602      	mov	r2, r0
 800475a:	68f8      	ldr	r0, [r7, #12]
 800475c:	f7ff f8ba 	bl	80038d4 <process_mac_commands>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d035      	beq.n	80047d2 <rfm95_send_receive_cycle+0x1b4>
 8004766:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800476a:	2b00      	cmp	r3, #0
 800476c:	d031      	beq.n	80047d2 <rfm95_send_receive_cycle+0x1b4>

						// Build the up-link phy payload.
						phy_payload_len = encode_phy_payload(handle, phy_payload_buf, mac_response_data, mac_response_len, 0);
 800476e:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8004772:	4618      	mov	r0, r3
 8004774:	f107 0214 	add.w	r2, r7, #20
 8004778:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 800477c:	2300      	movs	r3, #0
 800477e:	9300      	str	r3, [sp, #0]
 8004780:	4603      	mov	r3, r0
 8004782:	68f8      	ldr	r0, [r7, #12]
 8004784:	f7ff fd92 	bl	80042ac <encode_phy_payload>
 8004788:	4603      	mov	r3, r0
 800478a:	65bb      	str	r3, [r7, #88]	@ 0x58

						if (!send_package(handle, phy_payload_buf, phy_payload_len, random_channel, &tx_ticks)) {
 800478c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800478e:	f897 009f 	ldrb.w	r0, [r7, #159]	@ 0x9f
 8004792:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8004796:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800479a:	9300      	str	r3, [sp, #0]
 800479c:	4603      	mov	r3, r0
 800479e:	68f8      	ldr	r0, [r7, #12]
 80047a0:	f7ff fc92 	bl	80040c8 <send_package>
 80047a4:	4603      	mov	r3, r0
 80047a6:	f083 0301 	eor.w	r3, r3, #1
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d010      	beq.n	80047d2 <rfm95_send_receive_cycle+0x1b4>
							write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 80047b0:	2280      	movs	r2, #128	@ 0x80
 80047b2:	2101      	movs	r1, #1
 80047b4:	68f8      	ldr	r0, [r7, #12]
 80047b6:	f7fe fd1f 	bl	80031f8 <write_register>
							if (handle->save_config) {
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d005      	beq.n	80047ce <rfm95_send_receive_cycle+0x1b0>
								handle->save_config(&(handle->config));
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	3260      	adds	r2, #96	@ 0x60
 80047ca:	4610      	mov	r0, r2
 80047cc:	4798      	blx	r3
							}
							return false;
 80047ce:	2300      	movs	r3, #0
			return false;
 80047d0:	e00a      	b.n	80047e8 <rfm95_send_receive_cycle+0x1ca>
				}
			}
		}
	}

	if (handle->save_config) {
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d005      	beq.n	80047e6 <rfm95_send_receive_cycle+0x1c8>
		handle->save_config(&(handle->config));
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	3260      	adds	r2, #96	@ 0x60
 80047e2:	4610      	mov	r0, r2
 80047e4:	4798      	blx	r3
	}

	return true;
 80047e6:	2301      	movs	r3, #1
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	37a0      	adds	r7, #160	@ 0xa0
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <rfm95_on_interrupt>:


void rfm95_on_interrupt(rfm95_handle_t *handle, rfm95_interrupt_t interrupt)
{
 80047f0:	b590      	push	{r4, r7, lr}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	460b      	mov	r3, r1
 80047fa:	70fb      	strb	r3, [r7, #3]
	handle->interrupt_times[interrupt] = handle->get_precision_tick();
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004800:	78fc      	ldrb	r4, [r7, #3]
 8004802:	4798      	blx	r3
 8004804:	4601      	mov	r1, r0
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	f104 032a 	add.w	r3, r4, #42	@ 0x2a
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	4413      	add	r3, r2
 8004810:	6059      	str	r1, [r3, #4]
}
 8004812:	bf00      	nop
 8004814:	370c      	adds	r7, #12
 8004816:	46bd      	mov	sp, r7
 8004818:	bd90      	pop	{r4, r7, pc}
	...

0800481c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800481c:	b480      	push	{r7}
 800481e:	b085      	sub	sp, #20
 8004820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004822:	4b15      	ldr	r3, [pc, #84]	@ (8004878 <HAL_MspInit+0x5c>)
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	4a14      	ldr	r2, [pc, #80]	@ (8004878 <HAL_MspInit+0x5c>)
 8004828:	f043 0301 	orr.w	r3, r3, #1
 800482c:	6193      	str	r3, [r2, #24]
 800482e:	4b12      	ldr	r3, [pc, #72]	@ (8004878 <HAL_MspInit+0x5c>)
 8004830:	699b      	ldr	r3, [r3, #24]
 8004832:	f003 0301 	and.w	r3, r3, #1
 8004836:	60bb      	str	r3, [r7, #8]
 8004838:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800483a:	4b0f      	ldr	r3, [pc, #60]	@ (8004878 <HAL_MspInit+0x5c>)
 800483c:	69db      	ldr	r3, [r3, #28]
 800483e:	4a0e      	ldr	r2, [pc, #56]	@ (8004878 <HAL_MspInit+0x5c>)
 8004840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004844:	61d3      	str	r3, [r2, #28]
 8004846:	4b0c      	ldr	r3, [pc, #48]	@ (8004878 <HAL_MspInit+0x5c>)
 8004848:	69db      	ldr	r3, [r3, #28]
 800484a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800484e:	607b      	str	r3, [r7, #4]
 8004850:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004852:	4b0a      	ldr	r3, [pc, #40]	@ (800487c <HAL_MspInit+0x60>)
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	60fb      	str	r3, [r7, #12]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800485e:	60fb      	str	r3, [r7, #12]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004866:	60fb      	str	r3, [r7, #12]
 8004868:	4a04      	ldr	r2, [pc, #16]	@ (800487c <HAL_MspInit+0x60>)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800486e:	bf00      	nop
 8004870:	3714      	adds	r7, #20
 8004872:	46bd      	mov	sp, r7
 8004874:	bc80      	pop	{r7}
 8004876:	4770      	bx	lr
 8004878:	40021000 	.word	0x40021000
 800487c:	40010000 	.word	0x40010000

08004880 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b088      	sub	sp, #32
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004888:	f107 0310 	add.w	r3, r7, #16
 800488c:	2200      	movs	r2, #0
 800488e:	601a      	str	r2, [r3, #0]
 8004890:	605a      	str	r2, [r3, #4]
 8004892:	609a      	str	r2, [r3, #8]
 8004894:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a18      	ldr	r2, [pc, #96]	@ (80048fc <HAL_ADC_MspInit+0x7c>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d129      	bne.n	80048f4 <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80048a0:	4b17      	ldr	r3, [pc, #92]	@ (8004900 <HAL_ADC_MspInit+0x80>)
 80048a2:	699b      	ldr	r3, [r3, #24]
 80048a4:	4a16      	ldr	r2, [pc, #88]	@ (8004900 <HAL_ADC_MspInit+0x80>)
 80048a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80048aa:	6193      	str	r3, [r2, #24]
 80048ac:	4b14      	ldr	r3, [pc, #80]	@ (8004900 <HAL_ADC_MspInit+0x80>)
 80048ae:	699b      	ldr	r3, [r3, #24]
 80048b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048b4:	60fb      	str	r3, [r7, #12]
 80048b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048b8:	4b11      	ldr	r3, [pc, #68]	@ (8004900 <HAL_ADC_MspInit+0x80>)
 80048ba:	699b      	ldr	r3, [r3, #24]
 80048bc:	4a10      	ldr	r2, [pc, #64]	@ (8004900 <HAL_ADC_MspInit+0x80>)
 80048be:	f043 0304 	orr.w	r3, r3, #4
 80048c2:	6193      	str	r3, [r2, #24]
 80048c4:	4b0e      	ldr	r3, [pc, #56]	@ (8004900 <HAL_ADC_MspInit+0x80>)
 80048c6:	699b      	ldr	r3, [r3, #24]
 80048c8:	f003 0304 	and.w	r3, r3, #4
 80048cc:	60bb      	str	r3, [r7, #8]
 80048ce:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = AN_BAT_Pin|AN_E_HUM_Pin;
 80048d0:	2306      	movs	r3, #6
 80048d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048d4:	2303      	movs	r3, #3
 80048d6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048d8:	f107 0310 	add.w	r3, r7, #16
 80048dc:	4619      	mov	r1, r3
 80048de:	4809      	ldr	r0, [pc, #36]	@ (8004904 <HAL_ADC_MspInit+0x84>)
 80048e0:	f001 fd8e 	bl	8006400 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 80048e4:	2200      	movs	r2, #0
 80048e6:	2102      	movs	r1, #2
 80048e8:	2012      	movs	r0, #18
 80048ea:	f001 fab4 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80048ee:	2012      	movs	r0, #18
 80048f0:	f001 facd 	bl	8005e8e <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80048f4:	bf00      	nop
 80048f6:	3720      	adds	r7, #32
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	40012400 	.word	0x40012400
 8004900:	40021000 	.word	0x40021000
 8004904:	40010800 	.word	0x40010800

08004908 <HAL_ADC_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b082      	sub	sp, #8
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a09      	ldr	r2, [pc, #36]	@ (800493c <HAL_ADC_MspDeInit+0x34>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d10c      	bne.n	8004934 <HAL_ADC_MspDeInit+0x2c>
  {
    /* USER CODE BEGIN ADC1_MspDeInit 0 */

    /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC1_CLK_DISABLE();
 800491a:	4b09      	ldr	r3, [pc, #36]	@ (8004940 <HAL_ADC_MspDeInit+0x38>)
 800491c:	699b      	ldr	r3, [r3, #24]
 800491e:	4a08      	ldr	r2, [pc, #32]	@ (8004940 <HAL_ADC_MspDeInit+0x38>)
 8004920:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004924:	6193      	str	r3, [r2, #24]

    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    HAL_GPIO_DeInit(GPIOA, AN_BAT_Pin|AN_E_HUM_Pin);
 8004926:	2106      	movs	r1, #6
 8004928:	4806      	ldr	r0, [pc, #24]	@ (8004944 <HAL_ADC_MspDeInit+0x3c>)
 800492a:	f001 feed 	bl	8006708 <HAL_GPIO_DeInit>

    /* ADC1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(ADC1_2_IRQn);
 800492e:	2012      	movs	r0, #18
 8004930:	f001 fabb 	bl	8005eaa <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN ADC1_MspDeInit 1 */

    /* USER CODE END ADC1_MspDeInit 1 */
  }

}
 8004934:	bf00      	nop
 8004936:	3708      	adds	r7, #8
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}
 800493c:	40012400 	.word	0x40012400
 8004940:	40021000 	.word	0x40021000
 8004944:	40010800 	.word	0x40010800

08004948 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b08a      	sub	sp, #40	@ 0x28
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004950:	f107 0318 	add.w	r3, r7, #24
 8004954:	2200      	movs	r2, #0
 8004956:	601a      	str	r2, [r3, #0]
 8004958:	605a      	str	r2, [r3, #4]
 800495a:	609a      	str	r2, [r3, #8]
 800495c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a2f      	ldr	r2, [pc, #188]	@ (8004a20 <HAL_I2C_MspInit+0xd8>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d12c      	bne.n	80049c2 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004968:	4b2e      	ldr	r3, [pc, #184]	@ (8004a24 <HAL_I2C_MspInit+0xdc>)
 800496a:	699b      	ldr	r3, [r3, #24]
 800496c:	4a2d      	ldr	r2, [pc, #180]	@ (8004a24 <HAL_I2C_MspInit+0xdc>)
 800496e:	f043 0308 	orr.w	r3, r3, #8
 8004972:	6193      	str	r3, [r2, #24]
 8004974:	4b2b      	ldr	r3, [pc, #172]	@ (8004a24 <HAL_I2C_MspInit+0xdc>)
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	f003 0308 	and.w	r3, r3, #8
 800497c:	617b      	str	r3, [r7, #20]
 800497e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004980:	23c0      	movs	r3, #192	@ 0xc0
 8004982:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004984:	2312      	movs	r3, #18
 8004986:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004988:	2303      	movs	r3, #3
 800498a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800498c:	f107 0318 	add.w	r3, r7, #24
 8004990:	4619      	mov	r1, r3
 8004992:	4825      	ldr	r0, [pc, #148]	@ (8004a28 <HAL_I2C_MspInit+0xe0>)
 8004994:	f001 fd34 	bl	8006400 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004998:	4b22      	ldr	r3, [pc, #136]	@ (8004a24 <HAL_I2C_MspInit+0xdc>)
 800499a:	69db      	ldr	r3, [r3, #28]
 800499c:	4a21      	ldr	r2, [pc, #132]	@ (8004a24 <HAL_I2C_MspInit+0xdc>)
 800499e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80049a2:	61d3      	str	r3, [r2, #28]
 80049a4:	4b1f      	ldr	r3, [pc, #124]	@ (8004a24 <HAL_I2C_MspInit+0xdc>)
 80049a6:	69db      	ldr	r3, [r3, #28]
 80049a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049ac:	613b      	str	r3, [r7, #16]
 80049ae:	693b      	ldr	r3, [r7, #16]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80049b0:	2200      	movs	r2, #0
 80049b2:	2100      	movs	r1, #0
 80049b4:	201f      	movs	r0, #31
 80049b6:	f001 fa4e 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80049ba:	201f      	movs	r0, #31
 80049bc:	f001 fa67 	bl	8005e8e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80049c0:	e029      	b.n	8004a16 <HAL_I2C_MspInit+0xce>
  else if(hi2c->Instance==I2C2)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a19      	ldr	r2, [pc, #100]	@ (8004a2c <HAL_I2C_MspInit+0xe4>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d124      	bne.n	8004a16 <HAL_I2C_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049cc:	4b15      	ldr	r3, [pc, #84]	@ (8004a24 <HAL_I2C_MspInit+0xdc>)
 80049ce:	699b      	ldr	r3, [r3, #24]
 80049d0:	4a14      	ldr	r2, [pc, #80]	@ (8004a24 <HAL_I2C_MspInit+0xdc>)
 80049d2:	f043 0308 	orr.w	r3, r3, #8
 80049d6:	6193      	str	r3, [r2, #24]
 80049d8:	4b12      	ldr	r3, [pc, #72]	@ (8004a24 <HAL_I2C_MspInit+0xdc>)
 80049da:	699b      	ldr	r3, [r3, #24]
 80049dc:	f003 0308 	and.w	r3, r3, #8
 80049e0:	60fb      	str	r3, [r7, #12]
 80049e2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80049e4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80049e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80049ea:	2312      	movs	r3, #18
 80049ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80049ee:	2303      	movs	r3, #3
 80049f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049f2:	f107 0318 	add.w	r3, r7, #24
 80049f6:	4619      	mov	r1, r3
 80049f8:	480b      	ldr	r0, [pc, #44]	@ (8004a28 <HAL_I2C_MspInit+0xe0>)
 80049fa:	f001 fd01 	bl	8006400 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80049fe:	4b09      	ldr	r3, [pc, #36]	@ (8004a24 <HAL_I2C_MspInit+0xdc>)
 8004a00:	69db      	ldr	r3, [r3, #28]
 8004a02:	4a08      	ldr	r2, [pc, #32]	@ (8004a24 <HAL_I2C_MspInit+0xdc>)
 8004a04:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004a08:	61d3      	str	r3, [r2, #28]
 8004a0a:	4b06      	ldr	r3, [pc, #24]	@ (8004a24 <HAL_I2C_MspInit+0xdc>)
 8004a0c:	69db      	ldr	r3, [r3, #28]
 8004a0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a12:	60bb      	str	r3, [r7, #8]
 8004a14:	68bb      	ldr	r3, [r7, #8]
}
 8004a16:	bf00      	nop
 8004a18:	3728      	adds	r7, #40	@ 0x28
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}
 8004a1e:	bf00      	nop
 8004a20:	40005400 	.word	0x40005400
 8004a24:	40021000 	.word	0x40021000
 8004a28:	40010c00 	.word	0x40010c00
 8004a2c:	40005800 	.word	0x40005800

08004a30 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a0f      	ldr	r2, [pc, #60]	@ (8004a7c <HAL_RTC_MspInit+0x4c>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d118      	bne.n	8004a74 <HAL_RTC_MspInit+0x44>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8004a42:	f004 fba7 	bl	8009194 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8004a46:	4b0e      	ldr	r3, [pc, #56]	@ (8004a80 <HAL_RTC_MspInit+0x50>)
 8004a48:	69db      	ldr	r3, [r3, #28]
 8004a4a:	4a0d      	ldr	r2, [pc, #52]	@ (8004a80 <HAL_RTC_MspInit+0x50>)
 8004a4c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004a50:	61d3      	str	r3, [r2, #28]
 8004a52:	4b0b      	ldr	r3, [pc, #44]	@ (8004a80 <HAL_RTC_MspInit+0x50>)
 8004a54:	69db      	ldr	r3, [r3, #28]
 8004a56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a5a:	60fb      	str	r3, [r7, #12]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004a5e:	4b09      	ldr	r3, [pc, #36]	@ (8004a84 <HAL_RTC_MspInit+0x54>)
 8004a60:	2201      	movs	r2, #1
 8004a62:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8004a64:	2200      	movs	r2, #0
 8004a66:	2100      	movs	r1, #0
 8004a68:	2029      	movs	r0, #41	@ 0x29
 8004a6a:	f001 f9f4 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8004a6e:	2029      	movs	r0, #41	@ 0x29
 8004a70:	f001 fa0d 	bl	8005e8e <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8004a74:	bf00      	nop
 8004a76:	3710      	adds	r7, #16
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	40002800 	.word	0x40002800
 8004a80:	40021000 	.word	0x40021000
 8004a84:	4242043c 	.word	0x4242043c

08004a88 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b08a      	sub	sp, #40	@ 0x28
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a90:	f107 0318 	add.w	r3, r7, #24
 8004a94:	2200      	movs	r2, #0
 8004a96:	601a      	str	r2, [r3, #0]
 8004a98:	605a      	str	r2, [r3, #4]
 8004a9a:	609a      	str	r2, [r3, #8]
 8004a9c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a37      	ldr	r2, [pc, #220]	@ (8004b80 <HAL_SPI_MspInit+0xf8>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d130      	bne.n	8004b0a <HAL_SPI_MspInit+0x82>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004aa8:	4b36      	ldr	r3, [pc, #216]	@ (8004b84 <HAL_SPI_MspInit+0xfc>)
 8004aaa:	699b      	ldr	r3, [r3, #24]
 8004aac:	4a35      	ldr	r2, [pc, #212]	@ (8004b84 <HAL_SPI_MspInit+0xfc>)
 8004aae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004ab2:	6193      	str	r3, [r2, #24]
 8004ab4:	4b33      	ldr	r3, [pc, #204]	@ (8004b84 <HAL_SPI_MspInit+0xfc>)
 8004ab6:	699b      	ldr	r3, [r3, #24]
 8004ab8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004abc:	617b      	str	r3, [r7, #20]
 8004abe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ac0:	4b30      	ldr	r3, [pc, #192]	@ (8004b84 <HAL_SPI_MspInit+0xfc>)
 8004ac2:	699b      	ldr	r3, [r3, #24]
 8004ac4:	4a2f      	ldr	r2, [pc, #188]	@ (8004b84 <HAL_SPI_MspInit+0xfc>)
 8004ac6:	f043 0304 	orr.w	r3, r3, #4
 8004aca:	6193      	str	r3, [r2, #24]
 8004acc:	4b2d      	ldr	r3, [pc, #180]	@ (8004b84 <HAL_SPI_MspInit+0xfc>)
 8004ace:	699b      	ldr	r3, [r3, #24]
 8004ad0:	f003 0304 	and.w	r3, r3, #4
 8004ad4:	613b      	str	r3, [r7, #16]
 8004ad6:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8004ad8:	23a0      	movs	r3, #160	@ 0xa0
 8004ada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004adc:	2302      	movs	r3, #2
 8004ade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ae4:	f107 0318 	add.w	r3, r7, #24
 8004ae8:	4619      	mov	r1, r3
 8004aea:	4827      	ldr	r0, [pc, #156]	@ (8004b88 <HAL_SPI_MspInit+0x100>)
 8004aec:	f001 fc88 	bl	8006400 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004af0:	2340      	movs	r3, #64	@ 0x40
 8004af2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004af4:	2300      	movs	r3, #0
 8004af6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004af8:	2300      	movs	r3, #0
 8004afa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004afc:	f107 0318 	add.w	r3, r7, #24
 8004b00:	4619      	mov	r1, r3
 8004b02:	4821      	ldr	r0, [pc, #132]	@ (8004b88 <HAL_SPI_MspInit+0x100>)
 8004b04:	f001 fc7c 	bl	8006400 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004b08:	e036      	b.n	8004b78 <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI2)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a1f      	ldr	r2, [pc, #124]	@ (8004b8c <HAL_SPI_MspInit+0x104>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d131      	bne.n	8004b78 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004b14:	4b1b      	ldr	r3, [pc, #108]	@ (8004b84 <HAL_SPI_MspInit+0xfc>)
 8004b16:	69db      	ldr	r3, [r3, #28]
 8004b18:	4a1a      	ldr	r2, [pc, #104]	@ (8004b84 <HAL_SPI_MspInit+0xfc>)
 8004b1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b1e:	61d3      	str	r3, [r2, #28]
 8004b20:	4b18      	ldr	r3, [pc, #96]	@ (8004b84 <HAL_SPI_MspInit+0xfc>)
 8004b22:	69db      	ldr	r3, [r3, #28]
 8004b24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b28:	60fb      	str	r3, [r7, #12]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b2c:	4b15      	ldr	r3, [pc, #84]	@ (8004b84 <HAL_SPI_MspInit+0xfc>)
 8004b2e:	699b      	ldr	r3, [r3, #24]
 8004b30:	4a14      	ldr	r2, [pc, #80]	@ (8004b84 <HAL_SPI_MspInit+0xfc>)
 8004b32:	f043 0308 	orr.w	r3, r3, #8
 8004b36:	6193      	str	r3, [r2, #24]
 8004b38:	4b12      	ldr	r3, [pc, #72]	@ (8004b84 <HAL_SPI_MspInit+0xfc>)
 8004b3a:	699b      	ldr	r3, [r3, #24]
 8004b3c:	f003 0308 	and.w	r3, r3, #8
 8004b40:	60bb      	str	r3, [r7, #8]
 8004b42:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8004b44:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8004b48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b4a:	2302      	movs	r3, #2
 8004b4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b52:	f107 0318 	add.w	r3, r7, #24
 8004b56:	4619      	mov	r1, r3
 8004b58:	480d      	ldr	r0, [pc, #52]	@ (8004b90 <HAL_SPI_MspInit+0x108>)
 8004b5a:	f001 fc51 	bl	8006400 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004b5e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004b62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b64:	2300      	movs	r3, #0
 8004b66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b6c:	f107 0318 	add.w	r3, r7, #24
 8004b70:	4619      	mov	r1, r3
 8004b72:	4807      	ldr	r0, [pc, #28]	@ (8004b90 <HAL_SPI_MspInit+0x108>)
 8004b74:	f001 fc44 	bl	8006400 <HAL_GPIO_Init>
}
 8004b78:	bf00      	nop
 8004b7a:	3728      	adds	r7, #40	@ 0x28
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	40013000 	.word	0x40013000
 8004b84:	40021000 	.word	0x40021000
 8004b88:	40010800 	.word	0x40010800
 8004b8c:	40003800 	.word	0x40003800
 8004b90:	40010c00 	.word	0x40010c00

08004b94 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b084      	sub	sp, #16
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ba4:	d114      	bne.n	8004bd0 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004ba6:	4b19      	ldr	r3, [pc, #100]	@ (8004c0c <HAL_TIM_Base_MspInit+0x78>)
 8004ba8:	69db      	ldr	r3, [r3, #28]
 8004baa:	4a18      	ldr	r2, [pc, #96]	@ (8004c0c <HAL_TIM_Base_MspInit+0x78>)
 8004bac:	f043 0301 	orr.w	r3, r3, #1
 8004bb0:	61d3      	str	r3, [r2, #28]
 8004bb2:	4b16      	ldr	r3, [pc, #88]	@ (8004c0c <HAL_TIM_Base_MspInit+0x78>)
 8004bb4:	69db      	ldr	r3, [r3, #28]
 8004bb6:	f003 0301 	and.w	r3, r3, #1
 8004bba:	60fb      	str	r3, [r7, #12]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	2100      	movs	r1, #0
 8004bc2:	201c      	movs	r0, #28
 8004bc4:	f001 f947 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004bc8:	201c      	movs	r0, #28
 8004bca:	f001 f960 	bl	8005e8e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004bce:	e018      	b.n	8004c02 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a0e      	ldr	r2, [pc, #56]	@ (8004c10 <HAL_TIM_Base_MspInit+0x7c>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d113      	bne.n	8004c02 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004bda:	4b0c      	ldr	r3, [pc, #48]	@ (8004c0c <HAL_TIM_Base_MspInit+0x78>)
 8004bdc:	69db      	ldr	r3, [r3, #28]
 8004bde:	4a0b      	ldr	r2, [pc, #44]	@ (8004c0c <HAL_TIM_Base_MspInit+0x78>)
 8004be0:	f043 0302 	orr.w	r3, r3, #2
 8004be4:	61d3      	str	r3, [r2, #28]
 8004be6:	4b09      	ldr	r3, [pc, #36]	@ (8004c0c <HAL_TIM_Base_MspInit+0x78>)
 8004be8:	69db      	ldr	r3, [r3, #28]
 8004bea:	f003 0302 	and.w	r3, r3, #2
 8004bee:	60bb      	str	r3, [r7, #8]
 8004bf0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	2100      	movs	r1, #0
 8004bf6:	201d      	movs	r0, #29
 8004bf8:	f001 f92d 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004bfc:	201d      	movs	r0, #29
 8004bfe:	f001 f946 	bl	8005e8e <HAL_NVIC_EnableIRQ>
}
 8004c02:	bf00      	nop
 8004c04:	3710      	adds	r7, #16
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	bf00      	nop
 8004c0c:	40021000 	.word	0x40021000
 8004c10:	40000400 	.word	0x40000400

08004c14 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b088      	sub	sp, #32
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c1c:	f107 0310 	add.w	r3, r7, #16
 8004c20:	2200      	movs	r2, #0
 8004c22:	601a      	str	r2, [r3, #0]
 8004c24:	605a      	str	r2, [r3, #4]
 8004c26:	609a      	str	r2, [r3, #8]
 8004c28:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a1c      	ldr	r2, [pc, #112]	@ (8004ca0 <HAL_UART_MspInit+0x8c>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d131      	bne.n	8004c98 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004c34:	4b1b      	ldr	r3, [pc, #108]	@ (8004ca4 <HAL_UART_MspInit+0x90>)
 8004c36:	699b      	ldr	r3, [r3, #24]
 8004c38:	4a1a      	ldr	r2, [pc, #104]	@ (8004ca4 <HAL_UART_MspInit+0x90>)
 8004c3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c3e:	6193      	str	r3, [r2, #24]
 8004c40:	4b18      	ldr	r3, [pc, #96]	@ (8004ca4 <HAL_UART_MspInit+0x90>)
 8004c42:	699b      	ldr	r3, [r3, #24]
 8004c44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c48:	60fb      	str	r3, [r7, #12]
 8004c4a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c4c:	4b15      	ldr	r3, [pc, #84]	@ (8004ca4 <HAL_UART_MspInit+0x90>)
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	4a14      	ldr	r2, [pc, #80]	@ (8004ca4 <HAL_UART_MspInit+0x90>)
 8004c52:	f043 0304 	orr.w	r3, r3, #4
 8004c56:	6193      	str	r3, [r2, #24]
 8004c58:	4b12      	ldr	r3, [pc, #72]	@ (8004ca4 <HAL_UART_MspInit+0x90>)
 8004c5a:	699b      	ldr	r3, [r3, #24]
 8004c5c:	f003 0304 	and.w	r3, r3, #4
 8004c60:	60bb      	str	r3, [r7, #8]
 8004c62:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004c64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c68:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c6a:	2302      	movs	r3, #2
 8004c6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c72:	f107 0310 	add.w	r3, r7, #16
 8004c76:	4619      	mov	r1, r3
 8004c78:	480b      	ldr	r0, [pc, #44]	@ (8004ca8 <HAL_UART_MspInit+0x94>)
 8004c7a:	f001 fbc1 	bl	8006400 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004c7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004c82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c84:	2300      	movs	r3, #0
 8004c86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c8c:	f107 0310 	add.w	r3, r7, #16
 8004c90:	4619      	mov	r1, r3
 8004c92:	4805      	ldr	r0, [pc, #20]	@ (8004ca8 <HAL_UART_MspInit+0x94>)
 8004c94:	f001 fbb4 	bl	8006400 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004c98:	bf00      	nop
 8004c9a:	3720      	adds	r7, #32
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}
 8004ca0:	40013800 	.word	0x40013800
 8004ca4:	40021000 	.word	0x40021000
 8004ca8:	40010800 	.word	0x40010800

08004cac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004cac:	b480      	push	{r7}
 8004cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004cb0:	bf00      	nop
 8004cb2:	e7fd      	b.n	8004cb0 <NMI_Handler+0x4>

08004cb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	#ifdef DEBUG
     __BKPT(0);
 8004cb8:	be00      	bkpt	0x0000
   	#endif

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004cba:	bf00      	nop
 8004cbc:	e7fd      	b.n	8004cba <HardFault_Handler+0x6>

08004cbe <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004cbe:	b480      	push	{r7}
 8004cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004cc2:	bf00      	nop
 8004cc4:	e7fd      	b.n	8004cc2 <MemManage_Handler+0x4>

08004cc6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004cc6:	b480      	push	{r7}
 8004cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004cca:	bf00      	nop
 8004ccc:	e7fd      	b.n	8004cca <BusFault_Handler+0x4>

08004cce <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004cce:	b480      	push	{r7}
 8004cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004cd2:	bf00      	nop
 8004cd4:	e7fd      	b.n	8004cd2 <UsageFault_Handler+0x4>

08004cd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004cd6:	b480      	push	{r7}
 8004cd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004cda:	bf00      	nop
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bc80      	pop	{r7}
 8004ce0:	4770      	bx	lr

08004ce2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004ce2:	b480      	push	{r7}
 8004ce4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ce6:	bf00      	nop
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bc80      	pop	{r7}
 8004cec:	4770      	bx	lr

08004cee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004cee:	b480      	push	{r7}
 8004cf0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004cf2:	bf00      	nop
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bc80      	pop	{r7}
 8004cf8:	4770      	bx	lr

08004cfa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004cfa:	b580      	push	{r7, lr}
 8004cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004cfe:	f000 f977 	bl	8004ff0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d02:	bf00      	nop
 8004d04:	bd80      	pop	{r7, pc}

08004d06 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004d06:	b580      	push	{r7, lr}
 8004d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO5_Pin);
 8004d0a:	2002      	movs	r0, #2
 8004d0c:	f001 fdd0 	bl	80068b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004d10:	bf00      	nop
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8004d18:	2008      	movs	r0, #8
 8004d1a:	f001 fdc9 	bl	80068b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8004d1e:	bf00      	nop
 8004d20:	bd80      	pop	{r7, pc}
	...

08004d24 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004d28:	4802      	ldr	r0, [pc, #8]	@ (8004d34 <ADC1_2_IRQHandler+0x10>)
 8004d2a:	f000 fd35 	bl	8005798 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8004d2e:	bf00      	nop
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	200002e8 	.word	0x200002e8

08004d38 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004d3c:	4802      	ldr	r0, [pc, #8]	@ (8004d48 <TIM2_IRQHandler+0x10>)
 8004d3e:	f006 fd33 	bl	800b7a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004d42:	bf00      	nop
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	20000484 	.word	0x20000484

08004d4c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004d50:	4802      	ldr	r0, [pc, #8]	@ (8004d5c <TIM3_IRQHandler+0x10>)
 8004d52:	f006 fd29 	bl	800b7a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004d56:	bf00      	nop
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	200004cc 	.word	0x200004cc

08004d60 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004d64:	4802      	ldr	r0, [pc, #8]	@ (8004d70 <I2C1_EV_IRQHandler+0x10>)
 8004d66:	f002 fa81 	bl	800726c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004d6a:	bf00      	nop
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	20000318 	.word	0x20000318

08004d74 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004d78:	4802      	ldr	r0, [pc, #8]	@ (8004d84 <RTC_Alarm_IRQHandler+0x10>)
 8004d7a:	f005 fbe5 	bl	800a548 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8004d7e:	bf00      	nop
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	200003c0 	.word	0x200003c0

08004d88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	af00      	add	r7, sp, #0
  return 1;
 8004d8c:	2301      	movs	r3, #1
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bc80      	pop	{r7}
 8004d94:	4770      	bx	lr

08004d96 <_kill>:

int _kill(int pid, int sig)
{
 8004d96:	b580      	push	{r7, lr}
 8004d98:	b082      	sub	sp, #8
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
 8004d9e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004da0:	f008 f83a 	bl	800ce18 <__errno>
 8004da4:	4603      	mov	r3, r0
 8004da6:	2216      	movs	r2, #22
 8004da8:	601a      	str	r2, [r3, #0]
  return -1;
 8004daa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3708      	adds	r7, #8
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}

08004db6 <_exit>:

void _exit (int status)
{
 8004db6:	b580      	push	{r7, lr}
 8004db8:	b082      	sub	sp, #8
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004dbe:	f04f 31ff 	mov.w	r1, #4294967295
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f7ff ffe7 	bl	8004d96 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004dc8:	bf00      	nop
 8004dca:	e7fd      	b.n	8004dc8 <_exit+0x12>

08004dcc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b086      	sub	sp, #24
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	60f8      	str	r0, [r7, #12]
 8004dd4:	60b9      	str	r1, [r7, #8]
 8004dd6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dd8:	2300      	movs	r3, #0
 8004dda:	617b      	str	r3, [r7, #20]
 8004ddc:	e00a      	b.n	8004df4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004dde:	f3af 8000 	nop.w
 8004de2:	4601      	mov	r1, r0
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	1c5a      	adds	r2, r3, #1
 8004de8:	60ba      	str	r2, [r7, #8]
 8004dea:	b2ca      	uxtb	r2, r1
 8004dec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	3301      	adds	r3, #1
 8004df2:	617b      	str	r3, [r7, #20]
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	dbf0      	blt.n	8004dde <_read+0x12>
  }

  return len;
 8004dfc:	687b      	ldr	r3, [r7, #4]
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3718      	adds	r7, #24
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}

08004e06 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004e06:	b580      	push	{r7, lr}
 8004e08:	b086      	sub	sp, #24
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	60f8      	str	r0, [r7, #12]
 8004e0e:	60b9      	str	r1, [r7, #8]
 8004e10:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e12:	2300      	movs	r3, #0
 8004e14:	617b      	str	r3, [r7, #20]
 8004e16:	e009      	b.n	8004e2c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	1c5a      	adds	r2, r3, #1
 8004e1c:	60ba      	str	r2, [r7, #8]
 8004e1e:	781b      	ldrb	r3, [r3, #0]
 8004e20:	4618      	mov	r0, r3
 8004e22:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	3301      	adds	r3, #1
 8004e2a:	617b      	str	r3, [r7, #20]
 8004e2c:	697a      	ldr	r2, [r7, #20]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	dbf1      	blt.n	8004e18 <_write+0x12>
  }
  return len;
 8004e34:	687b      	ldr	r3, [r7, #4]
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3718      	adds	r7, #24
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}

08004e3e <_close>:

int _close(int file)
{
 8004e3e:	b480      	push	{r7}
 8004e40:	b083      	sub	sp, #12
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004e46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	370c      	adds	r7, #12
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bc80      	pop	{r7}
 8004e52:	4770      	bx	lr

08004e54 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004e64:	605a      	str	r2, [r3, #4]
  return 0;
 8004e66:	2300      	movs	r3, #0
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bc80      	pop	{r7}
 8004e70:	4770      	bx	lr

08004e72 <_isatty>:

int _isatty(int file)
{
 8004e72:	b480      	push	{r7}
 8004e74:	b083      	sub	sp, #12
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004e7a:	2301      	movs	r3, #1
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bc80      	pop	{r7}
 8004e84:	4770      	bx	lr

08004e86 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b085      	sub	sp, #20
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	60f8      	str	r0, [r7, #12]
 8004e8e:	60b9      	str	r1, [r7, #8]
 8004e90:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004e92:	2300      	movs	r3, #0
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3714      	adds	r7, #20
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bc80      	pop	{r7}
 8004e9c:	4770      	bx	lr
	...

08004ea0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b086      	sub	sp, #24
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ea8:	4a14      	ldr	r2, [pc, #80]	@ (8004efc <_sbrk+0x5c>)
 8004eaa:	4b15      	ldr	r3, [pc, #84]	@ (8004f00 <_sbrk+0x60>)
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004eb4:	4b13      	ldr	r3, [pc, #76]	@ (8004f04 <_sbrk+0x64>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d102      	bne.n	8004ec2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ebc:	4b11      	ldr	r3, [pc, #68]	@ (8004f04 <_sbrk+0x64>)
 8004ebe:	4a12      	ldr	r2, [pc, #72]	@ (8004f08 <_sbrk+0x68>)
 8004ec0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ec2:	4b10      	ldr	r3, [pc, #64]	@ (8004f04 <_sbrk+0x64>)
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4413      	add	r3, r2
 8004eca:	693a      	ldr	r2, [r7, #16]
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d207      	bcs.n	8004ee0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ed0:	f007 ffa2 	bl	800ce18 <__errno>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	220c      	movs	r2, #12
 8004ed8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004eda:	f04f 33ff 	mov.w	r3, #4294967295
 8004ede:	e009      	b.n	8004ef4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004ee0:	4b08      	ldr	r3, [pc, #32]	@ (8004f04 <_sbrk+0x64>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004ee6:	4b07      	ldr	r3, [pc, #28]	@ (8004f04 <_sbrk+0x64>)
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4413      	add	r3, r2
 8004eee:	4a05      	ldr	r2, [pc, #20]	@ (8004f04 <_sbrk+0x64>)
 8004ef0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3718      	adds	r7, #24
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}
 8004efc:	20005000 	.word	0x20005000
 8004f00:	00000400 	.word	0x00000400
 8004f04:	20000564 	.word	0x20000564
 8004f08:	200006f0 	.word	0x200006f0

08004f0c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004f10:	bf00      	nop
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bc80      	pop	{r7}
 8004f16:	4770      	bx	lr

08004f18 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004f18:	f7ff fff8 	bl	8004f0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004f1c:	480b      	ldr	r0, [pc, #44]	@ (8004f4c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8004f1e:	490c      	ldr	r1, [pc, #48]	@ (8004f50 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8004f20:	4a0c      	ldr	r2, [pc, #48]	@ (8004f54 <LoopFillZerobss+0x16>)
  movs r3, #0
 8004f22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f24:	e002      	b.n	8004f2c <LoopCopyDataInit>

08004f26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f2a:	3304      	adds	r3, #4

08004f2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f30:	d3f9      	bcc.n	8004f26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f32:	4a09      	ldr	r2, [pc, #36]	@ (8004f58 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8004f34:	4c09      	ldr	r4, [pc, #36]	@ (8004f5c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004f36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f38:	e001      	b.n	8004f3e <LoopFillZerobss>

08004f3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f3c:	3204      	adds	r2, #4

08004f3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f40:	d3fb      	bcc.n	8004f3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004f42:	f007 ff6f 	bl	800ce24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004f46:	f7fc ffe1 	bl	8001f0c <main>
  bx lr
 8004f4a:	4770      	bx	lr
  ldr r0, =_sdata
 8004f4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f50:	2000016c 	.word	0x2000016c
  ldr r2, =_sidata
 8004f54:	0800de20 	.word	0x0800de20
  ldr r2, =_sbss
 8004f58:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 8004f5c:	200006ec 	.word	0x200006ec

08004f60 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004f60:	e7fe      	b.n	8004f60 <CAN1_RX1_IRQHandler>
	...

08004f64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004f68:	4b08      	ldr	r3, [pc, #32]	@ (8004f8c <HAL_Init+0x28>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a07      	ldr	r2, [pc, #28]	@ (8004f8c <HAL_Init+0x28>)
 8004f6e:	f043 0310 	orr.w	r3, r3, #16
 8004f72:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f74:	2003      	movs	r0, #3
 8004f76:	f000 ff63 	bl	8005e40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004f7a:	200f      	movs	r0, #15
 8004f7c:	f000 f808 	bl	8004f90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004f80:	f7ff fc4c 	bl	800481c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f84:	2300      	movs	r3, #0
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	40022000 	.word	0x40022000

08004f90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b082      	sub	sp, #8
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004f98:	4b12      	ldr	r3, [pc, #72]	@ (8004fe4 <HAL_InitTick+0x54>)
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	4b12      	ldr	r3, [pc, #72]	@ (8004fe8 <HAL_InitTick+0x58>)
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	4619      	mov	r1, r3
 8004fa2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004fa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8004faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f000 ff89 	bl	8005ec6 <HAL_SYSTICK_Config>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d001      	beq.n	8004fbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e00e      	b.n	8004fdc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2b0f      	cmp	r3, #15
 8004fc2:	d80a      	bhi.n	8004fda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	6879      	ldr	r1, [r7, #4]
 8004fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8004fcc:	f000 ff43 	bl	8005e56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004fd0:	4a06      	ldr	r2, [pc, #24]	@ (8004fec <HAL_InitTick+0x5c>)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	e000      	b.n	8004fdc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3708      	adds	r7, #8
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}
 8004fe4:	20000004 	.word	0x20000004
 8004fe8:	2000000c 	.word	0x2000000c
 8004fec:	20000008 	.word	0x20000008

08004ff0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ff4:	4b05      	ldr	r3, [pc, #20]	@ (800500c <HAL_IncTick+0x1c>)
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	4b05      	ldr	r3, [pc, #20]	@ (8005010 <HAL_IncTick+0x20>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4413      	add	r3, r2
 8005000:	4a03      	ldr	r2, [pc, #12]	@ (8005010 <HAL_IncTick+0x20>)
 8005002:	6013      	str	r3, [r2, #0]
}
 8005004:	bf00      	nop
 8005006:	46bd      	mov	sp, r7
 8005008:	bc80      	pop	{r7}
 800500a:	4770      	bx	lr
 800500c:	2000000c 	.word	0x2000000c
 8005010:	20000568 	.word	0x20000568

08005014 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005014:	b480      	push	{r7}
 8005016:	af00      	add	r7, sp, #0
  return uwTick;
 8005018:	4b02      	ldr	r3, [pc, #8]	@ (8005024 <HAL_GetTick+0x10>)
 800501a:	681b      	ldr	r3, [r3, #0]
}
 800501c:	4618      	mov	r0, r3
 800501e:	46bd      	mov	sp, r7
 8005020:	bc80      	pop	{r7}
 8005022:	4770      	bx	lr
 8005024:	20000568 	.word	0x20000568

08005028 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b084      	sub	sp, #16
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005030:	f7ff fff0 	bl	8005014 <HAL_GetTick>
 8005034:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005040:	d005      	beq.n	800504e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005042:	4b0a      	ldr	r3, [pc, #40]	@ (800506c <HAL_Delay+0x44>)
 8005044:	781b      	ldrb	r3, [r3, #0]
 8005046:	461a      	mov	r2, r3
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	4413      	add	r3, r2
 800504c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800504e:	bf00      	nop
 8005050:	f7ff ffe0 	bl	8005014 <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	68fa      	ldr	r2, [r7, #12]
 800505c:	429a      	cmp	r2, r3
 800505e:	d8f7      	bhi.n	8005050 <HAL_Delay+0x28>
  {
  }
}
 8005060:	bf00      	nop
 8005062:	bf00      	nop
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	2000000c 	.word	0x2000000c

08005070 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8005070:	b480      	push	{r7}
 8005072:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8005074:	4b04      	ldr	r3, [pc, #16]	@ (8005088 <HAL_SuspendTick+0x18>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a03      	ldr	r2, [pc, #12]	@ (8005088 <HAL_SuspendTick+0x18>)
 800507a:	f023 0302 	bic.w	r3, r3, #2
 800507e:	6013      	str	r3, [r2, #0]
}
 8005080:	bf00      	nop
 8005082:	46bd      	mov	sp, r7
 8005084:	bc80      	pop	{r7}
 8005086:	4770      	bx	lr
 8005088:	e000e010 	.word	0xe000e010

0800508c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 800508c:	b480      	push	{r7}
 800508e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8005090:	4b04      	ldr	r3, [pc, #16]	@ (80050a4 <HAL_ResumeTick+0x18>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a03      	ldr	r2, [pc, #12]	@ (80050a4 <HAL_ResumeTick+0x18>)
 8005096:	f043 0302 	orr.w	r3, r3, #2
 800509a:	6013      	str	r3, [r2, #0]
}
 800509c:	bf00      	nop
 800509e:	46bd      	mov	sp, r7
 80050a0:	bc80      	pop	{r7}
 80050a2:	4770      	bx	lr
 80050a4:	e000e010 	.word	0xe000e010

080050a8 <HAL_DBGMCU_DisableDBGStopMode>:
  *       debug mode (not accessible by the user software in normal mode).
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 80050a8:	b480      	push	{r7}
 80050aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80050ac:	4b04      	ldr	r3, [pc, #16]	@ (80050c0 <HAL_DBGMCU_DisableDBGStopMode+0x18>)
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	4a03      	ldr	r2, [pc, #12]	@ (80050c0 <HAL_DBGMCU_DisableDBGStopMode+0x18>)
 80050b2:	f023 0302 	bic.w	r3, r3, #2
 80050b6:	6053      	str	r3, [r2, #4]
}
 80050b8:	bf00      	nop
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bc80      	pop	{r7}
 80050be:	4770      	bx	lr
 80050c0:	e0042000 	.word	0xe0042000

080050c4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b086      	sub	sp, #24
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80050cc:	2300      	movs	r3, #0
 80050ce:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80050d0:	2300      	movs	r3, #0
 80050d2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80050d4:	2300      	movs	r3, #0
 80050d6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80050d8:	2300      	movs	r3, #0
 80050da:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d101      	bne.n	80050e6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e0be      	b.n	8005264 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d109      	bne.n	8005108 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2200      	movs	r2, #0
 80050f8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f7ff fbbc 	bl	8004880 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	f000 fd5f 	bl	8005bcc <ADC_ConversionStop_Disable>
 800510e:	4603      	mov	r3, r0
 8005110:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005116:	f003 0310 	and.w	r3, r3, #16
 800511a:	2b00      	cmp	r3, #0
 800511c:	f040 8099 	bne.w	8005252 <HAL_ADC_Init+0x18e>
 8005120:	7dfb      	ldrb	r3, [r7, #23]
 8005122:	2b00      	cmp	r3, #0
 8005124:	f040 8095 	bne.w	8005252 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800512c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005130:	f023 0302 	bic.w	r3, r3, #2
 8005134:	f043 0202 	orr.w	r2, r3, #2
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005144:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	7b1b      	ldrb	r3, [r3, #12]
 800514a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800514c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800514e:	68ba      	ldr	r2, [r7, #8]
 8005150:	4313      	orrs	r3, r2
 8005152:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800515c:	d003      	beq.n	8005166 <HAL_ADC_Init+0xa2>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	2b01      	cmp	r3, #1
 8005164:	d102      	bne.n	800516c <HAL_ADC_Init+0xa8>
 8005166:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800516a:	e000      	b.n	800516e <HAL_ADC_Init+0xaa>
 800516c:	2300      	movs	r3, #0
 800516e:	693a      	ldr	r2, [r7, #16]
 8005170:	4313      	orrs	r3, r2
 8005172:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	7d1b      	ldrb	r3, [r3, #20]
 8005178:	2b01      	cmp	r3, #1
 800517a:	d119      	bne.n	80051b0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	7b1b      	ldrb	r3, [r3, #12]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d109      	bne.n	8005198 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	699b      	ldr	r3, [r3, #24]
 8005188:	3b01      	subs	r3, #1
 800518a:	035a      	lsls	r2, r3, #13
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	4313      	orrs	r3, r2
 8005190:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005194:	613b      	str	r3, [r7, #16]
 8005196:	e00b      	b.n	80051b0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800519c:	f043 0220 	orr.w	r2, r3, #32
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a8:	f043 0201 	orr.w	r2, r3, #1
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	693a      	ldr	r2, [r7, #16]
 80051c0:	430a      	orrs	r2, r1
 80051c2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	689a      	ldr	r2, [r3, #8]
 80051ca:	4b28      	ldr	r3, [pc, #160]	@ (800526c <HAL_ADC_Init+0x1a8>)
 80051cc:	4013      	ands	r3, r2
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	6812      	ldr	r2, [r2, #0]
 80051d2:	68b9      	ldr	r1, [r7, #8]
 80051d4:	430b      	orrs	r3, r1
 80051d6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051e0:	d003      	beq.n	80051ea <HAL_ADC_Init+0x126>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d104      	bne.n	80051f4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	3b01      	subs	r3, #1
 80051f0:	051b      	lsls	r3, r3, #20
 80051f2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051fa:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	68fa      	ldr	r2, [r7, #12]
 8005204:	430a      	orrs	r2, r1
 8005206:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	689a      	ldr	r2, [r3, #8]
 800520e:	4b18      	ldr	r3, [pc, #96]	@ (8005270 <HAL_ADC_Init+0x1ac>)
 8005210:	4013      	ands	r3, r2
 8005212:	68ba      	ldr	r2, [r7, #8]
 8005214:	429a      	cmp	r2, r3
 8005216:	d10b      	bne.n	8005230 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005222:	f023 0303 	bic.w	r3, r3, #3
 8005226:	f043 0201 	orr.w	r2, r3, #1
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800522e:	e018      	b.n	8005262 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005234:	f023 0312 	bic.w	r3, r3, #18
 8005238:	f043 0210 	orr.w	r2, r3, #16
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005244:	f043 0201 	orr.w	r2, r3, #1
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005250:	e007      	b.n	8005262 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005256:	f043 0210 	orr.w	r2, r3, #16
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005262:	7dfb      	ldrb	r3, [r7, #23]
}
 8005264:	4618      	mov	r0, r3
 8005266:	3718      	adds	r7, #24
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}
 800526c:	ffe1f7fd 	.word	0xffe1f7fd
 8005270:	ff1f0efe 	.word	0xff1f0efe

08005274 <HAL_ADC_DeInit>:
  *         function HAL_ADC_MspDeInit().
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef* hadc)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800527c:	2300      	movs	r3, #0
 800527e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d101      	bne.n	800528a <HAL_ADC_DeInit+0x16>
  {
     return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e0ad      	b.n	80053e6 <HAL_ADC_DeInit+0x172>
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800528e:	f043 0202 	orr.w	r2, r3, #2
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f000 fc98 	bl	8005bcc <ADC_ConversionStop_Disable>
 800529c:	4603      	mov	r3, r0
 800529e:	73fb      	strb	r3, [r7, #15]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (tmp_hal_status == HAL_OK)
 80052a0:	7bfb      	ldrb	r3, [r7, #15]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	f040 809a 	bne.w	80053dc <HAL_ADC_DeInit+0x168>




    /* Reset register SR */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_JEOC | ADC_FLAG_EOC |
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f06f 021f 	mvn.w	r2, #31
 80052b0:	601a      	str	r2, [r3, #0]
                                ADC_FLAG_JSTRT | ADC_FLAG_STRT));
                         
    /* Reset register CR1 */
    CLEAR_BIT(hadc->Instance->CR1, (ADC_CR1_AWDEN   | ADC_CR1_JAWDEN | ADC_CR1_DISCNUM | 
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	6859      	ldr	r1, [r3, #4]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	4b4c      	ldr	r3, [pc, #304]	@ (80053f0 <HAL_ADC_DeInit+0x17c>)
 80052be:	400b      	ands	r3, r1
 80052c0:	6053      	str	r3, [r2, #4]
                                    ADC_CR1_JDISCEN | ADC_CR1_DISCEN | ADC_CR1_JAUTO   | 
                                    ADC_CR1_AWDSGL  | ADC_CR1_SCAN   | ADC_CR1_JEOCIE  |   
                                    ADC_CR1_AWDIE   | ADC_CR1_EOCIE  | ADC_CR1_AWDCH    ));
    
    /* Reset register CR2 */
    CLEAR_BIT(hadc->Instance->CR2, (ADC_CR2_TSVREFE | ADC_CR2_SWSTART | ADC_CR2_JSWSTART | 
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	6899      	ldr	r1, [r3, #8]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	4b49      	ldr	r3, [pc, #292]	@ (80053f4 <HAL_ADC_DeInit+0x180>)
 80052ce:	400b      	ands	r3, r1
 80052d0:	6093      	str	r3, [r2, #8]
                                    ADC_CR2_JEXTSEL | ADC_CR2_ALIGN   | ADC_CR2_DMA      |        
                                    ADC_CR2_RSTCAL  | ADC_CR2_CAL     | ADC_CR2_CONT     |          
                                    ADC_CR2_ADON                                          ));
    
    /* Reset register SMPR1 */
    CLEAR_BIT(hadc->Instance->SMPR1, (ADC_SMPR1_SMP17 | ADC_SMPR1_SMP16 | ADC_SMPR1_SMP15 | 
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68da      	ldr	r2, [r3, #12]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80052e0:	60da      	str	r2, [r3, #12]
                                      ADC_SMPR1_SMP14 | ADC_SMPR1_SMP13 | ADC_SMPR1_SMP12 | 
                                      ADC_SMPR1_SMP11 | ADC_SMPR1_SMP10                    ));
    
    /* Reset register SMPR2 */
    CLEAR_BIT(hadc->Instance->SMPR2, (ADC_SMPR2_SMP9 | ADC_SMPR2_SMP8 | ADC_SMPR2_SMP7 | 
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	691a      	ldr	r2, [r3, #16]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 80052f0:	611a      	str	r2, [r3, #16]
                                      ADC_SMPR2_SMP6 | ADC_SMPR2_SMP5 | ADC_SMPR2_SMP4 | 
                                      ADC_SMPR2_SMP3 | ADC_SMPR2_SMP2 | ADC_SMPR2_SMP1 | 
                                      ADC_SMPR2_SMP0                                    ));

    /* Reset register JOFR1 */
    CLEAR_BIT(hadc->Instance->JOFR1, ADC_JOFR1_JOFFSET1);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	695b      	ldr	r3, [r3, #20]
 80052f8:	687a      	ldr	r2, [r7, #4]
 80052fa:	6812      	ldr	r2, [r2, #0]
 80052fc:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8005300:	f023 030f 	bic.w	r3, r3, #15
 8005304:	6153      	str	r3, [r2, #20]
    /* Reset register JOFR2 */
    CLEAR_BIT(hadc->Instance->JOFR2, ADC_JOFR2_JOFFSET2);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	699b      	ldr	r3, [r3, #24]
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	6812      	ldr	r2, [r2, #0]
 8005310:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8005314:	f023 030f 	bic.w	r3, r3, #15
 8005318:	6193      	str	r3, [r2, #24]
    /* Reset register JOFR3 */
    CLEAR_BIT(hadc->Instance->JOFR3, ADC_JOFR3_JOFFSET3);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	69db      	ldr	r3, [r3, #28]
 8005320:	687a      	ldr	r2, [r7, #4]
 8005322:	6812      	ldr	r2, [r2, #0]
 8005324:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8005328:	f023 030f 	bic.w	r3, r3, #15
 800532c:	61d3      	str	r3, [r2, #28]
    /* Reset register JOFR4 */
    CLEAR_BIT(hadc->Instance->JOFR4, ADC_JOFR4_JOFFSET4);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	6a1b      	ldr	r3, [r3, #32]
 8005334:	687a      	ldr	r2, [r7, #4]
 8005336:	6812      	ldr	r2, [r2, #0]
 8005338:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800533c:	f023 030f 	bic.w	r3, r3, #15
 8005340:	6213      	str	r3, [r2, #32]
    
    /* Reset register HTR */
    CLEAR_BIT(hadc->Instance->HTR, ADC_HTR_HT);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005348:	687a      	ldr	r2, [r7, #4]
 800534a:	6812      	ldr	r2, [r2, #0]
 800534c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8005350:	f023 030f 	bic.w	r3, r3, #15
 8005354:	6253      	str	r3, [r2, #36]	@ 0x24
    /* Reset register LTR */
    CLEAR_BIT(hadc->Instance->LTR, ADC_LTR_LT);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	6812      	ldr	r2, [r2, #0]
 8005360:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8005364:	f023 030f 	bic.w	r3, r3, #15
 8005368:	6293      	str	r3, [r2, #40]	@ 0x28
    
    /* Reset register SQR1 */
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L    |
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8005378:	62da      	str	r2, [r3, #44]	@ 0x2c
                                    ADC_SQR1_SQ16 | ADC_SQR1_SQ15 | 
                                    ADC_SQR1_SQ14 | ADC_SQR1_SQ13  );
    
    /* Reset register SQR1 */
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L    |
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8005388:	62da      	str	r2, [r3, #44]	@ 0x2c
                                    ADC_SQR1_SQ16 | ADC_SQR1_SQ15 | 
                                    ADC_SQR1_SQ14 | ADC_SQR1_SQ13  );
    
    /* Reset register SQR2 */
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ12 | ADC_SQR2_SQ11 | ADC_SQR2_SQ10 | 
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 8005398:	631a      	str	r2, [r3, #48]	@ 0x30
                                    ADC_SQR2_SQ9  | ADC_SQR2_SQ8  | ADC_SQR2_SQ7   );
    
    /* Reset register SQR3 */
    CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ6 | ADC_SQR3_SQ5 | ADC_SQR3_SQ4 | 
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 80053a8:	635a      	str	r2, [r3, #52]	@ 0x34
                                    ADC_SQR3_SQ3 | ADC_SQR3_SQ2 | ADC_SQR3_SQ1  );
    
    /* Reset register JSQR */
    CLEAR_BIT(hadc->Instance->JSQR, ADC_JSQR_JL |
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053b0:	687a      	ldr	r2, [r7, #4]
 80053b2:	6812      	ldr	r2, [r2, #0]
 80053b4:	0d9b      	lsrs	r3, r3, #22
 80053b6:	059b      	lsls	r3, r3, #22
 80053b8:	6393      	str	r3, [r2, #56]	@ 0x38
                                    ADC_JSQR_JSQ4 | ADC_JSQR_JSQ3 | 
                                    ADC_JSQR_JSQ2 | ADC_JSQR_JSQ1  );
    
    /* Reset register JSQR */
    CLEAR_BIT(hadc->Instance->JSQR, ADC_JSQR_JL |
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	6812      	ldr	r2, [r2, #0]
 80053c4:	0d9b      	lsrs	r3, r3, #22
 80053c6:	059b      	lsls	r3, r3, #22
 80053c8:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* DeInit the low level hardware */
    hadc->MspDeInitCallback(hadc);
#else
    /* DeInit the low level hardware */
    HAL_ADC_MspDeInit(hadc);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f7ff fa9c 	bl	8004908 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2200      	movs	r2, #0
 80053d4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set ADC state */
    hadc->State = HAL_ADC_STATE_RESET; 
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	629a      	str	r2, [r3, #40]	@ 0x28
  
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80053e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3710      	adds	r7, #16
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	ff3f0000 	.word	0xff3f0000
 80053f4:	ff0106f0 	.word	0xff0106f0

080053f8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b084      	sub	sp, #16
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005400:	2300      	movs	r3, #0
 8005402:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800540a:	2b01      	cmp	r3, #1
 800540c:	d101      	bne.n	8005412 <HAL_ADC_Start+0x1a>
 800540e:	2302      	movs	r3, #2
 8005410:	e098      	b.n	8005544 <HAL_ADC_Start+0x14c>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2201      	movs	r2, #1
 8005416:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 fb7c 	bl	8005b18 <ADC_Enable>
 8005420:	4603      	mov	r3, r0
 8005422:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8005424:	7bfb      	ldrb	r3, [r7, #15]
 8005426:	2b00      	cmp	r3, #0
 8005428:	f040 8087 	bne.w	800553a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005430:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005434:	f023 0301 	bic.w	r3, r3, #1
 8005438:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a41      	ldr	r2, [pc, #260]	@ (800554c <HAL_ADC_Start+0x154>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d105      	bne.n	8005456 <HAL_ADC_Start+0x5e>
 800544a:	4b41      	ldr	r3, [pc, #260]	@ (8005550 <HAL_ADC_Start+0x158>)
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8005452:	2b00      	cmp	r3, #0
 8005454:	d115      	bne.n	8005482 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800545a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800546c:	2b00      	cmp	r3, #0
 800546e:	d026      	beq.n	80054be <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005474:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005478:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005480:	e01d      	b.n	80054be <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005486:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a2f      	ldr	r2, [pc, #188]	@ (8005550 <HAL_ADC_Start+0x158>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d004      	beq.n	80054a2 <HAL_ADC_Start+0xaa>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a2b      	ldr	r2, [pc, #172]	@ (800554c <HAL_ADC_Start+0x154>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d10d      	bne.n	80054be <HAL_ADC_Start+0xc6>
 80054a2:	4b2b      	ldr	r3, [pc, #172]	@ (8005550 <HAL_ADC_Start+0x158>)
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d007      	beq.n	80054be <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80054b6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d006      	beq.n	80054d8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ce:	f023 0206 	bic.w	r2, r3, #6
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80054d6:	e002      	b.n	80054de <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f06f 0202 	mvn.w	r2, #2
 80054ee:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80054fa:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80054fe:	d113      	bne.n	8005528 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005504:	4a11      	ldr	r2, [pc, #68]	@ (800554c <HAL_ADC_Start+0x154>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d105      	bne.n	8005516 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800550a:	4b11      	ldr	r3, [pc, #68]	@ (8005550 <HAL_ADC_Start+0x158>)
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005512:	2b00      	cmp	r3, #0
 8005514:	d108      	bne.n	8005528 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	689a      	ldr	r2, [r3, #8]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8005524:	609a      	str	r2, [r3, #8]
 8005526:	e00c      	b.n	8005542 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	689a      	ldr	r2, [r3, #8]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005536:	609a      	str	r2, [r3, #8]
 8005538:	e003      	b.n	8005542 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8005542:	7bfb      	ldrb	r3, [r7, #15]
}
 8005544:	4618      	mov	r0, r3
 8005546:	3710      	adds	r7, #16
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}
 800554c:	40012800 	.word	0x40012800
 8005550:	40012400 	.word	0x40012400

08005554 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800555c:	2300      	movs	r3, #0
 800555e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005566:	2b01      	cmp	r3, #1
 8005568:	d101      	bne.n	800556e <HAL_ADC_Stop+0x1a>
 800556a:	2302      	movs	r3, #2
 800556c:	e01a      	b.n	80055a4 <HAL_ADC_Stop+0x50>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2201      	movs	r2, #1
 8005572:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f000 fb28 	bl	8005bcc <ADC_ConversionStop_Disable>
 800557c:	4603      	mov	r3, r0
 800557e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005580:	7bfb      	ldrb	r3, [r7, #15]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d109      	bne.n	800559a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800558a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800558e:	f023 0301 	bic.w	r3, r3, #1
 8005592:	f043 0201 	orr.w	r2, r3, #1
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80055a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3710      	adds	r7, #16
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}

080055ac <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055b4:	2300      	movs	r3, #0
 80055b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d101      	bne.n	80055c6 <HAL_ADC_Start_IT+0x1a>
 80055c2:	2302      	movs	r3, #2
 80055c4:	e0a0      	b.n	8005708 <HAL_ADC_Start_IT+0x15c>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 faa2 	bl	8005b18 <ADC_Enable>
 80055d4:	4603      	mov	r3, r0
 80055d6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80055d8:	7bfb      	ldrb	r3, [r7, #15]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	f040 808f 	bne.w	80056fe <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055e4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80055e8:	f023 0301 	bic.w	r3, r3, #1
 80055ec:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a45      	ldr	r2, [pc, #276]	@ (8005710 <HAL_ADC_Start_IT+0x164>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d105      	bne.n	800560a <HAL_ADC_Start_IT+0x5e>
 80055fe:	4b45      	ldr	r3, [pc, #276]	@ (8005714 <HAL_ADC_Start_IT+0x168>)
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d115      	bne.n	8005636 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800560e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005620:	2b00      	cmp	r3, #0
 8005622:	d026      	beq.n	8005672 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005628:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800562c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005634:	e01d      	b.n	8005672 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800563a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a33      	ldr	r2, [pc, #204]	@ (8005714 <HAL_ADC_Start_IT+0x168>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d004      	beq.n	8005656 <HAL_ADC_Start_IT+0xaa>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a2f      	ldr	r2, [pc, #188]	@ (8005710 <HAL_ADC_Start_IT+0x164>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d10d      	bne.n	8005672 <HAL_ADC_Start_IT+0xc6>
 8005656:	4b2f      	ldr	r3, [pc, #188]	@ (8005714 <HAL_ADC_Start_IT+0x168>)
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800565e:	2b00      	cmp	r3, #0
 8005660:	d007      	beq.n	8005672 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005666:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800566a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005676:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d006      	beq.n	800568c <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005682:	f023 0206 	bic.w	r2, r3, #6
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	62da      	str	r2, [r3, #44]	@ 0x2c
 800568a:	e002      	b.n	8005692 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2200      	movs	r2, #0
 8005690:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f06f 0202 	mvn.w	r2, #2
 80056a2:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	685a      	ldr	r2, [r3, #4]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f042 0220 	orr.w	r2, r2, #32
 80056b2:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80056be:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80056c2:	d113      	bne.n	80056ec <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80056c8:	4a11      	ldr	r2, [pc, #68]	@ (8005710 <HAL_ADC_Start_IT+0x164>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d105      	bne.n	80056da <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80056ce:	4b11      	ldr	r3, [pc, #68]	@ (8005714 <HAL_ADC_Start_IT+0x168>)
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d108      	bne.n	80056ec <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	689a      	ldr	r2, [r3, #8]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80056e8:	609a      	str	r2, [r3, #8]
 80056ea:	e00c      	b.n	8005706 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	689a      	ldr	r2, [r3, #8]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80056fa:	609a      	str	r2, [r3, #8]
 80056fc:	e003      	b.n	8005706 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2200      	movs	r2, #0
 8005702:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005706:	7bfb      	ldrb	r3, [r7, #15]
}
 8005708:	4618      	mov	r0, r3
 800570a:	3710      	adds	r7, #16
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}
 8005710:	40012800 	.word	0x40012800
 8005714:	40012400 	.word	0x40012400

08005718 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param  hadc: ADC handle
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005720:	2300      	movs	r3, #0
 8005722:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800572a:	2b01      	cmp	r3, #1
 800572c:	d101      	bne.n	8005732 <HAL_ADC_Stop_IT+0x1a>
 800572e:	2302      	movs	r3, #2
 8005730:	e022      	b.n	8005778 <HAL_ADC_Stop_IT+0x60>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2201      	movs	r2, #1
 8005736:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f000 fa46 	bl	8005bcc <ADC_ConversionStop_Disable>
 8005740:	4603      	mov	r3, r0
 8005742:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005744:	7bfb      	ldrb	r3, [r7, #15]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d111      	bne.n	800576e <HAL_ADC_Stop_IT+0x56>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	685a      	ldr	r2, [r3, #4]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f022 0220 	bic.w	r2, r2, #32
 8005758:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800575e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005762:	f023 0301 	bic.w	r3, r3, #1
 8005766:	f043 0201 	orr.w	r2, r3, #1
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005776:	7bfb      	ldrb	r3, [r7, #15]
}
 8005778:	4618      	mov	r0, r3
 800577a:	3710      	adds	r7, #16
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}

08005780 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800578e:	4618      	mov	r0, r3
 8005790:	370c      	adds	r7, #12
 8005792:	46bd      	mov	sp, r7
 8005794:	bc80      	pop	{r7}
 8005796:	4770      	bx	lr

08005798 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b084      	sub	sp, #16
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	f003 0320 	and.w	r3, r3, #32
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d03e      	beq.n	8005838 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f003 0302 	and.w	r3, r3, #2
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d039      	beq.n	8005838 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057c8:	f003 0310 	and.w	r3, r3, #16
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d105      	bne.n	80057dc <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80057e6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80057ea:	d11d      	bne.n	8005828 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d119      	bne.n	8005828 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	685a      	ldr	r2, [r3, #4]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f022 0220 	bic.w	r2, r2, #32
 8005802:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005808:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005814:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005818:	2b00      	cmp	r3, #0
 800581a:	d105      	bne.n	8005828 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005820:	f043 0201 	orr.w	r2, r3, #1
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f7fd fb67 	bl	8002efc <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f06f 0212 	mvn.w	r2, #18
 8005836:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800583e:	2b00      	cmp	r3, #0
 8005840:	d04d      	beq.n	80058de <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f003 0304 	and.w	r3, r3, #4
 8005848:	2b00      	cmp	r3, #0
 800584a:	d048      	beq.n	80058de <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005850:	f003 0310 	and.w	r3, r3, #16
 8005854:	2b00      	cmp	r3, #0
 8005856:	d105      	bne.n	8005864 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800585c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800586e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8005872:	d012      	beq.n	800589a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800587e:	2b00      	cmp	r3, #0
 8005880:	d125      	bne.n	80058ce <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800588c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8005890:	d11d      	bne.n	80058ce <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8005896:	2b00      	cmp	r3, #0
 8005898:	d119      	bne.n	80058ce <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	685a      	ldr	r2, [r3, #4]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80058a8:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ae:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d105      	bne.n	80058ce <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058c6:	f043 0201 	orr.w	r2, r3, #1
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f000 f9bd 	bl	8005c4e <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f06f 020c 	mvn.w	r2, #12
 80058dc:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d012      	beq.n	800590e <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f003 0301 	and.w	r3, r3, #1
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d00d      	beq.n	800590e <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 f809 	bl	8005916 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f06f 0201 	mvn.w	r2, #1
 800590c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800590e:	bf00      	nop
 8005910:	3710      	adds	r7, #16
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}

08005916 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8005916:	b480      	push	{r7}
 8005918:	b083      	sub	sp, #12
 800591a:	af00      	add	r7, sp, #0
 800591c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800591e:	bf00      	nop
 8005920:	370c      	adds	r7, #12
 8005922:	46bd      	mov	sp, r7
 8005924:	bc80      	pop	{r7}
 8005926:	4770      	bx	lr

08005928 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8005928:	b480      	push	{r7}
 800592a:	b085      	sub	sp, #20
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005932:	2300      	movs	r3, #0
 8005934:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8005936:	2300      	movs	r3, #0
 8005938:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005940:	2b01      	cmp	r3, #1
 8005942:	d101      	bne.n	8005948 <HAL_ADC_ConfigChannel+0x20>
 8005944:	2302      	movs	r3, #2
 8005946:	e0dc      	b.n	8005b02 <HAL_ADC_ConfigChannel+0x1da>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	2b06      	cmp	r3, #6
 8005956:	d81c      	bhi.n	8005992 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	685a      	ldr	r2, [r3, #4]
 8005962:	4613      	mov	r3, r2
 8005964:	009b      	lsls	r3, r3, #2
 8005966:	4413      	add	r3, r2
 8005968:	3b05      	subs	r3, #5
 800596a:	221f      	movs	r2, #31
 800596c:	fa02 f303 	lsl.w	r3, r2, r3
 8005970:	43db      	mvns	r3, r3
 8005972:	4019      	ands	r1, r3
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	6818      	ldr	r0, [r3, #0]
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	685a      	ldr	r2, [r3, #4]
 800597c:	4613      	mov	r3, r2
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	4413      	add	r3, r2
 8005982:	3b05      	subs	r3, #5
 8005984:	fa00 f203 	lsl.w	r2, r0, r3
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	430a      	orrs	r2, r1
 800598e:	635a      	str	r2, [r3, #52]	@ 0x34
 8005990:	e03c      	b.n	8005a0c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	2b0c      	cmp	r3, #12
 8005998:	d81c      	bhi.n	80059d4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	685a      	ldr	r2, [r3, #4]
 80059a4:	4613      	mov	r3, r2
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	4413      	add	r3, r2
 80059aa:	3b23      	subs	r3, #35	@ 0x23
 80059ac:	221f      	movs	r2, #31
 80059ae:	fa02 f303 	lsl.w	r3, r2, r3
 80059b2:	43db      	mvns	r3, r3
 80059b4:	4019      	ands	r1, r3
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	6818      	ldr	r0, [r3, #0]
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	685a      	ldr	r2, [r3, #4]
 80059be:	4613      	mov	r3, r2
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	4413      	add	r3, r2
 80059c4:	3b23      	subs	r3, #35	@ 0x23
 80059c6:	fa00 f203 	lsl.w	r2, r0, r3
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	430a      	orrs	r2, r1
 80059d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80059d2:	e01b      	b.n	8005a0c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	685a      	ldr	r2, [r3, #4]
 80059de:	4613      	mov	r3, r2
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	4413      	add	r3, r2
 80059e4:	3b41      	subs	r3, #65	@ 0x41
 80059e6:	221f      	movs	r2, #31
 80059e8:	fa02 f303 	lsl.w	r3, r2, r3
 80059ec:	43db      	mvns	r3, r3
 80059ee:	4019      	ands	r1, r3
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	6818      	ldr	r0, [r3, #0]
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	685a      	ldr	r2, [r3, #4]
 80059f8:	4613      	mov	r3, r2
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	4413      	add	r3, r2
 80059fe:	3b41      	subs	r3, #65	@ 0x41
 8005a00:	fa00 f203 	lsl.w	r2, r0, r3
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	430a      	orrs	r2, r1
 8005a0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	2b09      	cmp	r3, #9
 8005a12:	d91c      	bls.n	8005a4e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	68d9      	ldr	r1, [r3, #12]
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	4613      	mov	r3, r2
 8005a20:	005b      	lsls	r3, r3, #1
 8005a22:	4413      	add	r3, r2
 8005a24:	3b1e      	subs	r3, #30
 8005a26:	2207      	movs	r2, #7
 8005a28:	fa02 f303 	lsl.w	r3, r2, r3
 8005a2c:	43db      	mvns	r3, r3
 8005a2e:	4019      	ands	r1, r3
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	6898      	ldr	r0, [r3, #8]
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	4613      	mov	r3, r2
 8005a3a:	005b      	lsls	r3, r3, #1
 8005a3c:	4413      	add	r3, r2
 8005a3e:	3b1e      	subs	r3, #30
 8005a40:	fa00 f203 	lsl.w	r2, r0, r3
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	430a      	orrs	r2, r1
 8005a4a:	60da      	str	r2, [r3, #12]
 8005a4c:	e019      	b.n	8005a82 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	6919      	ldr	r1, [r3, #16]
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	4613      	mov	r3, r2
 8005a5a:	005b      	lsls	r3, r3, #1
 8005a5c:	4413      	add	r3, r2
 8005a5e:	2207      	movs	r2, #7
 8005a60:	fa02 f303 	lsl.w	r3, r2, r3
 8005a64:	43db      	mvns	r3, r3
 8005a66:	4019      	ands	r1, r3
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	6898      	ldr	r0, [r3, #8]
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	4613      	mov	r3, r2
 8005a72:	005b      	lsls	r3, r3, #1
 8005a74:	4413      	add	r3, r2
 8005a76:	fa00 f203 	lsl.w	r2, r0, r3
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	2b10      	cmp	r3, #16
 8005a88:	d003      	beq.n	8005a92 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005a8e:	2b11      	cmp	r3, #17
 8005a90:	d132      	bne.n	8005af8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a1d      	ldr	r2, [pc, #116]	@ (8005b0c <HAL_ADC_ConfigChannel+0x1e4>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d125      	bne.n	8005ae8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d126      	bne.n	8005af8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	689a      	ldr	r2, [r3, #8]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8005ab8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	2b10      	cmp	r3, #16
 8005ac0:	d11a      	bne.n	8005af8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005ac2:	4b13      	ldr	r3, [pc, #76]	@ (8005b10 <HAL_ADC_ConfigChannel+0x1e8>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a13      	ldr	r2, [pc, #76]	@ (8005b14 <HAL_ADC_ConfigChannel+0x1ec>)
 8005ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8005acc:	0c9a      	lsrs	r2, r3, #18
 8005ace:	4613      	mov	r3, r2
 8005ad0:	009b      	lsls	r3, r3, #2
 8005ad2:	4413      	add	r3, r2
 8005ad4:	005b      	lsls	r3, r3, #1
 8005ad6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005ad8:	e002      	b.n	8005ae0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	3b01      	subs	r3, #1
 8005ade:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d1f9      	bne.n	8005ada <HAL_ADC_ConfigChannel+0x1b2>
 8005ae6:	e007      	b.n	8005af8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aec:	f043 0220 	orr.w	r2, r3, #32
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2200      	movs	r2, #0
 8005afc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3714      	adds	r7, #20
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bc80      	pop	{r7}
 8005b0a:	4770      	bx	lr
 8005b0c:	40012400 	.word	0x40012400
 8005b10:	20000004 	.word	0x20000004
 8005b14:	431bde83 	.word	0x431bde83

08005b18 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005b20:	2300      	movs	r3, #0
 8005b22:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8005b24:	2300      	movs	r3, #0
 8005b26:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	f003 0301 	and.w	r3, r3, #1
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d040      	beq.n	8005bb8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	689a      	ldr	r2, [r3, #8]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f042 0201 	orr.w	r2, r2, #1
 8005b44:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005b46:	4b1f      	ldr	r3, [pc, #124]	@ (8005bc4 <ADC_Enable+0xac>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a1f      	ldr	r2, [pc, #124]	@ (8005bc8 <ADC_Enable+0xb0>)
 8005b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b50:	0c9b      	lsrs	r3, r3, #18
 8005b52:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005b54:	e002      	b.n	8005b5c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	3b01      	subs	r3, #1
 8005b5a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1f9      	bne.n	8005b56 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005b62:	f7ff fa57 	bl	8005014 <HAL_GetTick>
 8005b66:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005b68:	e01f      	b.n	8005baa <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005b6a:	f7ff fa53 	bl	8005014 <HAL_GetTick>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	1ad3      	subs	r3, r2, r3
 8005b74:	2b02      	cmp	r3, #2
 8005b76:	d918      	bls.n	8005baa <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	f003 0301 	and.w	r3, r3, #1
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d011      	beq.n	8005baa <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b8a:	f043 0210 	orr.w	r2, r3, #16
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b96:	f043 0201 	orr.w	r2, r3, #1
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e007      	b.n	8005bba <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	f003 0301 	and.w	r3, r3, #1
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d1d8      	bne.n	8005b6a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3710      	adds	r7, #16
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}
 8005bc2:	bf00      	nop
 8005bc4:	20000004 	.word	0x20000004
 8005bc8:	431bde83 	.word	0x431bde83

08005bcc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b084      	sub	sp, #16
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	f003 0301 	and.w	r3, r3, #1
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d12e      	bne.n	8005c44 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	689a      	ldr	r2, [r3, #8]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f022 0201 	bic.w	r2, r2, #1
 8005bf4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005bf6:	f7ff fa0d 	bl	8005014 <HAL_GetTick>
 8005bfa:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005bfc:	e01b      	b.n	8005c36 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005bfe:	f7ff fa09 	bl	8005014 <HAL_GetTick>
 8005c02:	4602      	mov	r2, r0
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	2b02      	cmp	r3, #2
 8005c0a:	d914      	bls.n	8005c36 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f003 0301 	and.w	r3, r3, #1
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d10d      	bne.n	8005c36 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c1e:	f043 0210 	orr.w	r2, r3, #16
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c2a:	f043 0201 	orr.w	r2, r3, #1
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e007      	b.n	8005c46 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	f003 0301 	and.w	r3, r3, #1
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d0dc      	beq.n	8005bfe <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005c44:	2300      	movs	r3, #0
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3710      	adds	r7, #16
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}

08005c4e <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005c4e:	b480      	push	{r7}
 8005c50:	b083      	sub	sp, #12
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8005c56:	bf00      	nop
 8005c58:	370c      	adds	r7, #12
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bc80      	pop	{r7}
 8005c5e:	4770      	bx	lr

08005c60 <__NVIC_SetPriorityGrouping>:
{
 8005c60:	b480      	push	{r7}
 8005c62:	b085      	sub	sp, #20
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f003 0307 	and.w	r3, r3, #7
 8005c6e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c70:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca4 <__NVIC_SetPriorityGrouping+0x44>)
 8005c72:	68db      	ldr	r3, [r3, #12]
 8005c74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c76:	68ba      	ldr	r2, [r7, #8]
 8005c78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005c7c:	4013      	ands	r3, r2
 8005c7e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005c88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005c8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005c92:	4a04      	ldr	r2, [pc, #16]	@ (8005ca4 <__NVIC_SetPriorityGrouping+0x44>)
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	60d3      	str	r3, [r2, #12]
}
 8005c98:	bf00      	nop
 8005c9a:	3714      	adds	r7, #20
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bc80      	pop	{r7}
 8005ca0:	4770      	bx	lr
 8005ca2:	bf00      	nop
 8005ca4:	e000ed00 	.word	0xe000ed00

08005ca8 <__NVIC_GetPriorityGrouping>:
{
 8005ca8:	b480      	push	{r7}
 8005caa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005cac:	4b04      	ldr	r3, [pc, #16]	@ (8005cc0 <__NVIC_GetPriorityGrouping+0x18>)
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	0a1b      	lsrs	r3, r3, #8
 8005cb2:	f003 0307 	and.w	r3, r3, #7
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bc80      	pop	{r7}
 8005cbc:	4770      	bx	lr
 8005cbe:	bf00      	nop
 8005cc0:	e000ed00 	.word	0xe000ed00

08005cc4 <__NVIC_EnableIRQ>:
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	4603      	mov	r3, r0
 8005ccc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	db0b      	blt.n	8005cee <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005cd6:	79fb      	ldrb	r3, [r7, #7]
 8005cd8:	f003 021f 	and.w	r2, r3, #31
 8005cdc:	4906      	ldr	r1, [pc, #24]	@ (8005cf8 <__NVIC_EnableIRQ+0x34>)
 8005cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ce2:	095b      	lsrs	r3, r3, #5
 8005ce4:	2001      	movs	r0, #1
 8005ce6:	fa00 f202 	lsl.w	r2, r0, r2
 8005cea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005cee:	bf00      	nop
 8005cf0:	370c      	adds	r7, #12
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bc80      	pop	{r7}
 8005cf6:	4770      	bx	lr
 8005cf8:	e000e100 	.word	0xe000e100

08005cfc <__NVIC_DisableIRQ>:
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	4603      	mov	r3, r0
 8005d04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	db12      	blt.n	8005d34 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d0e:	79fb      	ldrb	r3, [r7, #7]
 8005d10:	f003 021f 	and.w	r2, r3, #31
 8005d14:	490a      	ldr	r1, [pc, #40]	@ (8005d40 <__NVIC_DisableIRQ+0x44>)
 8005d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d1a:	095b      	lsrs	r3, r3, #5
 8005d1c:	2001      	movs	r0, #1
 8005d1e:	fa00 f202 	lsl.w	r2, r0, r2
 8005d22:	3320      	adds	r3, #32
 8005d24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005d28:	f3bf 8f4f 	dsb	sy
}
 8005d2c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005d2e:	f3bf 8f6f 	isb	sy
}
 8005d32:	bf00      	nop
}
 8005d34:	bf00      	nop
 8005d36:	370c      	adds	r7, #12
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bc80      	pop	{r7}
 8005d3c:	4770      	bx	lr
 8005d3e:	bf00      	nop
 8005d40:	e000e100 	.word	0xe000e100

08005d44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b083      	sub	sp, #12
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	6039      	str	r1, [r7, #0]
 8005d4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	db0a      	blt.n	8005d6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	b2da      	uxtb	r2, r3
 8005d5c:	490c      	ldr	r1, [pc, #48]	@ (8005d90 <__NVIC_SetPriority+0x4c>)
 8005d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d62:	0112      	lsls	r2, r2, #4
 8005d64:	b2d2      	uxtb	r2, r2
 8005d66:	440b      	add	r3, r1
 8005d68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d6c:	e00a      	b.n	8005d84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	b2da      	uxtb	r2, r3
 8005d72:	4908      	ldr	r1, [pc, #32]	@ (8005d94 <__NVIC_SetPriority+0x50>)
 8005d74:	79fb      	ldrb	r3, [r7, #7]
 8005d76:	f003 030f 	and.w	r3, r3, #15
 8005d7a:	3b04      	subs	r3, #4
 8005d7c:	0112      	lsls	r2, r2, #4
 8005d7e:	b2d2      	uxtb	r2, r2
 8005d80:	440b      	add	r3, r1
 8005d82:	761a      	strb	r2, [r3, #24]
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bc80      	pop	{r7}
 8005d8c:	4770      	bx	lr
 8005d8e:	bf00      	nop
 8005d90:	e000e100 	.word	0xe000e100
 8005d94:	e000ed00 	.word	0xe000ed00

08005d98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b089      	sub	sp, #36	@ 0x24
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	60f8      	str	r0, [r7, #12]
 8005da0:	60b9      	str	r1, [r7, #8]
 8005da2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f003 0307 	and.w	r3, r3, #7
 8005daa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005dac:	69fb      	ldr	r3, [r7, #28]
 8005dae:	f1c3 0307 	rsb	r3, r3, #7
 8005db2:	2b04      	cmp	r3, #4
 8005db4:	bf28      	it	cs
 8005db6:	2304      	movcs	r3, #4
 8005db8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005dba:	69fb      	ldr	r3, [r7, #28]
 8005dbc:	3304      	adds	r3, #4
 8005dbe:	2b06      	cmp	r3, #6
 8005dc0:	d902      	bls.n	8005dc8 <NVIC_EncodePriority+0x30>
 8005dc2:	69fb      	ldr	r3, [r7, #28]
 8005dc4:	3b03      	subs	r3, #3
 8005dc6:	e000      	b.n	8005dca <NVIC_EncodePriority+0x32>
 8005dc8:	2300      	movs	r3, #0
 8005dca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8005dd0:	69bb      	ldr	r3, [r7, #24]
 8005dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd6:	43da      	mvns	r2, r3
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	401a      	ands	r2, r3
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005de0:	f04f 31ff 	mov.w	r1, #4294967295
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	fa01 f303 	lsl.w	r3, r1, r3
 8005dea:	43d9      	mvns	r1, r3
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005df0:	4313      	orrs	r3, r2
         );
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3724      	adds	r7, #36	@ 0x24
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bc80      	pop	{r7}
 8005dfa:	4770      	bx	lr

08005dfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b082      	sub	sp, #8
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	3b01      	subs	r3, #1
 8005e08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005e0c:	d301      	bcc.n	8005e12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e00f      	b.n	8005e32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005e12:	4a0a      	ldr	r2, [pc, #40]	@ (8005e3c <SysTick_Config+0x40>)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	3b01      	subs	r3, #1
 8005e18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005e1a:	210f      	movs	r1, #15
 8005e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e20:	f7ff ff90 	bl	8005d44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e24:	4b05      	ldr	r3, [pc, #20]	@ (8005e3c <SysTick_Config+0x40>)
 8005e26:	2200      	movs	r2, #0
 8005e28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e2a:	4b04      	ldr	r3, [pc, #16]	@ (8005e3c <SysTick_Config+0x40>)
 8005e2c:	2207      	movs	r2, #7
 8005e2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005e30:	2300      	movs	r3, #0
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3708      	adds	r7, #8
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
 8005e3a:	bf00      	nop
 8005e3c:	e000e010 	.word	0xe000e010

08005e40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b082      	sub	sp, #8
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f7ff ff09 	bl	8005c60 <__NVIC_SetPriorityGrouping>
}
 8005e4e:	bf00      	nop
 8005e50:	3708      	adds	r7, #8
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}

08005e56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005e56:	b580      	push	{r7, lr}
 8005e58:	b086      	sub	sp, #24
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	60b9      	str	r1, [r7, #8]
 8005e60:	607a      	str	r2, [r7, #4]
 8005e62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005e64:	2300      	movs	r3, #0
 8005e66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005e68:	f7ff ff1e 	bl	8005ca8 <__NVIC_GetPriorityGrouping>
 8005e6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	68b9      	ldr	r1, [r7, #8]
 8005e72:	6978      	ldr	r0, [r7, #20]
 8005e74:	f7ff ff90 	bl	8005d98 <NVIC_EncodePriority>
 8005e78:	4602      	mov	r2, r0
 8005e7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e7e:	4611      	mov	r1, r2
 8005e80:	4618      	mov	r0, r3
 8005e82:	f7ff ff5f 	bl	8005d44 <__NVIC_SetPriority>
}
 8005e86:	bf00      	nop
 8005e88:	3718      	adds	r7, #24
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}

08005e8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e8e:	b580      	push	{r7, lr}
 8005e90:	b082      	sub	sp, #8
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	4603      	mov	r3, r0
 8005e96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f7ff ff11 	bl	8005cc4 <__NVIC_EnableIRQ>
}
 8005ea2:	bf00      	nop
 8005ea4:	3708      	adds	r7, #8
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005eaa:	b580      	push	{r7, lr}
 8005eac:	b082      	sub	sp, #8
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005eb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f7ff ff1f 	bl	8005cfc <__NVIC_DisableIRQ>
}
 8005ebe:	bf00      	nop
 8005ec0:	3708      	adds	r7, #8
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}

08005ec6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005ec6:	b580      	push	{r7, lr}
 8005ec8:	b082      	sub	sp, #8
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f7ff ff94 	bl	8005dfc <SysTick_Config>
 8005ed4:	4603      	mov	r3, r0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3708      	adds	r7, #8
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
	...

08005ee0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b084      	sub	sp, #16
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	2b02      	cmp	r3, #2
 8005ef6:	d005      	beq.n	8005f04 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2204      	movs	r2, #4
 8005efc:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	73fb      	strb	r3, [r7, #15]
 8005f02:	e051      	b.n	8005fa8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f022 020e 	bic.w	r2, r2, #14
 8005f12:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f022 0201 	bic.w	r2, r2, #1
 8005f22:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a22      	ldr	r2, [pc, #136]	@ (8005fb4 <HAL_DMA_Abort_IT+0xd4>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d029      	beq.n	8005f82 <HAL_DMA_Abort_IT+0xa2>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a21      	ldr	r2, [pc, #132]	@ (8005fb8 <HAL_DMA_Abort_IT+0xd8>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d022      	beq.n	8005f7e <HAL_DMA_Abort_IT+0x9e>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a1f      	ldr	r2, [pc, #124]	@ (8005fbc <HAL_DMA_Abort_IT+0xdc>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d01a      	beq.n	8005f78 <HAL_DMA_Abort_IT+0x98>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a1e      	ldr	r2, [pc, #120]	@ (8005fc0 <HAL_DMA_Abort_IT+0xe0>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d012      	beq.n	8005f72 <HAL_DMA_Abort_IT+0x92>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a1c      	ldr	r2, [pc, #112]	@ (8005fc4 <HAL_DMA_Abort_IT+0xe4>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d00a      	beq.n	8005f6c <HAL_DMA_Abort_IT+0x8c>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a1b      	ldr	r2, [pc, #108]	@ (8005fc8 <HAL_DMA_Abort_IT+0xe8>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d102      	bne.n	8005f66 <HAL_DMA_Abort_IT+0x86>
 8005f60:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005f64:	e00e      	b.n	8005f84 <HAL_DMA_Abort_IT+0xa4>
 8005f66:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f6a:	e00b      	b.n	8005f84 <HAL_DMA_Abort_IT+0xa4>
 8005f6c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005f70:	e008      	b.n	8005f84 <HAL_DMA_Abort_IT+0xa4>
 8005f72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005f76:	e005      	b.n	8005f84 <HAL_DMA_Abort_IT+0xa4>
 8005f78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005f7c:	e002      	b.n	8005f84 <HAL_DMA_Abort_IT+0xa4>
 8005f7e:	2310      	movs	r3, #16
 8005f80:	e000      	b.n	8005f84 <HAL_DMA_Abort_IT+0xa4>
 8005f82:	2301      	movs	r3, #1
 8005f84:	4a11      	ldr	r2, [pc, #68]	@ (8005fcc <HAL_DMA_Abort_IT+0xec>)
 8005f86:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d003      	beq.n	8005fa8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	4798      	blx	r3
    } 
  }
  return status;
 8005fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3710      	adds	r7, #16
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}
 8005fb2:	bf00      	nop
 8005fb4:	40020008 	.word	0x40020008
 8005fb8:	4002001c 	.word	0x4002001c
 8005fbc:	40020030 	.word	0x40020030
 8005fc0:	40020044 	.word	0x40020044
 8005fc4:	40020058 	.word	0x40020058
 8005fc8:	4002006c 	.word	0x4002006c
 8005fcc:	40020000 	.word	0x40020000

08005fd0 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b083      	sub	sp, #12
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005fde:	b2db      	uxtb	r3, r3
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bc80      	pop	{r7}
 8005fe8:	4770      	bx	lr
	...

08005fec <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005fec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fee:	b087      	sub	sp, #28
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8005ffe:	2300      	movs	r3, #0
 8006000:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8006002:	2300      	movs	r3, #0
 8006004:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006006:	4b2f      	ldr	r3, [pc, #188]	@ (80060c4 <HAL_FLASH_Program+0xd8>)
 8006008:	7e1b      	ldrb	r3, [r3, #24]
 800600a:	2b01      	cmp	r3, #1
 800600c:	d101      	bne.n	8006012 <HAL_FLASH_Program+0x26>
 800600e:	2302      	movs	r3, #2
 8006010:	e054      	b.n	80060bc <HAL_FLASH_Program+0xd0>
 8006012:	4b2c      	ldr	r3, [pc, #176]	@ (80060c4 <HAL_FLASH_Program+0xd8>)
 8006014:	2201      	movs	r2, #1
 8006016:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8006018:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800601c:	f000 f8b2 	bl	8006184 <FLASH_WaitForLastOperation>
 8006020:	4603      	mov	r3, r0
 8006022:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8006024:	7dfb      	ldrb	r3, [r7, #23]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d144      	bne.n	80060b4 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2b01      	cmp	r3, #1
 800602e:	d102      	bne.n	8006036 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8006030:	2301      	movs	r3, #1
 8006032:	757b      	strb	r3, [r7, #21]
 8006034:	e007      	b.n	8006046 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2b02      	cmp	r3, #2
 800603a:	d102      	bne.n	8006042 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 800603c:	2302      	movs	r3, #2
 800603e:	757b      	strb	r3, [r7, #21]
 8006040:	e001      	b.n	8006046 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8006042:	2304      	movs	r3, #4
 8006044:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8006046:	2300      	movs	r3, #0
 8006048:	75bb      	strb	r3, [r7, #22]
 800604a:	e02d      	b.n	80060a8 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 800604c:	7dbb      	ldrb	r3, [r7, #22]
 800604e:	005a      	lsls	r2, r3, #1
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	eb02 0c03 	add.w	ip, r2, r3
 8006056:	7dbb      	ldrb	r3, [r7, #22]
 8006058:	0119      	lsls	r1, r3, #4
 800605a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800605e:	f1c1 0620 	rsb	r6, r1, #32
 8006062:	f1a1 0020 	sub.w	r0, r1, #32
 8006066:	fa22 f401 	lsr.w	r4, r2, r1
 800606a:	fa03 f606 	lsl.w	r6, r3, r6
 800606e:	4334      	orrs	r4, r6
 8006070:	fa23 f000 	lsr.w	r0, r3, r0
 8006074:	4304      	orrs	r4, r0
 8006076:	fa23 f501 	lsr.w	r5, r3, r1
 800607a:	b2a3      	uxth	r3, r4
 800607c:	4619      	mov	r1, r3
 800607e:	4660      	mov	r0, ip
 8006080:	f000 f864 	bl	800614c <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8006084:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006088:	f000 f87c 	bl	8006184 <FLASH_WaitForLastOperation>
 800608c:	4603      	mov	r3, r0
 800608e:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8006090:	4b0d      	ldr	r3, [pc, #52]	@ (80060c8 <HAL_FLASH_Program+0xdc>)
 8006092:	691b      	ldr	r3, [r3, #16]
 8006094:	4a0c      	ldr	r2, [pc, #48]	@ (80060c8 <HAL_FLASH_Program+0xdc>)
 8006096:	f023 0301 	bic.w	r3, r3, #1
 800609a:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 800609c:	7dfb      	ldrb	r3, [r7, #23]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d107      	bne.n	80060b2 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80060a2:	7dbb      	ldrb	r3, [r7, #22]
 80060a4:	3301      	adds	r3, #1
 80060a6:	75bb      	strb	r3, [r7, #22]
 80060a8:	7dba      	ldrb	r2, [r7, #22]
 80060aa:	7d7b      	ldrb	r3, [r7, #21]
 80060ac:	429a      	cmp	r2, r3
 80060ae:	d3cd      	bcc.n	800604c <HAL_FLASH_Program+0x60>
 80060b0:	e000      	b.n	80060b4 <HAL_FLASH_Program+0xc8>
      {
        break;
 80060b2:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80060b4:	4b03      	ldr	r3, [pc, #12]	@ (80060c4 <HAL_FLASH_Program+0xd8>)
 80060b6:	2200      	movs	r2, #0
 80060b8:	761a      	strb	r2, [r3, #24]

  return status;
 80060ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80060bc:	4618      	mov	r0, r3
 80060be:	371c      	adds	r7, #28
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060c4:	20000570 	.word	0x20000570
 80060c8:	40022000 	.word	0x40022000

080060cc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80060d2:	2300      	movs	r3, #0
 80060d4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80060d6:	4b0d      	ldr	r3, [pc, #52]	@ (800610c <HAL_FLASH_Unlock+0x40>)
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d00d      	beq.n	80060fe <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80060e2:	4b0a      	ldr	r3, [pc, #40]	@ (800610c <HAL_FLASH_Unlock+0x40>)
 80060e4:	4a0a      	ldr	r2, [pc, #40]	@ (8006110 <HAL_FLASH_Unlock+0x44>)
 80060e6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80060e8:	4b08      	ldr	r3, [pc, #32]	@ (800610c <HAL_FLASH_Unlock+0x40>)
 80060ea:	4a0a      	ldr	r2, [pc, #40]	@ (8006114 <HAL_FLASH_Unlock+0x48>)
 80060ec:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80060ee:	4b07      	ldr	r3, [pc, #28]	@ (800610c <HAL_FLASH_Unlock+0x40>)
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d001      	beq.n	80060fe <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80060fe:	79fb      	ldrb	r3, [r7, #7]
}
 8006100:	4618      	mov	r0, r3
 8006102:	370c      	adds	r7, #12
 8006104:	46bd      	mov	sp, r7
 8006106:	bc80      	pop	{r7}
 8006108:	4770      	bx	lr
 800610a:	bf00      	nop
 800610c:	40022000 	.word	0x40022000
 8006110:	45670123 	.word	0x45670123
 8006114:	cdef89ab 	.word	0xcdef89ab

08006118 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8006118:	b480      	push	{r7}
 800611a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800611c:	4b05      	ldr	r3, [pc, #20]	@ (8006134 <HAL_FLASH_Lock+0x1c>)
 800611e:	691b      	ldr	r3, [r3, #16]
 8006120:	4a04      	ldr	r2, [pc, #16]	@ (8006134 <HAL_FLASH_Lock+0x1c>)
 8006122:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006126:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8006128:	2300      	movs	r3, #0
}
 800612a:	4618      	mov	r0, r3
 800612c:	46bd      	mov	sp, r7
 800612e:	bc80      	pop	{r7}
 8006130:	4770      	bx	lr
 8006132:	bf00      	nop
 8006134:	40022000 	.word	0x40022000

08006138 <HAL_FLASH_GetError>:
  * @brief  Get the specific FLASH error flag.
  * @retval FLASH_ErrorCode The returned value can be:
  *            @ref FLASH_Error_Codes
  */
uint32_t HAL_FLASH_GetError(void)
{
 8006138:	b480      	push	{r7}
 800613a:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 800613c:	4b02      	ldr	r3, [pc, #8]	@ (8006148 <HAL_FLASH_GetError+0x10>)
 800613e:	69db      	ldr	r3, [r3, #28]
}
 8006140:	4618      	mov	r0, r3
 8006142:	46bd      	mov	sp, r7
 8006144:	bc80      	pop	{r7}
 8006146:	4770      	bx	lr
 8006148:	20000570 	.word	0x20000570

0800614c <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800614c:	b480      	push	{r7}
 800614e:	b083      	sub	sp, #12
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	460b      	mov	r3, r1
 8006156:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006158:	4b08      	ldr	r3, [pc, #32]	@ (800617c <FLASH_Program_HalfWord+0x30>)
 800615a:	2200      	movs	r2, #0
 800615c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800615e:	4b08      	ldr	r3, [pc, #32]	@ (8006180 <FLASH_Program_HalfWord+0x34>)
 8006160:	691b      	ldr	r3, [r3, #16]
 8006162:	4a07      	ldr	r2, [pc, #28]	@ (8006180 <FLASH_Program_HalfWord+0x34>)
 8006164:	f043 0301 	orr.w	r3, r3, #1
 8006168:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	887a      	ldrh	r2, [r7, #2]
 800616e:	801a      	strh	r2, [r3, #0]
}
 8006170:	bf00      	nop
 8006172:	370c      	adds	r7, #12
 8006174:	46bd      	mov	sp, r7
 8006176:	bc80      	pop	{r7}
 8006178:	4770      	bx	lr
 800617a:	bf00      	nop
 800617c:	20000570 	.word	0x20000570
 8006180:	40022000 	.word	0x40022000

08006184 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 800618c:	f7fe ff42 	bl	8005014 <HAL_GetTick>
 8006190:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006192:	e010      	b.n	80061b6 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800619a:	d00c      	beq.n	80061b6 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d007      	beq.n	80061b2 <FLASH_WaitForLastOperation+0x2e>
 80061a2:	f7fe ff37 	bl	8005014 <HAL_GetTick>
 80061a6:	4602      	mov	r2, r0
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	687a      	ldr	r2, [r7, #4]
 80061ae:	429a      	cmp	r2, r3
 80061b0:	d201      	bcs.n	80061b6 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80061b2:	2303      	movs	r3, #3
 80061b4:	e025      	b.n	8006202 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80061b6:	4b15      	ldr	r3, [pc, #84]	@ (800620c <FLASH_WaitForLastOperation+0x88>)
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	f003 0301 	and.w	r3, r3, #1
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d1e8      	bne.n	8006194 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80061c2:	4b12      	ldr	r3, [pc, #72]	@ (800620c <FLASH_WaitForLastOperation+0x88>)
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	f003 0320 	and.w	r3, r3, #32
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d002      	beq.n	80061d4 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80061ce:	4b0f      	ldr	r3, [pc, #60]	@ (800620c <FLASH_WaitForLastOperation+0x88>)
 80061d0:	2220      	movs	r2, #32
 80061d2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80061d4:	4b0d      	ldr	r3, [pc, #52]	@ (800620c <FLASH_WaitForLastOperation+0x88>)
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	f003 0310 	and.w	r3, r3, #16
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d10b      	bne.n	80061f8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80061e0:	4b0a      	ldr	r3, [pc, #40]	@ (800620c <FLASH_WaitForLastOperation+0x88>)
 80061e2:	69db      	ldr	r3, [r3, #28]
 80061e4:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d105      	bne.n	80061f8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80061ec:	4b07      	ldr	r3, [pc, #28]	@ (800620c <FLASH_WaitForLastOperation+0x88>)
 80061ee:	68db      	ldr	r3, [r3, #12]
 80061f0:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d003      	beq.n	8006200 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80061f8:	f000 f80a 	bl	8006210 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	e000      	b.n	8006202 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8006200:	2300      	movs	r3, #0
}
 8006202:	4618      	mov	r0, r3
 8006204:	3710      	adds	r7, #16
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
 800620a:	bf00      	nop
 800620c:	40022000 	.word	0x40022000

08006210 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8006210:	b480      	push	{r7}
 8006212:	b083      	sub	sp, #12
 8006214:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8006216:	2300      	movs	r3, #0
 8006218:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800621a:	4b23      	ldr	r3, [pc, #140]	@ (80062a8 <FLASH_SetErrorCode+0x98>)
 800621c:	68db      	ldr	r3, [r3, #12]
 800621e:	f003 0310 	and.w	r3, r3, #16
 8006222:	2b00      	cmp	r3, #0
 8006224:	d009      	beq.n	800623a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006226:	4b21      	ldr	r3, [pc, #132]	@ (80062ac <FLASH_SetErrorCode+0x9c>)
 8006228:	69db      	ldr	r3, [r3, #28]
 800622a:	f043 0302 	orr.w	r3, r3, #2
 800622e:	4a1f      	ldr	r2, [pc, #124]	@ (80062ac <FLASH_SetErrorCode+0x9c>)
 8006230:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f043 0310 	orr.w	r3, r3, #16
 8006238:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800623a:	4b1b      	ldr	r3, [pc, #108]	@ (80062a8 <FLASH_SetErrorCode+0x98>)
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	f003 0304 	and.w	r3, r3, #4
 8006242:	2b00      	cmp	r3, #0
 8006244:	d009      	beq.n	800625a <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8006246:	4b19      	ldr	r3, [pc, #100]	@ (80062ac <FLASH_SetErrorCode+0x9c>)
 8006248:	69db      	ldr	r3, [r3, #28]
 800624a:	f043 0301 	orr.w	r3, r3, #1
 800624e:	4a17      	ldr	r2, [pc, #92]	@ (80062ac <FLASH_SetErrorCode+0x9c>)
 8006250:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f043 0304 	orr.w	r3, r3, #4
 8006258:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800625a:	4b13      	ldr	r3, [pc, #76]	@ (80062a8 <FLASH_SetErrorCode+0x98>)
 800625c:	69db      	ldr	r3, [r3, #28]
 800625e:	f003 0301 	and.w	r3, r3, #1
 8006262:	2b00      	cmp	r3, #0
 8006264:	d00b      	beq.n	800627e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8006266:	4b11      	ldr	r3, [pc, #68]	@ (80062ac <FLASH_SetErrorCode+0x9c>)
 8006268:	69db      	ldr	r3, [r3, #28]
 800626a:	f043 0304 	orr.w	r3, r3, #4
 800626e:	4a0f      	ldr	r2, [pc, #60]	@ (80062ac <FLASH_SetErrorCode+0x9c>)
 8006270:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8006272:	4b0d      	ldr	r3, [pc, #52]	@ (80062a8 <FLASH_SetErrorCode+0x98>)
 8006274:	69db      	ldr	r3, [r3, #28]
 8006276:	4a0c      	ldr	r2, [pc, #48]	@ (80062a8 <FLASH_SetErrorCode+0x98>)
 8006278:	f023 0301 	bic.w	r3, r3, #1
 800627c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	f240 1201 	movw	r2, #257	@ 0x101
 8006284:	4293      	cmp	r3, r2
 8006286:	d106      	bne.n	8006296 <FLASH_SetErrorCode+0x86>
 8006288:	4b07      	ldr	r3, [pc, #28]	@ (80062a8 <FLASH_SetErrorCode+0x98>)
 800628a:	69db      	ldr	r3, [r3, #28]
 800628c:	4a06      	ldr	r2, [pc, #24]	@ (80062a8 <FLASH_SetErrorCode+0x98>)
 800628e:	f023 0301 	bic.w	r3, r3, #1
 8006292:	61d3      	str	r3, [r2, #28]
}  
 8006294:	e002      	b.n	800629c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8006296:	4a04      	ldr	r2, [pc, #16]	@ (80062a8 <FLASH_SetErrorCode+0x98>)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	60d3      	str	r3, [r2, #12]
}  
 800629c:	bf00      	nop
 800629e:	370c      	adds	r7, #12
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bc80      	pop	{r7}
 80062a4:	4770      	bx	lr
 80062a6:	bf00      	nop
 80062a8:	40022000 	.word	0x40022000
 80062ac:	20000570 	.word	0x20000570

080062b0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
 80062b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80062be:	2300      	movs	r3, #0
 80062c0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80062c2:	4b2f      	ldr	r3, [pc, #188]	@ (8006380 <HAL_FLASHEx_Erase+0xd0>)
 80062c4:	7e1b      	ldrb	r3, [r3, #24]
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d101      	bne.n	80062ce <HAL_FLASHEx_Erase+0x1e>
 80062ca:	2302      	movs	r3, #2
 80062cc:	e053      	b.n	8006376 <HAL_FLASHEx_Erase+0xc6>
 80062ce:	4b2c      	ldr	r3, [pc, #176]	@ (8006380 <HAL_FLASHEx_Erase+0xd0>)
 80062d0:	2201      	movs	r2, #1
 80062d2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2b02      	cmp	r3, #2
 80062da:	d116      	bne.n	800630a <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80062dc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80062e0:	f7ff ff50 	bl	8006184 <FLASH_WaitForLastOperation>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d141      	bne.n	800636e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80062ea:	2001      	movs	r0, #1
 80062ec:	f000 f84c 	bl	8006388 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80062f0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80062f4:	f7ff ff46 	bl	8006184 <FLASH_WaitForLastOperation>
 80062f8:	4603      	mov	r3, r0
 80062fa:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80062fc:	4b21      	ldr	r3, [pc, #132]	@ (8006384 <HAL_FLASHEx_Erase+0xd4>)
 80062fe:	691b      	ldr	r3, [r3, #16]
 8006300:	4a20      	ldr	r2, [pc, #128]	@ (8006384 <HAL_FLASHEx_Erase+0xd4>)
 8006302:	f023 0304 	bic.w	r3, r3, #4
 8006306:	6113      	str	r3, [r2, #16]
 8006308:	e031      	b.n	800636e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800630a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800630e:	f7ff ff39 	bl	8006184 <FLASH_WaitForLastOperation>
 8006312:	4603      	mov	r3, r0
 8006314:	2b00      	cmp	r3, #0
 8006316:	d12a      	bne.n	800636e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	f04f 32ff 	mov.w	r2, #4294967295
 800631e:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	60bb      	str	r3, [r7, #8]
 8006326:	e019      	b.n	800635c <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8006328:	68b8      	ldr	r0, [r7, #8]
 800632a:	f000 f849 	bl	80063c0 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800632e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006332:	f7ff ff27 	bl	8006184 <FLASH_WaitForLastOperation>
 8006336:	4603      	mov	r3, r0
 8006338:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800633a:	4b12      	ldr	r3, [pc, #72]	@ (8006384 <HAL_FLASHEx_Erase+0xd4>)
 800633c:	691b      	ldr	r3, [r3, #16]
 800633e:	4a11      	ldr	r2, [pc, #68]	@ (8006384 <HAL_FLASHEx_Erase+0xd4>)
 8006340:	f023 0302 	bic.w	r3, r3, #2
 8006344:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8006346:	7bfb      	ldrb	r3, [r7, #15]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d003      	beq.n	8006354 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	68ba      	ldr	r2, [r7, #8]
 8006350:	601a      	str	r2, [r3, #0]
            break;
 8006352:	e00c      	b.n	800636e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800635a:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	68db      	ldr	r3, [r3, #12]
 8006360:	029a      	lsls	r2, r3, #10
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	4413      	add	r3, r2
 8006368:	68ba      	ldr	r2, [r7, #8]
 800636a:	429a      	cmp	r2, r3
 800636c:	d3dc      	bcc.n	8006328 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800636e:	4b04      	ldr	r3, [pc, #16]	@ (8006380 <HAL_FLASHEx_Erase+0xd0>)
 8006370:	2200      	movs	r2, #0
 8006372:	761a      	strb	r2, [r3, #24]

  return status;
 8006374:	7bfb      	ldrb	r3, [r7, #15]
}
 8006376:	4618      	mov	r0, r3
 8006378:	3710      	adds	r7, #16
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
 800637e:	bf00      	nop
 8006380:	20000570 	.word	0x20000570
 8006384:	40022000 	.word	0x40022000

08006388 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8006388:	b480      	push	{r7}
 800638a:	b083      	sub	sp, #12
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006390:	4b09      	ldr	r3, [pc, #36]	@ (80063b8 <FLASH_MassErase+0x30>)
 8006392:	2200      	movs	r2, #0
 8006394:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8006396:	4b09      	ldr	r3, [pc, #36]	@ (80063bc <FLASH_MassErase+0x34>)
 8006398:	691b      	ldr	r3, [r3, #16]
 800639a:	4a08      	ldr	r2, [pc, #32]	@ (80063bc <FLASH_MassErase+0x34>)
 800639c:	f043 0304 	orr.w	r3, r3, #4
 80063a0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80063a2:	4b06      	ldr	r3, [pc, #24]	@ (80063bc <FLASH_MassErase+0x34>)
 80063a4:	691b      	ldr	r3, [r3, #16]
 80063a6:	4a05      	ldr	r2, [pc, #20]	@ (80063bc <FLASH_MassErase+0x34>)
 80063a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063ac:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80063ae:	bf00      	nop
 80063b0:	370c      	adds	r7, #12
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bc80      	pop	{r7}
 80063b6:	4770      	bx	lr
 80063b8:	20000570 	.word	0x20000570
 80063bc:	40022000 	.word	0x40022000

080063c0 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80063c0:	b480      	push	{r7}
 80063c2:	b083      	sub	sp, #12
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80063c8:	4b0b      	ldr	r3, [pc, #44]	@ (80063f8 <FLASH_PageErase+0x38>)
 80063ca:	2200      	movs	r2, #0
 80063cc:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80063ce:	4b0b      	ldr	r3, [pc, #44]	@ (80063fc <FLASH_PageErase+0x3c>)
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	4a0a      	ldr	r2, [pc, #40]	@ (80063fc <FLASH_PageErase+0x3c>)
 80063d4:	f043 0302 	orr.w	r3, r3, #2
 80063d8:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80063da:	4a08      	ldr	r2, [pc, #32]	@ (80063fc <FLASH_PageErase+0x3c>)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80063e0:	4b06      	ldr	r3, [pc, #24]	@ (80063fc <FLASH_PageErase+0x3c>)
 80063e2:	691b      	ldr	r3, [r3, #16]
 80063e4:	4a05      	ldr	r2, [pc, #20]	@ (80063fc <FLASH_PageErase+0x3c>)
 80063e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063ea:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80063ec:	bf00      	nop
 80063ee:	370c      	adds	r7, #12
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bc80      	pop	{r7}
 80063f4:	4770      	bx	lr
 80063f6:	bf00      	nop
 80063f8:	20000570 	.word	0x20000570
 80063fc:	40022000 	.word	0x40022000

08006400 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006400:	b480      	push	{r7}
 8006402:	b08b      	sub	sp, #44	@ 0x2c
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
 8006408:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800640a:	2300      	movs	r3, #0
 800640c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800640e:	2300      	movs	r3, #0
 8006410:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006412:	e169      	b.n	80066e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006414:	2201      	movs	r2, #1
 8006416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006418:	fa02 f303 	lsl.w	r3, r2, r3
 800641c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	69fa      	ldr	r2, [r7, #28]
 8006424:	4013      	ands	r3, r2
 8006426:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006428:	69ba      	ldr	r2, [r7, #24]
 800642a:	69fb      	ldr	r3, [r7, #28]
 800642c:	429a      	cmp	r2, r3
 800642e:	f040 8158 	bne.w	80066e2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	4a9a      	ldr	r2, [pc, #616]	@ (80066a0 <HAL_GPIO_Init+0x2a0>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d05e      	beq.n	80064fa <HAL_GPIO_Init+0xfa>
 800643c:	4a98      	ldr	r2, [pc, #608]	@ (80066a0 <HAL_GPIO_Init+0x2a0>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d875      	bhi.n	800652e <HAL_GPIO_Init+0x12e>
 8006442:	4a98      	ldr	r2, [pc, #608]	@ (80066a4 <HAL_GPIO_Init+0x2a4>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d058      	beq.n	80064fa <HAL_GPIO_Init+0xfa>
 8006448:	4a96      	ldr	r2, [pc, #600]	@ (80066a4 <HAL_GPIO_Init+0x2a4>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d86f      	bhi.n	800652e <HAL_GPIO_Init+0x12e>
 800644e:	4a96      	ldr	r2, [pc, #600]	@ (80066a8 <HAL_GPIO_Init+0x2a8>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d052      	beq.n	80064fa <HAL_GPIO_Init+0xfa>
 8006454:	4a94      	ldr	r2, [pc, #592]	@ (80066a8 <HAL_GPIO_Init+0x2a8>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d869      	bhi.n	800652e <HAL_GPIO_Init+0x12e>
 800645a:	4a94      	ldr	r2, [pc, #592]	@ (80066ac <HAL_GPIO_Init+0x2ac>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d04c      	beq.n	80064fa <HAL_GPIO_Init+0xfa>
 8006460:	4a92      	ldr	r2, [pc, #584]	@ (80066ac <HAL_GPIO_Init+0x2ac>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d863      	bhi.n	800652e <HAL_GPIO_Init+0x12e>
 8006466:	4a92      	ldr	r2, [pc, #584]	@ (80066b0 <HAL_GPIO_Init+0x2b0>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d046      	beq.n	80064fa <HAL_GPIO_Init+0xfa>
 800646c:	4a90      	ldr	r2, [pc, #576]	@ (80066b0 <HAL_GPIO_Init+0x2b0>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d85d      	bhi.n	800652e <HAL_GPIO_Init+0x12e>
 8006472:	2b12      	cmp	r3, #18
 8006474:	d82a      	bhi.n	80064cc <HAL_GPIO_Init+0xcc>
 8006476:	2b12      	cmp	r3, #18
 8006478:	d859      	bhi.n	800652e <HAL_GPIO_Init+0x12e>
 800647a:	a201      	add	r2, pc, #4	@ (adr r2, 8006480 <HAL_GPIO_Init+0x80>)
 800647c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006480:	080064fb 	.word	0x080064fb
 8006484:	080064d5 	.word	0x080064d5
 8006488:	080064e7 	.word	0x080064e7
 800648c:	08006529 	.word	0x08006529
 8006490:	0800652f 	.word	0x0800652f
 8006494:	0800652f 	.word	0x0800652f
 8006498:	0800652f 	.word	0x0800652f
 800649c:	0800652f 	.word	0x0800652f
 80064a0:	0800652f 	.word	0x0800652f
 80064a4:	0800652f 	.word	0x0800652f
 80064a8:	0800652f 	.word	0x0800652f
 80064ac:	0800652f 	.word	0x0800652f
 80064b0:	0800652f 	.word	0x0800652f
 80064b4:	0800652f 	.word	0x0800652f
 80064b8:	0800652f 	.word	0x0800652f
 80064bc:	0800652f 	.word	0x0800652f
 80064c0:	0800652f 	.word	0x0800652f
 80064c4:	080064dd 	.word	0x080064dd
 80064c8:	080064f1 	.word	0x080064f1
 80064cc:	4a79      	ldr	r2, [pc, #484]	@ (80066b4 <HAL_GPIO_Init+0x2b4>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d013      	beq.n	80064fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80064d2:	e02c      	b.n	800652e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	623b      	str	r3, [r7, #32]
          break;
 80064da:	e029      	b.n	8006530 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	3304      	adds	r3, #4
 80064e2:	623b      	str	r3, [r7, #32]
          break;
 80064e4:	e024      	b.n	8006530 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	68db      	ldr	r3, [r3, #12]
 80064ea:	3308      	adds	r3, #8
 80064ec:	623b      	str	r3, [r7, #32]
          break;
 80064ee:	e01f      	b.n	8006530 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	68db      	ldr	r3, [r3, #12]
 80064f4:	330c      	adds	r3, #12
 80064f6:	623b      	str	r3, [r7, #32]
          break;
 80064f8:	e01a      	b.n	8006530 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d102      	bne.n	8006508 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006502:	2304      	movs	r3, #4
 8006504:	623b      	str	r3, [r7, #32]
          break;
 8006506:	e013      	b.n	8006530 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	689b      	ldr	r3, [r3, #8]
 800650c:	2b01      	cmp	r3, #1
 800650e:	d105      	bne.n	800651c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006510:	2308      	movs	r3, #8
 8006512:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	69fa      	ldr	r2, [r7, #28]
 8006518:	611a      	str	r2, [r3, #16]
          break;
 800651a:	e009      	b.n	8006530 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800651c:	2308      	movs	r3, #8
 800651e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	69fa      	ldr	r2, [r7, #28]
 8006524:	615a      	str	r2, [r3, #20]
          break;
 8006526:	e003      	b.n	8006530 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006528:	2300      	movs	r3, #0
 800652a:	623b      	str	r3, [r7, #32]
          break;
 800652c:	e000      	b.n	8006530 <HAL_GPIO_Init+0x130>
          break;
 800652e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006530:	69bb      	ldr	r3, [r7, #24]
 8006532:	2bff      	cmp	r3, #255	@ 0xff
 8006534:	d801      	bhi.n	800653a <HAL_GPIO_Init+0x13a>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	e001      	b.n	800653e <HAL_GPIO_Init+0x13e>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	3304      	adds	r3, #4
 800653e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006540:	69bb      	ldr	r3, [r7, #24]
 8006542:	2bff      	cmp	r3, #255	@ 0xff
 8006544:	d802      	bhi.n	800654c <HAL_GPIO_Init+0x14c>
 8006546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006548:	009b      	lsls	r3, r3, #2
 800654a:	e002      	b.n	8006552 <HAL_GPIO_Init+0x152>
 800654c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654e:	3b08      	subs	r3, #8
 8006550:	009b      	lsls	r3, r3, #2
 8006552:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	210f      	movs	r1, #15
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	fa01 f303 	lsl.w	r3, r1, r3
 8006560:	43db      	mvns	r3, r3
 8006562:	401a      	ands	r2, r3
 8006564:	6a39      	ldr	r1, [r7, #32]
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	fa01 f303 	lsl.w	r3, r1, r3
 800656c:	431a      	orrs	r2, r3
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800657a:	2b00      	cmp	r3, #0
 800657c:	f000 80b1 	beq.w	80066e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006580:	4b4d      	ldr	r3, [pc, #308]	@ (80066b8 <HAL_GPIO_Init+0x2b8>)
 8006582:	699b      	ldr	r3, [r3, #24]
 8006584:	4a4c      	ldr	r2, [pc, #304]	@ (80066b8 <HAL_GPIO_Init+0x2b8>)
 8006586:	f043 0301 	orr.w	r3, r3, #1
 800658a:	6193      	str	r3, [r2, #24]
 800658c:	4b4a      	ldr	r3, [pc, #296]	@ (80066b8 <HAL_GPIO_Init+0x2b8>)
 800658e:	699b      	ldr	r3, [r3, #24]
 8006590:	f003 0301 	and.w	r3, r3, #1
 8006594:	60bb      	str	r3, [r7, #8]
 8006596:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006598:	4a48      	ldr	r2, [pc, #288]	@ (80066bc <HAL_GPIO_Init+0x2bc>)
 800659a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800659c:	089b      	lsrs	r3, r3, #2
 800659e:	3302      	adds	r3, #2
 80065a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80065a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a8:	f003 0303 	and.w	r3, r3, #3
 80065ac:	009b      	lsls	r3, r3, #2
 80065ae:	220f      	movs	r2, #15
 80065b0:	fa02 f303 	lsl.w	r3, r2, r3
 80065b4:	43db      	mvns	r3, r3
 80065b6:	68fa      	ldr	r2, [r7, #12]
 80065b8:	4013      	ands	r3, r2
 80065ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	4a40      	ldr	r2, [pc, #256]	@ (80066c0 <HAL_GPIO_Init+0x2c0>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d013      	beq.n	80065ec <HAL_GPIO_Init+0x1ec>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	4a3f      	ldr	r2, [pc, #252]	@ (80066c4 <HAL_GPIO_Init+0x2c4>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d00d      	beq.n	80065e8 <HAL_GPIO_Init+0x1e8>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	4a3e      	ldr	r2, [pc, #248]	@ (80066c8 <HAL_GPIO_Init+0x2c8>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d007      	beq.n	80065e4 <HAL_GPIO_Init+0x1e4>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	4a3d      	ldr	r2, [pc, #244]	@ (80066cc <HAL_GPIO_Init+0x2cc>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d101      	bne.n	80065e0 <HAL_GPIO_Init+0x1e0>
 80065dc:	2303      	movs	r3, #3
 80065de:	e006      	b.n	80065ee <HAL_GPIO_Init+0x1ee>
 80065e0:	2304      	movs	r3, #4
 80065e2:	e004      	b.n	80065ee <HAL_GPIO_Init+0x1ee>
 80065e4:	2302      	movs	r3, #2
 80065e6:	e002      	b.n	80065ee <HAL_GPIO_Init+0x1ee>
 80065e8:	2301      	movs	r3, #1
 80065ea:	e000      	b.n	80065ee <HAL_GPIO_Init+0x1ee>
 80065ec:	2300      	movs	r3, #0
 80065ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065f0:	f002 0203 	and.w	r2, r2, #3
 80065f4:	0092      	lsls	r2, r2, #2
 80065f6:	4093      	lsls	r3, r2
 80065f8:	68fa      	ldr	r2, [r7, #12]
 80065fa:	4313      	orrs	r3, r2
 80065fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80065fe:	492f      	ldr	r1, [pc, #188]	@ (80066bc <HAL_GPIO_Init+0x2bc>)
 8006600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006602:	089b      	lsrs	r3, r3, #2
 8006604:	3302      	adds	r3, #2
 8006606:	68fa      	ldr	r2, [r7, #12]
 8006608:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006614:	2b00      	cmp	r3, #0
 8006616:	d006      	beq.n	8006626 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006618:	4b2d      	ldr	r3, [pc, #180]	@ (80066d0 <HAL_GPIO_Init+0x2d0>)
 800661a:	689a      	ldr	r2, [r3, #8]
 800661c:	492c      	ldr	r1, [pc, #176]	@ (80066d0 <HAL_GPIO_Init+0x2d0>)
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	4313      	orrs	r3, r2
 8006622:	608b      	str	r3, [r1, #8]
 8006624:	e006      	b.n	8006634 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006626:	4b2a      	ldr	r3, [pc, #168]	@ (80066d0 <HAL_GPIO_Init+0x2d0>)
 8006628:	689a      	ldr	r2, [r3, #8]
 800662a:	69bb      	ldr	r3, [r7, #24]
 800662c:	43db      	mvns	r3, r3
 800662e:	4928      	ldr	r1, [pc, #160]	@ (80066d0 <HAL_GPIO_Init+0x2d0>)
 8006630:	4013      	ands	r3, r2
 8006632:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800663c:	2b00      	cmp	r3, #0
 800663e:	d006      	beq.n	800664e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006640:	4b23      	ldr	r3, [pc, #140]	@ (80066d0 <HAL_GPIO_Init+0x2d0>)
 8006642:	68da      	ldr	r2, [r3, #12]
 8006644:	4922      	ldr	r1, [pc, #136]	@ (80066d0 <HAL_GPIO_Init+0x2d0>)
 8006646:	69bb      	ldr	r3, [r7, #24]
 8006648:	4313      	orrs	r3, r2
 800664a:	60cb      	str	r3, [r1, #12]
 800664c:	e006      	b.n	800665c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800664e:	4b20      	ldr	r3, [pc, #128]	@ (80066d0 <HAL_GPIO_Init+0x2d0>)
 8006650:	68da      	ldr	r2, [r3, #12]
 8006652:	69bb      	ldr	r3, [r7, #24]
 8006654:	43db      	mvns	r3, r3
 8006656:	491e      	ldr	r1, [pc, #120]	@ (80066d0 <HAL_GPIO_Init+0x2d0>)
 8006658:	4013      	ands	r3, r2
 800665a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006664:	2b00      	cmp	r3, #0
 8006666:	d006      	beq.n	8006676 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006668:	4b19      	ldr	r3, [pc, #100]	@ (80066d0 <HAL_GPIO_Init+0x2d0>)
 800666a:	685a      	ldr	r2, [r3, #4]
 800666c:	4918      	ldr	r1, [pc, #96]	@ (80066d0 <HAL_GPIO_Init+0x2d0>)
 800666e:	69bb      	ldr	r3, [r7, #24]
 8006670:	4313      	orrs	r3, r2
 8006672:	604b      	str	r3, [r1, #4]
 8006674:	e006      	b.n	8006684 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006676:	4b16      	ldr	r3, [pc, #88]	@ (80066d0 <HAL_GPIO_Init+0x2d0>)
 8006678:	685a      	ldr	r2, [r3, #4]
 800667a:	69bb      	ldr	r3, [r7, #24]
 800667c:	43db      	mvns	r3, r3
 800667e:	4914      	ldr	r1, [pc, #80]	@ (80066d0 <HAL_GPIO_Init+0x2d0>)
 8006680:	4013      	ands	r3, r2
 8006682:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800668c:	2b00      	cmp	r3, #0
 800668e:	d021      	beq.n	80066d4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006690:	4b0f      	ldr	r3, [pc, #60]	@ (80066d0 <HAL_GPIO_Init+0x2d0>)
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	490e      	ldr	r1, [pc, #56]	@ (80066d0 <HAL_GPIO_Init+0x2d0>)
 8006696:	69bb      	ldr	r3, [r7, #24]
 8006698:	4313      	orrs	r3, r2
 800669a:	600b      	str	r3, [r1, #0]
 800669c:	e021      	b.n	80066e2 <HAL_GPIO_Init+0x2e2>
 800669e:	bf00      	nop
 80066a0:	10320000 	.word	0x10320000
 80066a4:	10310000 	.word	0x10310000
 80066a8:	10220000 	.word	0x10220000
 80066ac:	10210000 	.word	0x10210000
 80066b0:	10120000 	.word	0x10120000
 80066b4:	10110000 	.word	0x10110000
 80066b8:	40021000 	.word	0x40021000
 80066bc:	40010000 	.word	0x40010000
 80066c0:	40010800 	.word	0x40010800
 80066c4:	40010c00 	.word	0x40010c00
 80066c8:	40011000 	.word	0x40011000
 80066cc:	40011400 	.word	0x40011400
 80066d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80066d4:	4b0b      	ldr	r3, [pc, #44]	@ (8006704 <HAL_GPIO_Init+0x304>)
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	69bb      	ldr	r3, [r7, #24]
 80066da:	43db      	mvns	r3, r3
 80066dc:	4909      	ldr	r1, [pc, #36]	@ (8006704 <HAL_GPIO_Init+0x304>)
 80066de:	4013      	ands	r3, r2
 80066e0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80066e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e4:	3301      	adds	r3, #1
 80066e6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ee:	fa22 f303 	lsr.w	r3, r2, r3
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	f47f ae8e 	bne.w	8006414 <HAL_GPIO_Init+0x14>
  }
}
 80066f8:	bf00      	nop
 80066fa:	bf00      	nop
 80066fc:	372c      	adds	r7, #44	@ 0x2c
 80066fe:	46bd      	mov	sp, r7
 8006700:	bc80      	pop	{r7}
 8006702:	4770      	bx	lr
 8006704:	40010400 	.word	0x40010400

08006708 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006708:	b480      	push	{r7}
 800670a:	b089      	sub	sp, #36	@ 0x24
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006712:	2300      	movs	r3, #0
 8006714:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8006716:	e09a      	b.n	800684e <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8006718:	2201      	movs	r2, #1
 800671a:	69fb      	ldr	r3, [r7, #28]
 800671c:	fa02 f303 	lsl.w	r3, r2, r3
 8006720:	683a      	ldr	r2, [r7, #0]
 8006722:	4013      	ands	r3, r2
 8006724:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8006726:	69bb      	ldr	r3, [r7, #24]
 8006728:	2b00      	cmp	r3, #0
 800672a:	f000 808d 	beq.w	8006848 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 800672e:	4a4e      	ldr	r2, [pc, #312]	@ (8006868 <HAL_GPIO_DeInit+0x160>)
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	089b      	lsrs	r3, r3, #2
 8006734:	3302      	adds	r3, #2
 8006736:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800673a:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 800673c:	69fb      	ldr	r3, [r7, #28]
 800673e:	f003 0303 	and.w	r3, r3, #3
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	220f      	movs	r2, #15
 8006746:	fa02 f303 	lsl.w	r3, r2, r3
 800674a:	697a      	ldr	r2, [r7, #20]
 800674c:	4013      	ands	r3, r2
 800674e:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a46      	ldr	r2, [pc, #280]	@ (800686c <HAL_GPIO_DeInit+0x164>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d013      	beq.n	8006780 <HAL_GPIO_DeInit+0x78>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a45      	ldr	r2, [pc, #276]	@ (8006870 <HAL_GPIO_DeInit+0x168>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d00d      	beq.n	800677c <HAL_GPIO_DeInit+0x74>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	4a44      	ldr	r2, [pc, #272]	@ (8006874 <HAL_GPIO_DeInit+0x16c>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d007      	beq.n	8006778 <HAL_GPIO_DeInit+0x70>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	4a43      	ldr	r2, [pc, #268]	@ (8006878 <HAL_GPIO_DeInit+0x170>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d101      	bne.n	8006774 <HAL_GPIO_DeInit+0x6c>
 8006770:	2303      	movs	r3, #3
 8006772:	e006      	b.n	8006782 <HAL_GPIO_DeInit+0x7a>
 8006774:	2304      	movs	r3, #4
 8006776:	e004      	b.n	8006782 <HAL_GPIO_DeInit+0x7a>
 8006778:	2302      	movs	r3, #2
 800677a:	e002      	b.n	8006782 <HAL_GPIO_DeInit+0x7a>
 800677c:	2301      	movs	r3, #1
 800677e:	e000      	b.n	8006782 <HAL_GPIO_DeInit+0x7a>
 8006780:	2300      	movs	r3, #0
 8006782:	69fa      	ldr	r2, [r7, #28]
 8006784:	f002 0203 	and.w	r2, r2, #3
 8006788:	0092      	lsls	r2, r2, #2
 800678a:	4093      	lsls	r3, r2
 800678c:	697a      	ldr	r2, [r7, #20]
 800678e:	429a      	cmp	r2, r3
 8006790:	d132      	bne.n	80067f8 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8006792:	4b3a      	ldr	r3, [pc, #232]	@ (800687c <HAL_GPIO_DeInit+0x174>)
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	69bb      	ldr	r3, [r7, #24]
 8006798:	43db      	mvns	r3, r3
 800679a:	4938      	ldr	r1, [pc, #224]	@ (800687c <HAL_GPIO_DeInit+0x174>)
 800679c:	4013      	ands	r3, r2
 800679e:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80067a0:	4b36      	ldr	r3, [pc, #216]	@ (800687c <HAL_GPIO_DeInit+0x174>)
 80067a2:	685a      	ldr	r2, [r3, #4]
 80067a4:	69bb      	ldr	r3, [r7, #24]
 80067a6:	43db      	mvns	r3, r3
 80067a8:	4934      	ldr	r1, [pc, #208]	@ (800687c <HAL_GPIO_DeInit+0x174>)
 80067aa:	4013      	ands	r3, r2
 80067ac:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 80067ae:	4b33      	ldr	r3, [pc, #204]	@ (800687c <HAL_GPIO_DeInit+0x174>)
 80067b0:	68da      	ldr	r2, [r3, #12]
 80067b2:	69bb      	ldr	r3, [r7, #24]
 80067b4:	43db      	mvns	r3, r3
 80067b6:	4931      	ldr	r1, [pc, #196]	@ (800687c <HAL_GPIO_DeInit+0x174>)
 80067b8:	4013      	ands	r3, r2
 80067ba:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 80067bc:	4b2f      	ldr	r3, [pc, #188]	@ (800687c <HAL_GPIO_DeInit+0x174>)
 80067be:	689a      	ldr	r2, [r3, #8]
 80067c0:	69bb      	ldr	r3, [r7, #24]
 80067c2:	43db      	mvns	r3, r3
 80067c4:	492d      	ldr	r1, [pc, #180]	@ (800687c <HAL_GPIO_DeInit+0x174>)
 80067c6:	4013      	ands	r3, r2
 80067c8:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 80067ca:	69fb      	ldr	r3, [r7, #28]
 80067cc:	f003 0303 	and.w	r3, r3, #3
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	220f      	movs	r2, #15
 80067d4:	fa02 f303 	lsl.w	r3, r2, r3
 80067d8:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 80067da:	4a23      	ldr	r2, [pc, #140]	@ (8006868 <HAL_GPIO_DeInit+0x160>)
 80067dc:	69fb      	ldr	r3, [r7, #28]
 80067de:	089b      	lsrs	r3, r3, #2
 80067e0:	3302      	adds	r3, #2
 80067e2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	43da      	mvns	r2, r3
 80067ea:	481f      	ldr	r0, [pc, #124]	@ (8006868 <HAL_GPIO_DeInit+0x160>)
 80067ec:	69fb      	ldr	r3, [r7, #28]
 80067ee:	089b      	lsrs	r3, r3, #2
 80067f0:	400a      	ands	r2, r1
 80067f2:	3302      	adds	r3, #2
 80067f4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80067f8:	69bb      	ldr	r3, [r7, #24]
 80067fa:	2bff      	cmp	r3, #255	@ 0xff
 80067fc:	d801      	bhi.n	8006802 <HAL_GPIO_DeInit+0xfa>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	e001      	b.n	8006806 <HAL_GPIO_DeInit+0xfe>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	3304      	adds	r3, #4
 8006806:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006808:	69bb      	ldr	r3, [r7, #24]
 800680a:	2bff      	cmp	r3, #255	@ 0xff
 800680c:	d802      	bhi.n	8006814 <HAL_GPIO_DeInit+0x10c>
 800680e:	69fb      	ldr	r3, [r7, #28]
 8006810:	009b      	lsls	r3, r3, #2
 8006812:	e002      	b.n	800681a <HAL_GPIO_DeInit+0x112>
 8006814:	69fb      	ldr	r3, [r7, #28]
 8006816:	3b08      	subs	r3, #8
 8006818:	009b      	lsls	r3, r3, #2
 800681a:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	681a      	ldr	r2, [r3, #0]
 8006820:	210f      	movs	r1, #15
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	fa01 f303 	lsl.w	r3, r1, r3
 8006828:	43db      	mvns	r3, r3
 800682a:	401a      	ands	r2, r3
 800682c:	2104      	movs	r1, #4
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	fa01 f303 	lsl.w	r3, r1, r3
 8006834:	431a      	orrs	r2, r3
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	68da      	ldr	r2, [r3, #12]
 800683e:	69bb      	ldr	r3, [r7, #24]
 8006840:	43db      	mvns	r3, r3
 8006842:	401a      	ands	r2, r3
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	60da      	str	r2, [r3, #12]
    }

    position++;
 8006848:	69fb      	ldr	r3, [r7, #28]
 800684a:	3301      	adds	r3, #1
 800684c:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 800684e:	683a      	ldr	r2, [r7, #0]
 8006850:	69fb      	ldr	r3, [r7, #28]
 8006852:	fa22 f303 	lsr.w	r3, r2, r3
 8006856:	2b00      	cmp	r3, #0
 8006858:	f47f af5e 	bne.w	8006718 <HAL_GPIO_DeInit+0x10>
  }
}
 800685c:	bf00      	nop
 800685e:	bf00      	nop
 8006860:	3724      	adds	r7, #36	@ 0x24
 8006862:	46bd      	mov	sp, r7
 8006864:	bc80      	pop	{r7}
 8006866:	4770      	bx	lr
 8006868:	40010000 	.word	0x40010000
 800686c:	40010800 	.word	0x40010800
 8006870:	40010c00 	.word	0x40010c00
 8006874:	40011000 	.word	0x40011000
 8006878:	40011400 	.word	0x40011400
 800687c:	40010400 	.word	0x40010400

08006880 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006880:	b480      	push	{r7}
 8006882:	b083      	sub	sp, #12
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
 8006888:	460b      	mov	r3, r1
 800688a:	807b      	strh	r3, [r7, #2]
 800688c:	4613      	mov	r3, r2
 800688e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006890:	787b      	ldrb	r3, [r7, #1]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d003      	beq.n	800689e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006896:	887a      	ldrh	r2, [r7, #2]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800689c:	e003      	b.n	80068a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800689e:	887b      	ldrh	r3, [r7, #2]
 80068a0:	041a      	lsls	r2, r3, #16
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	611a      	str	r2, [r3, #16]
}
 80068a6:	bf00      	nop
 80068a8:	370c      	adds	r7, #12
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bc80      	pop	{r7}
 80068ae:	4770      	bx	lr

080068b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b082      	sub	sp, #8
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	4603      	mov	r3, r0
 80068b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80068ba:	4b08      	ldr	r3, [pc, #32]	@ (80068dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80068bc:	695a      	ldr	r2, [r3, #20]
 80068be:	88fb      	ldrh	r3, [r7, #6]
 80068c0:	4013      	ands	r3, r2
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d006      	beq.n	80068d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80068c6:	4a05      	ldr	r2, [pc, #20]	@ (80068dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80068c8:	88fb      	ldrh	r3, [r7, #6]
 80068ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80068cc:	88fb      	ldrh	r3, [r7, #6]
 80068ce:	4618      	mov	r0, r3
 80068d0:	f7fc fbd2 	bl	8003078 <HAL_GPIO_EXTI_Callback>
  }
}
 80068d4:	bf00      	nop
 80068d6:	3708      	adds	r7, #8
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}
 80068dc:	40010400 	.word	0x40010400

080068e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b084      	sub	sp, #16
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d101      	bne.n	80068f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e12b      	b.n	8006b4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d106      	bne.n	800690c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2200      	movs	r2, #0
 8006902:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f7fe f81e 	bl	8004948 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2224      	movs	r2, #36	@ 0x24
 8006910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f022 0201 	bic.w	r2, r2, #1
 8006922:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006932:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	681a      	ldr	r2, [r3, #0]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006942:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006944:	f003 f830 	bl	80099a8 <HAL_RCC_GetPCLK1Freq>
 8006948:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	4a81      	ldr	r2, [pc, #516]	@ (8006b54 <HAL_I2C_Init+0x274>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d807      	bhi.n	8006964 <HAL_I2C_Init+0x84>
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	4a80      	ldr	r2, [pc, #512]	@ (8006b58 <HAL_I2C_Init+0x278>)
 8006958:	4293      	cmp	r3, r2
 800695a:	bf94      	ite	ls
 800695c:	2301      	movls	r3, #1
 800695e:	2300      	movhi	r3, #0
 8006960:	b2db      	uxtb	r3, r3
 8006962:	e006      	b.n	8006972 <HAL_I2C_Init+0x92>
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	4a7d      	ldr	r2, [pc, #500]	@ (8006b5c <HAL_I2C_Init+0x27c>)
 8006968:	4293      	cmp	r3, r2
 800696a:	bf94      	ite	ls
 800696c:	2301      	movls	r3, #1
 800696e:	2300      	movhi	r3, #0
 8006970:	b2db      	uxtb	r3, r3
 8006972:	2b00      	cmp	r3, #0
 8006974:	d001      	beq.n	800697a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	e0e7      	b.n	8006b4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	4a78      	ldr	r2, [pc, #480]	@ (8006b60 <HAL_I2C_Init+0x280>)
 800697e:	fba2 2303 	umull	r2, r3, r2, r3
 8006982:	0c9b      	lsrs	r3, r3, #18
 8006984:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	68ba      	ldr	r2, [r7, #8]
 8006996:	430a      	orrs	r2, r1
 8006998:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	6a1b      	ldr	r3, [r3, #32]
 80069a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	4a6a      	ldr	r2, [pc, #424]	@ (8006b54 <HAL_I2C_Init+0x274>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d802      	bhi.n	80069b4 <HAL_I2C_Init+0xd4>
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	3301      	adds	r3, #1
 80069b2:	e009      	b.n	80069c8 <HAL_I2C_Init+0xe8>
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80069ba:	fb02 f303 	mul.w	r3, r2, r3
 80069be:	4a69      	ldr	r2, [pc, #420]	@ (8006b64 <HAL_I2C_Init+0x284>)
 80069c0:	fba2 2303 	umull	r2, r3, r2, r3
 80069c4:	099b      	lsrs	r3, r3, #6
 80069c6:	3301      	adds	r3, #1
 80069c8:	687a      	ldr	r2, [r7, #4]
 80069ca:	6812      	ldr	r2, [r2, #0]
 80069cc:	430b      	orrs	r3, r1
 80069ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	69db      	ldr	r3, [r3, #28]
 80069d6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80069da:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	495c      	ldr	r1, [pc, #368]	@ (8006b54 <HAL_I2C_Init+0x274>)
 80069e4:	428b      	cmp	r3, r1
 80069e6:	d819      	bhi.n	8006a1c <HAL_I2C_Init+0x13c>
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	1e59      	subs	r1, r3, #1
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	005b      	lsls	r3, r3, #1
 80069f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80069f6:	1c59      	adds	r1, r3, #1
 80069f8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80069fc:	400b      	ands	r3, r1
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d00a      	beq.n	8006a18 <HAL_I2C_Init+0x138>
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	1e59      	subs	r1, r3, #1
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	005b      	lsls	r3, r3, #1
 8006a0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006a10:	3301      	adds	r3, #1
 8006a12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a16:	e051      	b.n	8006abc <HAL_I2C_Init+0x1dc>
 8006a18:	2304      	movs	r3, #4
 8006a1a:	e04f      	b.n	8006abc <HAL_I2C_Init+0x1dc>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d111      	bne.n	8006a48 <HAL_I2C_Init+0x168>
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	1e58      	subs	r0, r3, #1
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6859      	ldr	r1, [r3, #4]
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	005b      	lsls	r3, r3, #1
 8006a30:	440b      	add	r3, r1
 8006a32:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a36:	3301      	adds	r3, #1
 8006a38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	bf0c      	ite	eq
 8006a40:	2301      	moveq	r3, #1
 8006a42:	2300      	movne	r3, #0
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	e012      	b.n	8006a6e <HAL_I2C_Init+0x18e>
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	1e58      	subs	r0, r3, #1
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6859      	ldr	r1, [r3, #4]
 8006a50:	460b      	mov	r3, r1
 8006a52:	009b      	lsls	r3, r3, #2
 8006a54:	440b      	add	r3, r1
 8006a56:	0099      	lsls	r1, r3, #2
 8006a58:	440b      	add	r3, r1
 8006a5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a5e:	3301      	adds	r3, #1
 8006a60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	bf0c      	ite	eq
 8006a68:	2301      	moveq	r3, #1
 8006a6a:	2300      	movne	r3, #0
 8006a6c:	b2db      	uxtb	r3, r3
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d001      	beq.n	8006a76 <HAL_I2C_Init+0x196>
 8006a72:	2301      	movs	r3, #1
 8006a74:	e022      	b.n	8006abc <HAL_I2C_Init+0x1dc>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d10e      	bne.n	8006a9c <HAL_I2C_Init+0x1bc>
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	1e58      	subs	r0, r3, #1
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6859      	ldr	r1, [r3, #4]
 8006a86:	460b      	mov	r3, r1
 8006a88:	005b      	lsls	r3, r3, #1
 8006a8a:	440b      	add	r3, r1
 8006a8c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a90:	3301      	adds	r3, #1
 8006a92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a9a:	e00f      	b.n	8006abc <HAL_I2C_Init+0x1dc>
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	1e58      	subs	r0, r3, #1
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6859      	ldr	r1, [r3, #4]
 8006aa4:	460b      	mov	r3, r1
 8006aa6:	009b      	lsls	r3, r3, #2
 8006aa8:	440b      	add	r3, r1
 8006aaa:	0099      	lsls	r1, r3, #2
 8006aac:	440b      	add	r3, r1
 8006aae:	fbb0 f3f3 	udiv	r3, r0, r3
 8006ab2:	3301      	adds	r3, #1
 8006ab4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ab8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006abc:	6879      	ldr	r1, [r7, #4]
 8006abe:	6809      	ldr	r1, [r1, #0]
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	69da      	ldr	r2, [r3, #28]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6a1b      	ldr	r3, [r3, #32]
 8006ad6:	431a      	orrs	r2, r3
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	430a      	orrs	r2, r1
 8006ade:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006aea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	6911      	ldr	r1, [r2, #16]
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	68d2      	ldr	r2, [r2, #12]
 8006af6:	4311      	orrs	r1, r2
 8006af8:	687a      	ldr	r2, [r7, #4]
 8006afa:	6812      	ldr	r2, [r2, #0]
 8006afc:	430b      	orrs	r3, r1
 8006afe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	68db      	ldr	r3, [r3, #12]
 8006b06:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	695a      	ldr	r2, [r3, #20]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	699b      	ldr	r3, [r3, #24]
 8006b12:	431a      	orrs	r2, r3
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	430a      	orrs	r2, r1
 8006b1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	681a      	ldr	r2, [r3, #0]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f042 0201 	orr.w	r2, r2, #1
 8006b2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2220      	movs	r2, #32
 8006b36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2200      	movs	r2, #0
 8006b44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006b48:	2300      	movs	r3, #0
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3710      	adds	r7, #16
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
 8006b52:	bf00      	nop
 8006b54:	000186a0 	.word	0x000186a0
 8006b58:	001e847f 	.word	0x001e847f
 8006b5c:	003d08ff 	.word	0x003d08ff
 8006b60:	431bde83 	.word	0x431bde83
 8006b64:	10624dd3 	.word	0x10624dd3

08006b68 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b083      	sub	sp, #12
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	695b      	ldr	r3, [r3, #20]
 8006b76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b7a:	2b80      	cmp	r3, #128	@ 0x80
 8006b7c:	d103      	bne.n	8006b86 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	2200      	movs	r2, #0
 8006b84:	611a      	str	r2, [r3, #16]
  }
}
 8006b86:	bf00      	nop
 8006b88:	370c      	adds	r7, #12
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bc80      	pop	{r7}
 8006b8e:	4770      	bx	lr

08006b90 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b088      	sub	sp, #32
 8006b94:	af02      	add	r7, sp, #8
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	4608      	mov	r0, r1
 8006b9a:	4611      	mov	r1, r2
 8006b9c:	461a      	mov	r2, r3
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	817b      	strh	r3, [r7, #10]
 8006ba2:	460b      	mov	r3, r1
 8006ba4:	813b      	strh	r3, [r7, #8]
 8006ba6:	4613      	mov	r3, r2
 8006ba8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006baa:	f7fe fa33 	bl	8005014 <HAL_GetTick>
 8006bae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bb6:	b2db      	uxtb	r3, r3
 8006bb8:	2b20      	cmp	r3, #32
 8006bba:	f040 80d9 	bne.w	8006d70 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	9300      	str	r3, [sp, #0]
 8006bc2:	2319      	movs	r3, #25
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	496d      	ldr	r1, [pc, #436]	@ (8006d7c <HAL_I2C_Mem_Write+0x1ec>)
 8006bc8:	68f8      	ldr	r0, [r7, #12]
 8006bca:	f002 f859 	bl	8008c80 <I2C_WaitOnFlagUntilTimeout>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d001      	beq.n	8006bd8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006bd4:	2302      	movs	r3, #2
 8006bd6:	e0cc      	b.n	8006d72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d101      	bne.n	8006be6 <HAL_I2C_Mem_Write+0x56>
 8006be2:	2302      	movs	r3, #2
 8006be4:	e0c5      	b.n	8006d72 <HAL_I2C_Mem_Write+0x1e2>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2201      	movs	r2, #1
 8006bea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f003 0301 	and.w	r3, r3, #1
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	d007      	beq.n	8006c0c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f042 0201 	orr.w	r2, r2, #1
 8006c0a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c1a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2221      	movs	r2, #33	@ 0x21
 8006c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	2240      	movs	r2, #64	@ 0x40
 8006c28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	6a3a      	ldr	r2, [r7, #32]
 8006c36:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006c3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c42:	b29a      	uxth	r2, r3
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	4a4d      	ldr	r2, [pc, #308]	@ (8006d80 <HAL_I2C_Mem_Write+0x1f0>)
 8006c4c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006c4e:	88f8      	ldrh	r0, [r7, #6]
 8006c50:	893a      	ldrh	r2, [r7, #8]
 8006c52:	8979      	ldrh	r1, [r7, #10]
 8006c54:	697b      	ldr	r3, [r7, #20]
 8006c56:	9301      	str	r3, [sp, #4]
 8006c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c5a:	9300      	str	r3, [sp, #0]
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	68f8      	ldr	r0, [r7, #12]
 8006c60:	f001 fde8 	bl	8008834 <I2C_RequestMemoryWrite>
 8006c64:	4603      	mov	r3, r0
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d052      	beq.n	8006d10 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e081      	b.n	8006d72 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c6e:	697a      	ldr	r2, [r7, #20]
 8006c70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c72:	68f8      	ldr	r0, [r7, #12]
 8006c74:	f002 f91e 	bl	8008eb4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d00d      	beq.n	8006c9a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c82:	2b04      	cmp	r3, #4
 8006c84:	d107      	bne.n	8006c96 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c94:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006c96:	2301      	movs	r3, #1
 8006c98:	e06b      	b.n	8006d72 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c9e:	781a      	ldrb	r2, [r3, #0]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006caa:	1c5a      	adds	r2, r3, #1
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cb4:	3b01      	subs	r3, #1
 8006cb6:	b29a      	uxth	r2, r3
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	3b01      	subs	r3, #1
 8006cc4:	b29a      	uxth	r2, r3
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	695b      	ldr	r3, [r3, #20]
 8006cd0:	f003 0304 	and.w	r3, r3, #4
 8006cd4:	2b04      	cmp	r3, #4
 8006cd6:	d11b      	bne.n	8006d10 <HAL_I2C_Mem_Write+0x180>
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d017      	beq.n	8006d10 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ce4:	781a      	ldrb	r2, [r3, #0]
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cf0:	1c5a      	adds	r2, r3, #1
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cfa:	3b01      	subs	r3, #1
 8006cfc:	b29a      	uxth	r2, r3
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d06:	b29b      	uxth	r3, r3
 8006d08:	3b01      	subs	r3, #1
 8006d0a:	b29a      	uxth	r2, r3
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d1aa      	bne.n	8006c6e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d18:	697a      	ldr	r2, [r7, #20]
 8006d1a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d1c:	68f8      	ldr	r0, [r7, #12]
 8006d1e:	f002 f911 	bl	8008f44 <I2C_WaitOnBTFFlagUntilTimeout>
 8006d22:	4603      	mov	r3, r0
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d00d      	beq.n	8006d44 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d2c:	2b04      	cmp	r3, #4
 8006d2e:	d107      	bne.n	8006d40 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	681a      	ldr	r2, [r3, #0]
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d3e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e016      	b.n	8006d72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2220      	movs	r2, #32
 8006d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	e000      	b.n	8006d72 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006d70:	2302      	movs	r3, #2
  }
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3718      	adds	r7, #24
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	bf00      	nop
 8006d7c:	00100002 	.word	0x00100002
 8006d80:	ffff0000 	.word	0xffff0000

08006d84 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b08c      	sub	sp, #48	@ 0x30
 8006d88:	af02      	add	r7, sp, #8
 8006d8a:	60f8      	str	r0, [r7, #12]
 8006d8c:	4608      	mov	r0, r1
 8006d8e:	4611      	mov	r1, r2
 8006d90:	461a      	mov	r2, r3
 8006d92:	4603      	mov	r3, r0
 8006d94:	817b      	strh	r3, [r7, #10]
 8006d96:	460b      	mov	r3, r1
 8006d98:	813b      	strh	r3, [r7, #8]
 8006d9a:	4613      	mov	r3, r2
 8006d9c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006da2:	f7fe f937 	bl	8005014 <HAL_GetTick>
 8006da6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dae:	b2db      	uxtb	r3, r3
 8006db0:	2b20      	cmp	r3, #32
 8006db2:	f040 8250 	bne.w	8007256 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db8:	9300      	str	r3, [sp, #0]
 8006dba:	2319      	movs	r3, #25
 8006dbc:	2201      	movs	r2, #1
 8006dbe:	4982      	ldr	r1, [pc, #520]	@ (8006fc8 <HAL_I2C_Mem_Read+0x244>)
 8006dc0:	68f8      	ldr	r0, [r7, #12]
 8006dc2:	f001 ff5d 	bl	8008c80 <I2C_WaitOnFlagUntilTimeout>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d001      	beq.n	8006dd0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8006dcc:	2302      	movs	r3, #2
 8006dce:	e243      	b.n	8007258 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006dd6:	2b01      	cmp	r3, #1
 8006dd8:	d101      	bne.n	8006dde <HAL_I2C_Mem_Read+0x5a>
 8006dda:	2302      	movs	r3, #2
 8006ddc:	e23c      	b.n	8007258 <HAL_I2C_Mem_Read+0x4d4>
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2201      	movs	r2, #1
 8006de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 0301 	and.w	r3, r3, #1
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d007      	beq.n	8006e04 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f042 0201 	orr.w	r2, r2, #1
 8006e02:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	681a      	ldr	r2, [r3, #0]
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006e12:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2222      	movs	r2, #34	@ 0x22
 8006e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2240      	movs	r2, #64	@ 0x40
 8006e20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2200      	movs	r2, #0
 8006e28:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e2e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006e34:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e3a:	b29a      	uxth	r2, r3
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	4a62      	ldr	r2, [pc, #392]	@ (8006fcc <HAL_I2C_Mem_Read+0x248>)
 8006e44:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006e46:	88f8      	ldrh	r0, [r7, #6]
 8006e48:	893a      	ldrh	r2, [r7, #8]
 8006e4a:	8979      	ldrh	r1, [r7, #10]
 8006e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e4e:	9301      	str	r3, [sp, #4]
 8006e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e52:	9300      	str	r3, [sp, #0]
 8006e54:	4603      	mov	r3, r0
 8006e56:	68f8      	ldr	r0, [r7, #12]
 8006e58:	f001 fd82 	bl	8008960 <I2C_RequestMemoryRead>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d001      	beq.n	8006e66 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8006e62:	2301      	movs	r3, #1
 8006e64:	e1f8      	b.n	8007258 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d113      	bne.n	8006e96 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e6e:	2300      	movs	r3, #0
 8006e70:	61fb      	str	r3, [r7, #28]
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	695b      	ldr	r3, [r3, #20]
 8006e78:	61fb      	str	r3, [r7, #28]
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	699b      	ldr	r3, [r3, #24]
 8006e80:	61fb      	str	r3, [r7, #28]
 8006e82:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	681a      	ldr	r2, [r3, #0]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e92:	601a      	str	r2, [r3, #0]
 8006e94:	e1cc      	b.n	8007230 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e9a:	2b01      	cmp	r3, #1
 8006e9c:	d11e      	bne.n	8006edc <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006eac:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006eae:	b672      	cpsid	i
}
 8006eb0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	61bb      	str	r3, [r7, #24]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	695b      	ldr	r3, [r3, #20]
 8006ebc:	61bb      	str	r3, [r7, #24]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	699b      	ldr	r3, [r3, #24]
 8006ec4:	61bb      	str	r3, [r7, #24]
 8006ec6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	681a      	ldr	r2, [r3, #0]
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ed6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006ed8:	b662      	cpsie	i
}
 8006eda:	e035      	b.n	8006f48 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ee0:	2b02      	cmp	r3, #2
 8006ee2:	d11e      	bne.n	8006f22 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681a      	ldr	r2, [r3, #0]
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006ef2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006ef4:	b672      	cpsid	i
}
 8006ef6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ef8:	2300      	movs	r3, #0
 8006efa:	617b      	str	r3, [r7, #20]
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	695b      	ldr	r3, [r3, #20]
 8006f02:	617b      	str	r3, [r7, #20]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	699b      	ldr	r3, [r3, #24]
 8006f0a:	617b      	str	r3, [r7, #20]
 8006f0c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f1c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006f1e:	b662      	cpsie	i
}
 8006f20:	e012      	b.n	8006f48 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006f30:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f32:	2300      	movs	r3, #0
 8006f34:	613b      	str	r3, [r7, #16]
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	695b      	ldr	r3, [r3, #20]
 8006f3c:	613b      	str	r3, [r7, #16]
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	699b      	ldr	r3, [r3, #24]
 8006f44:	613b      	str	r3, [r7, #16]
 8006f46:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8006f48:	e172      	b.n	8007230 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f4e:	2b03      	cmp	r3, #3
 8006f50:	f200 811f 	bhi.w	8007192 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d123      	bne.n	8006fa4 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f5e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006f60:	68f8      	ldr	r0, [r7, #12]
 8006f62:	f002 f869 	bl	8009038 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006f66:	4603      	mov	r3, r0
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d001      	beq.n	8006f70 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	e173      	b.n	8007258 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	691a      	ldr	r2, [r3, #16]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f7a:	b2d2      	uxtb	r2, r2
 8006f7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f82:	1c5a      	adds	r2, r3, #1
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f8c:	3b01      	subs	r3, #1
 8006f8e:	b29a      	uxth	r2, r3
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	3b01      	subs	r3, #1
 8006f9c:	b29a      	uxth	r2, r3
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006fa2:	e145      	b.n	8007230 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fa8:	2b02      	cmp	r3, #2
 8006faa:	d152      	bne.n	8007052 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fae:	9300      	str	r3, [sp, #0]
 8006fb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	4906      	ldr	r1, [pc, #24]	@ (8006fd0 <HAL_I2C_Mem_Read+0x24c>)
 8006fb6:	68f8      	ldr	r0, [r7, #12]
 8006fb8:	f001 fe62 	bl	8008c80 <I2C_WaitOnFlagUntilTimeout>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d008      	beq.n	8006fd4 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	e148      	b.n	8007258 <HAL_I2C_Mem_Read+0x4d4>
 8006fc6:	bf00      	nop
 8006fc8:	00100002 	.word	0x00100002
 8006fcc:	ffff0000 	.word	0xffff0000
 8006fd0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006fd4:	b672      	cpsid	i
}
 8006fd6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006fe6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	691a      	ldr	r2, [r3, #16]
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ff2:	b2d2      	uxtb	r2, r2
 8006ff4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ffa:	1c5a      	adds	r2, r3, #1
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007004:	3b01      	subs	r3, #1
 8007006:	b29a      	uxth	r2, r3
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007010:	b29b      	uxth	r3, r3
 8007012:	3b01      	subs	r3, #1
 8007014:	b29a      	uxth	r2, r3
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800701a:	b662      	cpsie	i
}
 800701c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	691a      	ldr	r2, [r3, #16]
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007028:	b2d2      	uxtb	r2, r2
 800702a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007030:	1c5a      	adds	r2, r3, #1
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800703a:	3b01      	subs	r3, #1
 800703c:	b29a      	uxth	r2, r3
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007046:	b29b      	uxth	r3, r3
 8007048:	3b01      	subs	r3, #1
 800704a:	b29a      	uxth	r2, r3
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007050:	e0ee      	b.n	8007230 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007054:	9300      	str	r3, [sp, #0]
 8007056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007058:	2200      	movs	r2, #0
 800705a:	4981      	ldr	r1, [pc, #516]	@ (8007260 <HAL_I2C_Mem_Read+0x4dc>)
 800705c:	68f8      	ldr	r0, [r7, #12]
 800705e:	f001 fe0f 	bl	8008c80 <I2C_WaitOnFlagUntilTimeout>
 8007062:	4603      	mov	r3, r0
 8007064:	2b00      	cmp	r3, #0
 8007066:	d001      	beq.n	800706c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8007068:	2301      	movs	r3, #1
 800706a:	e0f5      	b.n	8007258 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800707a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800707c:	b672      	cpsid	i
}
 800707e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	691a      	ldr	r2, [r3, #16]
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800708a:	b2d2      	uxtb	r2, r2
 800708c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007092:	1c5a      	adds	r2, r3, #1
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800709c:	3b01      	subs	r3, #1
 800709e:	b29a      	uxth	r2, r3
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	3b01      	subs	r3, #1
 80070ac:	b29a      	uxth	r2, r3
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80070b2:	4b6c      	ldr	r3, [pc, #432]	@ (8007264 <HAL_I2C_Mem_Read+0x4e0>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	08db      	lsrs	r3, r3, #3
 80070b8:	4a6b      	ldr	r2, [pc, #428]	@ (8007268 <HAL_I2C_Mem_Read+0x4e4>)
 80070ba:	fba2 2303 	umull	r2, r3, r2, r3
 80070be:	0a1a      	lsrs	r2, r3, #8
 80070c0:	4613      	mov	r3, r2
 80070c2:	009b      	lsls	r3, r3, #2
 80070c4:	4413      	add	r3, r2
 80070c6:	00da      	lsls	r2, r3, #3
 80070c8:	1ad3      	subs	r3, r2, r3
 80070ca:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80070cc:	6a3b      	ldr	r3, [r7, #32]
 80070ce:	3b01      	subs	r3, #1
 80070d0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80070d2:	6a3b      	ldr	r3, [r7, #32]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d118      	bne.n	800710a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2200      	movs	r2, #0
 80070dc:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2220      	movs	r2, #32
 80070e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2200      	movs	r2, #0
 80070ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070f2:	f043 0220 	orr.w	r2, r3, #32
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80070fa:	b662      	cpsie	i
}
 80070fc:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2200      	movs	r2, #0
 8007102:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	e0a6      	b.n	8007258 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	695b      	ldr	r3, [r3, #20]
 8007110:	f003 0304 	and.w	r3, r3, #4
 8007114:	2b04      	cmp	r3, #4
 8007116:	d1d9      	bne.n	80070cc <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007126:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	691a      	ldr	r2, [r3, #16]
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007132:	b2d2      	uxtb	r2, r2
 8007134:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800713a:	1c5a      	adds	r2, r3, #1
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007144:	3b01      	subs	r3, #1
 8007146:	b29a      	uxth	r2, r3
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007150:	b29b      	uxth	r3, r3
 8007152:	3b01      	subs	r3, #1
 8007154:	b29a      	uxth	r2, r3
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800715a:	b662      	cpsie	i
}
 800715c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	691a      	ldr	r2, [r3, #16]
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007168:	b2d2      	uxtb	r2, r2
 800716a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007170:	1c5a      	adds	r2, r3, #1
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800717a:	3b01      	subs	r3, #1
 800717c:	b29a      	uxth	r2, r3
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007186:	b29b      	uxth	r3, r3
 8007188:	3b01      	subs	r3, #1
 800718a:	b29a      	uxth	r2, r3
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007190:	e04e      	b.n	8007230 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007192:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007194:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007196:	68f8      	ldr	r0, [r7, #12]
 8007198:	f001 ff4e 	bl	8009038 <I2C_WaitOnRXNEFlagUntilTimeout>
 800719c:	4603      	mov	r3, r0
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d001      	beq.n	80071a6 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80071a2:	2301      	movs	r3, #1
 80071a4:	e058      	b.n	8007258 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	691a      	ldr	r2, [r3, #16]
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071b0:	b2d2      	uxtb	r2, r2
 80071b2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071b8:	1c5a      	adds	r2, r3, #1
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071c2:	3b01      	subs	r3, #1
 80071c4:	b29a      	uxth	r2, r3
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071ce:	b29b      	uxth	r3, r3
 80071d0:	3b01      	subs	r3, #1
 80071d2:	b29a      	uxth	r2, r3
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	695b      	ldr	r3, [r3, #20]
 80071de:	f003 0304 	and.w	r3, r3, #4
 80071e2:	2b04      	cmp	r3, #4
 80071e4:	d124      	bne.n	8007230 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071ea:	2b03      	cmp	r3, #3
 80071ec:	d107      	bne.n	80071fe <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80071fc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	691a      	ldr	r2, [r3, #16]
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007208:	b2d2      	uxtb	r2, r2
 800720a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007210:	1c5a      	adds	r2, r3, #1
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800721a:	3b01      	subs	r3, #1
 800721c:	b29a      	uxth	r2, r3
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007226:	b29b      	uxth	r3, r3
 8007228:	3b01      	subs	r3, #1
 800722a:	b29a      	uxth	r2, r3
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007234:	2b00      	cmp	r3, #0
 8007236:	f47f ae88 	bne.w	8006f4a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2220      	movs	r2, #32
 800723e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2200      	movs	r2, #0
 8007246:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2200      	movs	r2, #0
 800724e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007252:	2300      	movs	r3, #0
 8007254:	e000      	b.n	8007258 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8007256:	2302      	movs	r3, #2
  }
}
 8007258:	4618      	mov	r0, r3
 800725a:	3728      	adds	r7, #40	@ 0x28
 800725c:	46bd      	mov	sp, r7
 800725e:	bd80      	pop	{r7, pc}
 8007260:	00010004 	.word	0x00010004
 8007264:	20000004 	.word	0x20000004
 8007268:	14f8b589 	.word	0x14f8b589

0800726c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b088      	sub	sp, #32
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8007274:	2300      	movs	r3, #0
 8007276:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007284:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800728c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007294:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8007296:	7bfb      	ldrb	r3, [r7, #15]
 8007298:	2b10      	cmp	r3, #16
 800729a:	d003      	beq.n	80072a4 <HAL_I2C_EV_IRQHandler+0x38>
 800729c:	7bfb      	ldrb	r3, [r7, #15]
 800729e:	2b40      	cmp	r3, #64	@ 0x40
 80072a0:	f040 80c1 	bne.w	8007426 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	699b      	ldr	r3, [r3, #24]
 80072aa:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	695b      	ldr	r3, [r3, #20]
 80072b2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80072b4:	69fb      	ldr	r3, [r7, #28]
 80072b6:	f003 0301 	and.w	r3, r3, #1
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d10d      	bne.n	80072da <HAL_I2C_EV_IRQHandler+0x6e>
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80072c4:	d003      	beq.n	80072ce <HAL_I2C_EV_IRQHandler+0x62>
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80072cc:	d101      	bne.n	80072d2 <HAL_I2C_EV_IRQHandler+0x66>
 80072ce:	2301      	movs	r3, #1
 80072d0:	e000      	b.n	80072d4 <HAL_I2C_EV_IRQHandler+0x68>
 80072d2:	2300      	movs	r3, #0
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	f000 8132 	beq.w	800753e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80072da:	69fb      	ldr	r3, [r7, #28]
 80072dc:	f003 0301 	and.w	r3, r3, #1
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d00c      	beq.n	80072fe <HAL_I2C_EV_IRQHandler+0x92>
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	0a5b      	lsrs	r3, r3, #9
 80072e8:	f003 0301 	and.w	r3, r3, #1
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d006      	beq.n	80072fe <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f001 ff2c 	bl	800914e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f000 fcea 	bl	8007cd0 <I2C_Master_SB>
 80072fc:	e092      	b.n	8007424 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80072fe:	69fb      	ldr	r3, [r7, #28]
 8007300:	08db      	lsrs	r3, r3, #3
 8007302:	f003 0301 	and.w	r3, r3, #1
 8007306:	2b00      	cmp	r3, #0
 8007308:	d009      	beq.n	800731e <HAL_I2C_EV_IRQHandler+0xb2>
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	0a5b      	lsrs	r3, r3, #9
 800730e:	f003 0301 	and.w	r3, r3, #1
 8007312:	2b00      	cmp	r3, #0
 8007314:	d003      	beq.n	800731e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 fd5f 	bl	8007dda <I2C_Master_ADD10>
 800731c:	e082      	b.n	8007424 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800731e:	69fb      	ldr	r3, [r7, #28]
 8007320:	085b      	lsrs	r3, r3, #1
 8007322:	f003 0301 	and.w	r3, r3, #1
 8007326:	2b00      	cmp	r3, #0
 8007328:	d009      	beq.n	800733e <HAL_I2C_EV_IRQHandler+0xd2>
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	0a5b      	lsrs	r3, r3, #9
 800732e:	f003 0301 	and.w	r3, r3, #1
 8007332:	2b00      	cmp	r3, #0
 8007334:	d003      	beq.n	800733e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 fd78 	bl	8007e2c <I2C_Master_ADDR>
 800733c:	e072      	b.n	8007424 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	089b      	lsrs	r3, r3, #2
 8007342:	f003 0301 	and.w	r3, r3, #1
 8007346:	2b00      	cmp	r3, #0
 8007348:	d03b      	beq.n	80073c2 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007354:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007358:	f000 80f3 	beq.w	8007542 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800735c:	69fb      	ldr	r3, [r7, #28]
 800735e:	09db      	lsrs	r3, r3, #7
 8007360:	f003 0301 	and.w	r3, r3, #1
 8007364:	2b00      	cmp	r3, #0
 8007366:	d00f      	beq.n	8007388 <HAL_I2C_EV_IRQHandler+0x11c>
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	0a9b      	lsrs	r3, r3, #10
 800736c:	f003 0301 	and.w	r3, r3, #1
 8007370:	2b00      	cmp	r3, #0
 8007372:	d009      	beq.n	8007388 <HAL_I2C_EV_IRQHandler+0x11c>
 8007374:	69fb      	ldr	r3, [r7, #28]
 8007376:	089b      	lsrs	r3, r3, #2
 8007378:	f003 0301 	and.w	r3, r3, #1
 800737c:	2b00      	cmp	r3, #0
 800737e:	d103      	bne.n	8007388 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f000 f942 	bl	800760a <I2C_MasterTransmit_TXE>
 8007386:	e04d      	b.n	8007424 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	089b      	lsrs	r3, r3, #2
 800738c:	f003 0301 	and.w	r3, r3, #1
 8007390:	2b00      	cmp	r3, #0
 8007392:	f000 80d6 	beq.w	8007542 <HAL_I2C_EV_IRQHandler+0x2d6>
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	0a5b      	lsrs	r3, r3, #9
 800739a:	f003 0301 	and.w	r3, r3, #1
 800739e:	2b00      	cmp	r3, #0
 80073a0:	f000 80cf 	beq.w	8007542 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80073a4:	7bbb      	ldrb	r3, [r7, #14]
 80073a6:	2b21      	cmp	r3, #33	@ 0x21
 80073a8:	d103      	bne.n	80073b2 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 f9c9 	bl	8007742 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80073b0:	e0c7      	b.n	8007542 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80073b2:	7bfb      	ldrb	r3, [r7, #15]
 80073b4:	2b40      	cmp	r3, #64	@ 0x40
 80073b6:	f040 80c4 	bne.w	8007542 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f000 fa37 	bl	800782e <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80073c0:	e0bf      	b.n	8007542 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80073cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073d0:	f000 80b7 	beq.w	8007542 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80073d4:	69fb      	ldr	r3, [r7, #28]
 80073d6:	099b      	lsrs	r3, r3, #6
 80073d8:	f003 0301 	and.w	r3, r3, #1
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d00f      	beq.n	8007400 <HAL_I2C_EV_IRQHandler+0x194>
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	0a9b      	lsrs	r3, r3, #10
 80073e4:	f003 0301 	and.w	r3, r3, #1
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d009      	beq.n	8007400 <HAL_I2C_EV_IRQHandler+0x194>
 80073ec:	69fb      	ldr	r3, [r7, #28]
 80073ee:	089b      	lsrs	r3, r3, #2
 80073f0:	f003 0301 	and.w	r3, r3, #1
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d103      	bne.n	8007400 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f000 fab0 	bl	800795e <I2C_MasterReceive_RXNE>
 80073fe:	e011      	b.n	8007424 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007400:	69fb      	ldr	r3, [r7, #28]
 8007402:	089b      	lsrs	r3, r3, #2
 8007404:	f003 0301 	and.w	r3, r3, #1
 8007408:	2b00      	cmp	r3, #0
 800740a:	f000 809a 	beq.w	8007542 <HAL_I2C_EV_IRQHandler+0x2d6>
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	0a5b      	lsrs	r3, r3, #9
 8007412:	f003 0301 	and.w	r3, r3, #1
 8007416:	2b00      	cmp	r3, #0
 8007418:	f000 8093 	beq.w	8007542 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f000 fb66 	bl	8007aee <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007422:	e08e      	b.n	8007542 <HAL_I2C_EV_IRQHandler+0x2d6>
 8007424:	e08d      	b.n	8007542 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800742a:	2b00      	cmp	r3, #0
 800742c:	d004      	beq.n	8007438 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	695b      	ldr	r3, [r3, #20]
 8007434:	61fb      	str	r3, [r7, #28]
 8007436:	e007      	b.n	8007448 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	699b      	ldr	r3, [r3, #24]
 800743e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	695b      	ldr	r3, [r3, #20]
 8007446:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007448:	69fb      	ldr	r3, [r7, #28]
 800744a:	085b      	lsrs	r3, r3, #1
 800744c:	f003 0301 	and.w	r3, r3, #1
 8007450:	2b00      	cmp	r3, #0
 8007452:	d012      	beq.n	800747a <HAL_I2C_EV_IRQHandler+0x20e>
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	0a5b      	lsrs	r3, r3, #9
 8007458:	f003 0301 	and.w	r3, r3, #1
 800745c:	2b00      	cmp	r3, #0
 800745e:	d00c      	beq.n	800747a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007464:	2b00      	cmp	r3, #0
 8007466:	d003      	beq.n	8007470 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	699b      	ldr	r3, [r3, #24]
 800746e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8007470:	69b9      	ldr	r1, [r7, #24]
 8007472:	6878      	ldr	r0, [r7, #4]
 8007474:	f000 ff31 	bl	80082da <I2C_Slave_ADDR>
 8007478:	e066      	b.n	8007548 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800747a:	69fb      	ldr	r3, [r7, #28]
 800747c:	091b      	lsrs	r3, r3, #4
 800747e:	f003 0301 	and.w	r3, r3, #1
 8007482:	2b00      	cmp	r3, #0
 8007484:	d009      	beq.n	800749a <HAL_I2C_EV_IRQHandler+0x22e>
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	0a5b      	lsrs	r3, r3, #9
 800748a:	f003 0301 	and.w	r3, r3, #1
 800748e:	2b00      	cmp	r3, #0
 8007490:	d003      	beq.n	800749a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 ff6c 	bl	8008370 <I2C_Slave_STOPF>
 8007498:	e056      	b.n	8007548 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800749a:	7bbb      	ldrb	r3, [r7, #14]
 800749c:	2b21      	cmp	r3, #33	@ 0x21
 800749e:	d002      	beq.n	80074a6 <HAL_I2C_EV_IRQHandler+0x23a>
 80074a0:	7bbb      	ldrb	r3, [r7, #14]
 80074a2:	2b29      	cmp	r3, #41	@ 0x29
 80074a4:	d125      	bne.n	80074f2 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80074a6:	69fb      	ldr	r3, [r7, #28]
 80074a8:	09db      	lsrs	r3, r3, #7
 80074aa:	f003 0301 	and.w	r3, r3, #1
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d00f      	beq.n	80074d2 <HAL_I2C_EV_IRQHandler+0x266>
 80074b2:	697b      	ldr	r3, [r7, #20]
 80074b4:	0a9b      	lsrs	r3, r3, #10
 80074b6:	f003 0301 	and.w	r3, r3, #1
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d009      	beq.n	80074d2 <HAL_I2C_EV_IRQHandler+0x266>
 80074be:	69fb      	ldr	r3, [r7, #28]
 80074c0:	089b      	lsrs	r3, r3, #2
 80074c2:	f003 0301 	and.w	r3, r3, #1
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d103      	bne.n	80074d2 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 fe49 	bl	8008162 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80074d0:	e039      	b.n	8007546 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80074d2:	69fb      	ldr	r3, [r7, #28]
 80074d4:	089b      	lsrs	r3, r3, #2
 80074d6:	f003 0301 	and.w	r3, r3, #1
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d033      	beq.n	8007546 <HAL_I2C_EV_IRQHandler+0x2da>
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	0a5b      	lsrs	r3, r3, #9
 80074e2:	f003 0301 	and.w	r3, r3, #1
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d02d      	beq.n	8007546 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f000 fe76 	bl	80081dc <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80074f0:	e029      	b.n	8007546 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80074f2:	69fb      	ldr	r3, [r7, #28]
 80074f4:	099b      	lsrs	r3, r3, #6
 80074f6:	f003 0301 	and.w	r3, r3, #1
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d00f      	beq.n	800751e <HAL_I2C_EV_IRQHandler+0x2b2>
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	0a9b      	lsrs	r3, r3, #10
 8007502:	f003 0301 	and.w	r3, r3, #1
 8007506:	2b00      	cmp	r3, #0
 8007508:	d009      	beq.n	800751e <HAL_I2C_EV_IRQHandler+0x2b2>
 800750a:	69fb      	ldr	r3, [r7, #28]
 800750c:	089b      	lsrs	r3, r3, #2
 800750e:	f003 0301 	and.w	r3, r3, #1
 8007512:	2b00      	cmp	r3, #0
 8007514:	d103      	bne.n	800751e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f000 fe80 	bl	800821c <I2C_SlaveReceive_RXNE>
 800751c:	e014      	b.n	8007548 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800751e:	69fb      	ldr	r3, [r7, #28]
 8007520:	089b      	lsrs	r3, r3, #2
 8007522:	f003 0301 	and.w	r3, r3, #1
 8007526:	2b00      	cmp	r3, #0
 8007528:	d00e      	beq.n	8007548 <HAL_I2C_EV_IRQHandler+0x2dc>
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	0a5b      	lsrs	r3, r3, #9
 800752e:	f003 0301 	and.w	r3, r3, #1
 8007532:	2b00      	cmp	r3, #0
 8007534:	d008      	beq.n	8007548 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f000 feae 	bl	8008298 <I2C_SlaveReceive_BTF>
 800753c:	e004      	b.n	8007548 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800753e:	bf00      	nop
 8007540:	e002      	b.n	8007548 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007542:	bf00      	nop
 8007544:	e000      	b.n	8007548 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007546:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8007548:	3720      	adds	r7, #32
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}

0800754e <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800754e:	b480      	push	{r7}
 8007550:	b083      	sub	sp, #12
 8007552:	af00      	add	r7, sp, #0
 8007554:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8007556:	bf00      	nop
 8007558:	370c      	adds	r7, #12
 800755a:	46bd      	mov	sp, r7
 800755c:	bc80      	pop	{r7}
 800755e:	4770      	bx	lr

08007560 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007560:	b480      	push	{r7}
 8007562:	b083      	sub	sp, #12
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8007568:	bf00      	nop
 800756a:	370c      	adds	r7, #12
 800756c:	46bd      	mov	sp, r7
 800756e:	bc80      	pop	{r7}
 8007570:	4770      	bx	lr

08007572 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007572:	b480      	push	{r7}
 8007574:	b083      	sub	sp, #12
 8007576:	af00      	add	r7, sp, #0
 8007578:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800757a:	bf00      	nop
 800757c:	370c      	adds	r7, #12
 800757e:	46bd      	mov	sp, r7
 8007580:	bc80      	pop	{r7}
 8007582:	4770      	bx	lr

08007584 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007584:	b480      	push	{r7}
 8007586:	b083      	sub	sp, #12
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800758c:	bf00      	nop
 800758e:	370c      	adds	r7, #12
 8007590:	46bd      	mov	sp, r7
 8007592:	bc80      	pop	{r7}
 8007594:	4770      	bx	lr

08007596 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007596:	b480      	push	{r7}
 8007598:	b083      	sub	sp, #12
 800759a:	af00      	add	r7, sp, #0
 800759c:	6078      	str	r0, [r7, #4]
 800759e:	460b      	mov	r3, r1
 80075a0:	70fb      	strb	r3, [r7, #3]
 80075a2:	4613      	mov	r3, r2
 80075a4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80075a6:	bf00      	nop
 80075a8:	370c      	adds	r7, #12
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bc80      	pop	{r7}
 80075ae:	4770      	bx	lr

080075b0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80075b8:	bf00      	nop
 80075ba:	370c      	adds	r7, #12
 80075bc:	46bd      	mov	sp, r7
 80075be:	bc80      	pop	{r7}
 80075c0:	4770      	bx	lr

080075c2 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80075c2:	b480      	push	{r7}
 80075c4:	b083      	sub	sp, #12
 80075c6:	af00      	add	r7, sp, #0
 80075c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80075ca:	bf00      	nop
 80075cc:	370c      	adds	r7, #12
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bc80      	pop	{r7}
 80075d2:	4770      	bx	lr

080075d4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b083      	sub	sp, #12
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80075dc:	bf00      	nop
 80075de:	370c      	adds	r7, #12
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bc80      	pop	{r7}
 80075e4:	4770      	bx	lr

080075e6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80075e6:	b480      	push	{r7}
 80075e8:	b083      	sub	sp, #12
 80075ea:	af00      	add	r7, sp, #0
 80075ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80075ee:	bf00      	nop
 80075f0:	370c      	adds	r7, #12
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bc80      	pop	{r7}
 80075f6:	4770      	bx	lr

080075f8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80075f8:	b480      	push	{r7}
 80075fa:	b083      	sub	sp, #12
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007600:	bf00      	nop
 8007602:	370c      	adds	r7, #12
 8007604:	46bd      	mov	sp, r7
 8007606:	bc80      	pop	{r7}
 8007608:	4770      	bx	lr

0800760a <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800760a:	b580      	push	{r7, lr}
 800760c:	b084      	sub	sp, #16
 800760e:	af00      	add	r7, sp, #0
 8007610:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007618:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007620:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007626:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800762c:	2b00      	cmp	r3, #0
 800762e:	d150      	bne.n	80076d2 <I2C_MasterTransmit_TXE+0xc8>
 8007630:	7bfb      	ldrb	r3, [r7, #15]
 8007632:	2b21      	cmp	r3, #33	@ 0x21
 8007634:	d14d      	bne.n	80076d2 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	2b08      	cmp	r3, #8
 800763a:	d01d      	beq.n	8007678 <I2C_MasterTransmit_TXE+0x6e>
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	2b20      	cmp	r3, #32
 8007640:	d01a      	beq.n	8007678 <I2C_MasterTransmit_TXE+0x6e>
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007648:	d016      	beq.n	8007678 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	685a      	ldr	r2, [r3, #4]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007658:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2211      	movs	r2, #17
 800765e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2200      	movs	r2, #0
 8007664:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2220      	movs	r2, #32
 800766c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	f7ff ff6c 	bl	800754e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007676:	e060      	b.n	800773a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	685a      	ldr	r2, [r3, #4]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007686:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	681a      	ldr	r2, [r3, #0]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007696:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2200      	movs	r2, #0
 800769c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2220      	movs	r2, #32
 80076a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80076ac:	b2db      	uxtb	r3, r3
 80076ae:	2b40      	cmp	r3, #64	@ 0x40
 80076b0:	d107      	bne.n	80076c2 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2200      	movs	r2, #0
 80076b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f7ff ff81 	bl	80075c2 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80076c0:	e03b      	b.n	800773a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2200      	movs	r2, #0
 80076c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f7ff ff3f 	bl	800754e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80076d0:	e033      	b.n	800773a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80076d2:	7bfb      	ldrb	r3, [r7, #15]
 80076d4:	2b21      	cmp	r3, #33	@ 0x21
 80076d6:	d005      	beq.n	80076e4 <I2C_MasterTransmit_TXE+0xda>
 80076d8:	7bbb      	ldrb	r3, [r7, #14]
 80076da:	2b40      	cmp	r3, #64	@ 0x40
 80076dc:	d12d      	bne.n	800773a <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80076de:	7bfb      	ldrb	r3, [r7, #15]
 80076e0:	2b22      	cmp	r3, #34	@ 0x22
 80076e2:	d12a      	bne.n	800773a <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076e8:	b29b      	uxth	r3, r3
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d108      	bne.n	8007700 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	685a      	ldr	r2, [r3, #4]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80076fc:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80076fe:	e01c      	b.n	800773a <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007706:	b2db      	uxtb	r3, r3
 8007708:	2b40      	cmp	r3, #64	@ 0x40
 800770a:	d103      	bne.n	8007714 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f000 f88e 	bl	800782e <I2C_MemoryTransmit_TXE_BTF>
}
 8007712:	e012      	b.n	800773a <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007718:	781a      	ldrb	r2, [r3, #0]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007724:	1c5a      	adds	r2, r3, #1
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800772e:	b29b      	uxth	r3, r3
 8007730:	3b01      	subs	r3, #1
 8007732:	b29a      	uxth	r2, r3
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8007738:	e7ff      	b.n	800773a <I2C_MasterTransmit_TXE+0x130>
 800773a:	bf00      	nop
 800773c:	3710      	adds	r7, #16
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}

08007742 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007742:	b580      	push	{r7, lr}
 8007744:	b084      	sub	sp, #16
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800774e:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007756:	b2db      	uxtb	r3, r3
 8007758:	2b21      	cmp	r3, #33	@ 0x21
 800775a:	d164      	bne.n	8007826 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007760:	b29b      	uxth	r3, r3
 8007762:	2b00      	cmp	r3, #0
 8007764:	d012      	beq.n	800778c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800776a:	781a      	ldrb	r2, [r3, #0]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007776:	1c5a      	adds	r2, r3, #1
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007780:	b29b      	uxth	r3, r3
 8007782:	3b01      	subs	r3, #1
 8007784:	b29a      	uxth	r2, r3
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800778a:	e04c      	b.n	8007826 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2b08      	cmp	r3, #8
 8007790:	d01d      	beq.n	80077ce <I2C_MasterTransmit_BTF+0x8c>
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2b20      	cmp	r3, #32
 8007796:	d01a      	beq.n	80077ce <I2C_MasterTransmit_BTF+0x8c>
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800779e:	d016      	beq.n	80077ce <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	685a      	ldr	r2, [r3, #4]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80077ae:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2211      	movs	r2, #17
 80077b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2200      	movs	r2, #0
 80077ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2220      	movs	r2, #32
 80077c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f7ff fec1 	bl	800754e <HAL_I2C_MasterTxCpltCallback>
}
 80077cc:	e02b      	b.n	8007826 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	685a      	ldr	r2, [r3, #4]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80077dc:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80077ec:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2200      	movs	r2, #0
 80077f2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2220      	movs	r2, #32
 80077f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007802:	b2db      	uxtb	r3, r3
 8007804:	2b40      	cmp	r3, #64	@ 0x40
 8007806:	d107      	bne.n	8007818 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2200      	movs	r2, #0
 800780c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f7ff fed6 	bl	80075c2 <HAL_I2C_MemTxCpltCallback>
}
 8007816:	e006      	b.n	8007826 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2200      	movs	r2, #0
 800781c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f7ff fe94 	bl	800754e <HAL_I2C_MasterTxCpltCallback>
}
 8007826:	bf00      	nop
 8007828:	3710      	adds	r7, #16
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}

0800782e <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800782e:	b580      	push	{r7, lr}
 8007830:	b084      	sub	sp, #16
 8007832:	af00      	add	r7, sp, #0
 8007834:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800783c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007842:	2b00      	cmp	r3, #0
 8007844:	d11d      	bne.n	8007882 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800784a:	2b01      	cmp	r3, #1
 800784c:	d10b      	bne.n	8007866 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007852:	b2da      	uxtb	r2, r3
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800785e:	1c9a      	adds	r2, r3, #2
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8007864:	e077      	b.n	8007956 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800786a:	b29b      	uxth	r3, r3
 800786c:	121b      	asrs	r3, r3, #8
 800786e:	b2da      	uxtb	r2, r3
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800787a:	1c5a      	adds	r2, r3, #1
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8007880:	e069      	b.n	8007956 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007886:	2b01      	cmp	r3, #1
 8007888:	d10b      	bne.n	80078a2 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800788e:	b2da      	uxtb	r2, r3
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800789a:	1c5a      	adds	r2, r3, #1
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80078a0:	e059      	b.n	8007956 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078a6:	2b02      	cmp	r3, #2
 80078a8:	d152      	bne.n	8007950 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80078aa:	7bfb      	ldrb	r3, [r7, #15]
 80078ac:	2b22      	cmp	r3, #34	@ 0x22
 80078ae:	d10d      	bne.n	80078cc <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	681a      	ldr	r2, [r3, #0]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80078be:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078c4:	1c5a      	adds	r2, r3, #1
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80078ca:	e044      	b.n	8007956 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078d0:	b29b      	uxth	r3, r3
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d015      	beq.n	8007902 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80078d6:	7bfb      	ldrb	r3, [r7, #15]
 80078d8:	2b21      	cmp	r3, #33	@ 0x21
 80078da:	d112      	bne.n	8007902 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078e0:	781a      	ldrb	r2, [r3, #0]
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ec:	1c5a      	adds	r2, r3, #1
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	3b01      	subs	r3, #1
 80078fa:	b29a      	uxth	r2, r3
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8007900:	e029      	b.n	8007956 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007906:	b29b      	uxth	r3, r3
 8007908:	2b00      	cmp	r3, #0
 800790a:	d124      	bne.n	8007956 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800790c:	7bfb      	ldrb	r3, [r7, #15]
 800790e:	2b21      	cmp	r3, #33	@ 0x21
 8007910:	d121      	bne.n	8007956 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	685a      	ldr	r2, [r3, #4]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007920:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	681a      	ldr	r2, [r3, #0]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007930:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2200      	movs	r2, #0
 8007936:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2220      	movs	r2, #32
 800793c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2200      	movs	r2, #0
 8007944:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f7ff fe3a 	bl	80075c2 <HAL_I2C_MemTxCpltCallback>
}
 800794e:	e002      	b.n	8007956 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f7ff f909 	bl	8006b68 <I2C_Flush_DR>
}
 8007956:	bf00      	nop
 8007958:	3710      	adds	r7, #16
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}

0800795e <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800795e:	b580      	push	{r7, lr}
 8007960:	b084      	sub	sp, #16
 8007962:	af00      	add	r7, sp, #0
 8007964:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800796c:	b2db      	uxtb	r3, r3
 800796e:	2b22      	cmp	r3, #34	@ 0x22
 8007970:	f040 80b9 	bne.w	8007ae6 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007978:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800797e:	b29b      	uxth	r3, r3
 8007980:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	2b03      	cmp	r3, #3
 8007986:	d921      	bls.n	80079cc <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	691a      	ldr	r2, [r3, #16]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007992:	b2d2      	uxtb	r2, r2
 8007994:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800799a:	1c5a      	adds	r2, r3, #1
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079a4:	b29b      	uxth	r3, r3
 80079a6:	3b01      	subs	r3, #1
 80079a8:	b29a      	uxth	r2, r3
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079b2:	b29b      	uxth	r3, r3
 80079b4:	2b03      	cmp	r3, #3
 80079b6:	f040 8096 	bne.w	8007ae6 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	685a      	ldr	r2, [r3, #4]
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80079c8:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80079ca:	e08c      	b.n	8007ae6 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079d0:	2b02      	cmp	r3, #2
 80079d2:	d07f      	beq.n	8007ad4 <I2C_MasterReceive_RXNE+0x176>
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	d002      	beq.n	80079e0 <I2C_MasterReceive_RXNE+0x82>
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d179      	bne.n	8007ad4 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f001 faf7 	bl	8008fd4 <I2C_WaitOnSTOPRequestThroughIT>
 80079e6:	4603      	mov	r3, r0
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d14c      	bne.n	8007a86 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	681a      	ldr	r2, [r3, #0]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80079fa:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	685a      	ldr	r2, [r3, #4]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007a0a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	691a      	ldr	r2, [r3, #16]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a16:	b2d2      	uxtb	r2, r2
 8007a18:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a1e:	1c5a      	adds	r2, r3, #1
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a28:	b29b      	uxth	r3, r3
 8007a2a:	3b01      	subs	r3, #1
 8007a2c:	b29a      	uxth	r2, r3
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2220      	movs	r2, #32
 8007a36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007a40:	b2db      	uxtb	r3, r3
 8007a42:	2b40      	cmp	r3, #64	@ 0x40
 8007a44:	d10a      	bne.n	8007a5c <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2200      	movs	r2, #0
 8007a52:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	f7ff fdbd 	bl	80075d4 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007a5a:	e044      	b.n	8007ae6 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2b08      	cmp	r3, #8
 8007a68:	d002      	beq.n	8007a70 <I2C_MasterReceive_RXNE+0x112>
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2b20      	cmp	r3, #32
 8007a6e:	d103      	bne.n	8007a78 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2200      	movs	r2, #0
 8007a74:	631a      	str	r2, [r3, #48]	@ 0x30
 8007a76:	e002      	b.n	8007a7e <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2212      	movs	r2, #18
 8007a7c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f7ff fd6e 	bl	8007560 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007a84:	e02f      	b.n	8007ae6 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	685a      	ldr	r2, [r3, #4]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007a94:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	691a      	ldr	r2, [r3, #16]
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aa0:	b2d2      	uxtb	r2, r2
 8007aa2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aa8:	1c5a      	adds	r2, r3, #1
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ab2:	b29b      	uxth	r3, r3
 8007ab4:	3b01      	subs	r3, #1
 8007ab6:	b29a      	uxth	r2, r3
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2220      	movs	r2, #32
 8007ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	f7ff fd8a 	bl	80075e6 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007ad2:	e008      	b.n	8007ae6 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	685a      	ldr	r2, [r3, #4]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ae2:	605a      	str	r2, [r3, #4]
}
 8007ae4:	e7ff      	b.n	8007ae6 <I2C_MasterReceive_RXNE+0x188>
 8007ae6:	bf00      	nop
 8007ae8:	3710      	adds	r7, #16
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}

08007aee <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007aee:	b580      	push	{r7, lr}
 8007af0:	b084      	sub	sp, #16
 8007af2:	af00      	add	r7, sp, #0
 8007af4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007afa:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b00:	b29b      	uxth	r3, r3
 8007b02:	2b04      	cmp	r3, #4
 8007b04:	d11b      	bne.n	8007b3e <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	685a      	ldr	r2, [r3, #4]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b14:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	691a      	ldr	r2, [r3, #16]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b20:	b2d2      	uxtb	r2, r2
 8007b22:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b28:	1c5a      	adds	r2, r3, #1
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	3b01      	subs	r3, #1
 8007b36:	b29a      	uxth	r2, r3
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8007b3c:	e0c4      	b.n	8007cc8 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b42:	b29b      	uxth	r3, r3
 8007b44:	2b03      	cmp	r3, #3
 8007b46:	d129      	bne.n	8007b9c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	685a      	ldr	r2, [r3, #4]
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b56:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	2b04      	cmp	r3, #4
 8007b5c:	d00a      	beq.n	8007b74 <I2C_MasterReceive_BTF+0x86>
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	2b02      	cmp	r3, #2
 8007b62:	d007      	beq.n	8007b74 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	681a      	ldr	r2, [r3, #0]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b72:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	691a      	ldr	r2, [r3, #16]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b7e:	b2d2      	uxtb	r2, r2
 8007b80:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b86:	1c5a      	adds	r2, r3, #1
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	3b01      	subs	r3, #1
 8007b94:	b29a      	uxth	r2, r3
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8007b9a:	e095      	b.n	8007cc8 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	2b02      	cmp	r3, #2
 8007ba4:	d17d      	bne.n	8007ca2 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d002      	beq.n	8007bb2 <I2C_MasterReceive_BTF+0xc4>
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2b10      	cmp	r3, #16
 8007bb0:	d108      	bne.n	8007bc4 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	681a      	ldr	r2, [r3, #0]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007bc0:	601a      	str	r2, [r3, #0]
 8007bc2:	e016      	b.n	8007bf2 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2b04      	cmp	r3, #4
 8007bc8:	d002      	beq.n	8007bd0 <I2C_MasterReceive_BTF+0xe2>
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2b02      	cmp	r3, #2
 8007bce:	d108      	bne.n	8007be2 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	681a      	ldr	r2, [r3, #0]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007bde:	601a      	str	r2, [r3, #0]
 8007be0:	e007      	b.n	8007bf2 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	681a      	ldr	r2, [r3, #0]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007bf0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	691a      	ldr	r2, [r3, #16]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bfc:	b2d2      	uxtb	r2, r2
 8007bfe:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c04:	1c5a      	adds	r2, r3, #1
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c0e:	b29b      	uxth	r3, r3
 8007c10:	3b01      	subs	r3, #1
 8007c12:	b29a      	uxth	r2, r3
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	691a      	ldr	r2, [r3, #16]
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c22:	b2d2      	uxtb	r2, r2
 8007c24:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c2a:	1c5a      	adds	r2, r3, #1
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c34:	b29b      	uxth	r3, r3
 8007c36:	3b01      	subs	r3, #1
 8007c38:	b29a      	uxth	r2, r3
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	685a      	ldr	r2, [r3, #4]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007c4c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2220      	movs	r2, #32
 8007c52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007c5c:	b2db      	uxtb	r3, r3
 8007c5e:	2b40      	cmp	r3, #64	@ 0x40
 8007c60:	d10a      	bne.n	8007c78 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2200      	movs	r2, #0
 8007c66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f7ff fcaf 	bl	80075d4 <HAL_I2C_MemRxCpltCallback>
}
 8007c76:	e027      	b.n	8007cc8 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2b08      	cmp	r3, #8
 8007c84:	d002      	beq.n	8007c8c <I2C_MasterReceive_BTF+0x19e>
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	2b20      	cmp	r3, #32
 8007c8a:	d103      	bne.n	8007c94 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	631a      	str	r2, [r3, #48]	@ 0x30
 8007c92:	e002      	b.n	8007c9a <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2212      	movs	r2, #18
 8007c98:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f7ff fc60 	bl	8007560 <HAL_I2C_MasterRxCpltCallback>
}
 8007ca0:	e012      	b.n	8007cc8 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	691a      	ldr	r2, [r3, #16]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cac:	b2d2      	uxtb	r2, r2
 8007cae:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cb4:	1c5a      	adds	r2, r3, #1
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cbe:	b29b      	uxth	r3, r3
 8007cc0:	3b01      	subs	r3, #1
 8007cc2:	b29a      	uxth	r2, r3
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8007cc8:	bf00      	nop
 8007cca:	3710      	adds	r7, #16
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b083      	sub	sp, #12
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	2b40      	cmp	r3, #64	@ 0x40
 8007ce2:	d117      	bne.n	8007d14 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d109      	bne.n	8007d00 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	461a      	mov	r2, r3
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007cfc:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007cfe:	e067      	b.n	8007dd0 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	f043 0301 	orr.w	r3, r3, #1
 8007d0a:	b2da      	uxtb	r2, r3
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	611a      	str	r2, [r3, #16]
}
 8007d12:	e05d      	b.n	8007dd0 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	691b      	ldr	r3, [r3, #16]
 8007d18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d1c:	d133      	bne.n	8007d86 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	2b21      	cmp	r3, #33	@ 0x21
 8007d28:	d109      	bne.n	8007d3e <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	461a      	mov	r2, r3
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007d3a:	611a      	str	r2, [r3, #16]
 8007d3c:	e008      	b.n	8007d50 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d42:	b2db      	uxtb	r3, r3
 8007d44:	f043 0301 	orr.w	r3, r3, #1
 8007d48:	b2da      	uxtb	r2, r3
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d004      	beq.n	8007d62 <I2C_Master_SB+0x92>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d108      	bne.n	8007d74 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d032      	beq.n	8007dd0 <I2C_Master_SB+0x100>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d02d      	beq.n	8007dd0 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	685a      	ldr	r2, [r3, #4]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d82:	605a      	str	r2, [r3, #4]
}
 8007d84:	e024      	b.n	8007dd0 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d10e      	bne.n	8007dac <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	11db      	asrs	r3, r3, #7
 8007d96:	b2db      	uxtb	r3, r3
 8007d98:	f003 0306 	and.w	r3, r3, #6
 8007d9c:	b2db      	uxtb	r3, r3
 8007d9e:	f063 030f 	orn	r3, r3, #15
 8007da2:	b2da      	uxtb	r2, r3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	611a      	str	r2, [r3, #16]
}
 8007daa:	e011      	b.n	8007dd0 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007db0:	2b01      	cmp	r3, #1
 8007db2:	d10d      	bne.n	8007dd0 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	11db      	asrs	r3, r3, #7
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	f003 0306 	and.w	r3, r3, #6
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	f063 030e 	orn	r3, r3, #14
 8007dc8:	b2da      	uxtb	r2, r3
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	611a      	str	r2, [r3, #16]
}
 8007dd0:	bf00      	nop
 8007dd2:	370c      	adds	r7, #12
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bc80      	pop	{r7}
 8007dd8:	4770      	bx	lr

08007dda <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007dda:	b480      	push	{r7}
 8007ddc:	b083      	sub	sp, #12
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007de6:	b2da      	uxtb	r2, r3
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d004      	beq.n	8007e00 <I2C_Master_ADD10+0x26>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d108      	bne.n	8007e12 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d00c      	beq.n	8007e22 <I2C_Master_ADD10+0x48>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d007      	beq.n	8007e22 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	685a      	ldr	r2, [r3, #4]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007e20:	605a      	str	r2, [r3, #4]
  }
}
 8007e22:	bf00      	nop
 8007e24:	370c      	adds	r7, #12
 8007e26:	46bd      	mov	sp, r7
 8007e28:	bc80      	pop	{r7}
 8007e2a:	4770      	bx	lr

08007e2c <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b091      	sub	sp, #68	@ 0x44
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007e3a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e42:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e48:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e50:	b2db      	uxtb	r3, r3
 8007e52:	2b22      	cmp	r3, #34	@ 0x22
 8007e54:	f040 8174 	bne.w	8008140 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d10f      	bne.n	8007e80 <I2C_Master_ADDR+0x54>
 8007e60:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007e64:	2b40      	cmp	r3, #64	@ 0x40
 8007e66:	d10b      	bne.n	8007e80 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e68:	2300      	movs	r3, #0
 8007e6a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	695b      	ldr	r3, [r3, #20]
 8007e72:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	699b      	ldr	r3, [r3, #24]
 8007e7a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7e:	e16b      	b.n	8008158 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d11d      	bne.n	8007ec4 <I2C_Master_ADDR+0x98>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	691b      	ldr	r3, [r3, #16]
 8007e8c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007e90:	d118      	bne.n	8007ec4 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e92:	2300      	movs	r3, #0
 8007e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	695b      	ldr	r3, [r3, #20]
 8007e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	699b      	ldr	r3, [r3, #24]
 8007ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007eb6:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ebc:	1c5a      	adds	r2, r3, #1
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	651a      	str	r2, [r3, #80]	@ 0x50
 8007ec2:	e149      	b.n	8008158 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ec8:	b29b      	uxth	r3, r3
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d113      	bne.n	8007ef6 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ece:	2300      	movs	r3, #0
 8007ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	695b      	ldr	r3, [r3, #20]
 8007ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	699b      	ldr	r3, [r3, #24]
 8007ee0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	681a      	ldr	r2, [r3, #0]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007ef2:	601a      	str	r2, [r3, #0]
 8007ef4:	e120      	b.n	8008138 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007efa:	b29b      	uxth	r3, r3
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	f040 808a 	bne.w	8008016 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8007f02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f04:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007f08:	d137      	bne.n	8007f7a <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	681a      	ldr	r2, [r3, #0]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f18:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f28:	d113      	bne.n	8007f52 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	681a      	ldr	r2, [r3, #0]
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f38:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	695b      	ldr	r3, [r3, #20]
 8007f44:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	699b      	ldr	r3, [r3, #24]
 8007f4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f50:	e0f2      	b.n	8008138 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f52:	2300      	movs	r3, #0
 8007f54:	623b      	str	r3, [r7, #32]
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	695b      	ldr	r3, [r3, #20]
 8007f5c:	623b      	str	r3, [r7, #32]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	699b      	ldr	r3, [r3, #24]
 8007f64:	623b      	str	r3, [r7, #32]
 8007f66:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	681a      	ldr	r2, [r3, #0]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f76:	601a      	str	r2, [r3, #0]
 8007f78:	e0de      	b.n	8008138 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8007f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f7c:	2b08      	cmp	r3, #8
 8007f7e:	d02e      	beq.n	8007fde <I2C_Master_ADDR+0x1b2>
 8007f80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f82:	2b20      	cmp	r3, #32
 8007f84:	d02b      	beq.n	8007fde <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8007f86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f88:	2b12      	cmp	r3, #18
 8007f8a:	d102      	bne.n	8007f92 <I2C_Master_ADDR+0x166>
 8007f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	d125      	bne.n	8007fde <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f94:	2b04      	cmp	r3, #4
 8007f96:	d00e      	beq.n	8007fb6 <I2C_Master_ADDR+0x18a>
 8007f98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f9a:	2b02      	cmp	r3, #2
 8007f9c:	d00b      	beq.n	8007fb6 <I2C_Master_ADDR+0x18a>
 8007f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fa0:	2b10      	cmp	r3, #16
 8007fa2:	d008      	beq.n	8007fb6 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	681a      	ldr	r2, [r3, #0]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007fb2:	601a      	str	r2, [r3, #0]
 8007fb4:	e007      	b.n	8007fc6 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	681a      	ldr	r2, [r3, #0]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007fc4:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	61fb      	str	r3, [r7, #28]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	695b      	ldr	r3, [r3, #20]
 8007fd0:	61fb      	str	r3, [r7, #28]
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	699b      	ldr	r3, [r3, #24]
 8007fd8:	61fb      	str	r3, [r7, #28]
 8007fda:	69fb      	ldr	r3, [r7, #28]
 8007fdc:	e0ac      	b.n	8008138 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	681a      	ldr	r2, [r3, #0]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007fec:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007fee:	2300      	movs	r3, #0
 8007ff0:	61bb      	str	r3, [r7, #24]
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	695b      	ldr	r3, [r3, #20]
 8007ff8:	61bb      	str	r3, [r7, #24]
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	699b      	ldr	r3, [r3, #24]
 8008000:	61bb      	str	r3, [r7, #24]
 8008002:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	681a      	ldr	r2, [r3, #0]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008012:	601a      	str	r2, [r3, #0]
 8008014:	e090      	b.n	8008138 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800801a:	b29b      	uxth	r3, r3
 800801c:	2b02      	cmp	r3, #2
 800801e:	d158      	bne.n	80080d2 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8008020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008022:	2b04      	cmp	r3, #4
 8008024:	d021      	beq.n	800806a <I2C_Master_ADDR+0x23e>
 8008026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008028:	2b02      	cmp	r3, #2
 800802a:	d01e      	beq.n	800806a <I2C_Master_ADDR+0x23e>
 800802c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800802e:	2b10      	cmp	r3, #16
 8008030:	d01b      	beq.n	800806a <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	681a      	ldr	r2, [r3, #0]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008040:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008042:	2300      	movs	r3, #0
 8008044:	617b      	str	r3, [r7, #20]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	695b      	ldr	r3, [r3, #20]
 800804c:	617b      	str	r3, [r7, #20]
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	699b      	ldr	r3, [r3, #24]
 8008054:	617b      	str	r3, [r7, #20]
 8008056:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	681a      	ldr	r2, [r3, #0]
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008066:	601a      	str	r2, [r3, #0]
 8008068:	e012      	b.n	8008090 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	681a      	ldr	r2, [r3, #0]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008078:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800807a:	2300      	movs	r3, #0
 800807c:	613b      	str	r3, [r7, #16]
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	695b      	ldr	r3, [r3, #20]
 8008084:	613b      	str	r3, [r7, #16]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	699b      	ldr	r3, [r3, #24]
 800808c:	613b      	str	r3, [r7, #16]
 800808e:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800809a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800809e:	d14b      	bne.n	8008138 <I2C_Master_ADDR+0x30c>
 80080a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080a2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80080a6:	d00b      	beq.n	80080c0 <I2C_Master_ADDR+0x294>
 80080a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080aa:	2b01      	cmp	r3, #1
 80080ac:	d008      	beq.n	80080c0 <I2C_Master_ADDR+0x294>
 80080ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080b0:	2b08      	cmp	r3, #8
 80080b2:	d005      	beq.n	80080c0 <I2C_Master_ADDR+0x294>
 80080b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080b6:	2b10      	cmp	r3, #16
 80080b8:	d002      	beq.n	80080c0 <I2C_Master_ADDR+0x294>
 80080ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080bc:	2b20      	cmp	r3, #32
 80080be:	d13b      	bne.n	8008138 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	685a      	ldr	r2, [r3, #4]
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80080ce:	605a      	str	r2, [r3, #4]
 80080d0:	e032      	b.n	8008138 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	681a      	ldr	r2, [r3, #0]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80080e0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80080ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80080f0:	d117      	bne.n	8008122 <I2C_Master_ADDR+0x2f6>
 80080f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080f4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80080f8:	d00b      	beq.n	8008112 <I2C_Master_ADDR+0x2e6>
 80080fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d008      	beq.n	8008112 <I2C_Master_ADDR+0x2e6>
 8008100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008102:	2b08      	cmp	r3, #8
 8008104:	d005      	beq.n	8008112 <I2C_Master_ADDR+0x2e6>
 8008106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008108:	2b10      	cmp	r3, #16
 800810a:	d002      	beq.n	8008112 <I2C_Master_ADDR+0x2e6>
 800810c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800810e:	2b20      	cmp	r3, #32
 8008110:	d107      	bne.n	8008122 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	685a      	ldr	r2, [r3, #4]
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008120:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008122:	2300      	movs	r3, #0
 8008124:	60fb      	str	r3, [r7, #12]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	695b      	ldr	r3, [r3, #20]
 800812c:	60fb      	str	r3, [r7, #12]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	699b      	ldr	r3, [r3, #24]
 8008134:	60fb      	str	r3, [r7, #12]
 8008136:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2200      	movs	r2, #0
 800813c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800813e:	e00b      	b.n	8008158 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008140:	2300      	movs	r3, #0
 8008142:	60bb      	str	r3, [r7, #8]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	695b      	ldr	r3, [r3, #20]
 800814a:	60bb      	str	r3, [r7, #8]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	699b      	ldr	r3, [r3, #24]
 8008152:	60bb      	str	r3, [r7, #8]
 8008154:	68bb      	ldr	r3, [r7, #8]
}
 8008156:	e7ff      	b.n	8008158 <I2C_Master_ADDR+0x32c>
 8008158:	bf00      	nop
 800815a:	3744      	adds	r7, #68	@ 0x44
 800815c:	46bd      	mov	sp, r7
 800815e:	bc80      	pop	{r7}
 8008160:	4770      	bx	lr

08008162 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8008162:	b580      	push	{r7, lr}
 8008164:	b084      	sub	sp, #16
 8008166:	af00      	add	r7, sp, #0
 8008168:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008170:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008176:	b29b      	uxth	r3, r3
 8008178:	2b00      	cmp	r3, #0
 800817a:	d02b      	beq.n	80081d4 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008180:	781a      	ldrb	r2, [r3, #0]
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800818c:	1c5a      	adds	r2, r3, #1
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008196:	b29b      	uxth	r3, r3
 8008198:	3b01      	subs	r3, #1
 800819a:	b29a      	uxth	r2, r3
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081a4:	b29b      	uxth	r3, r3
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d114      	bne.n	80081d4 <I2C_SlaveTransmit_TXE+0x72>
 80081aa:	7bfb      	ldrb	r3, [r7, #15]
 80081ac:	2b29      	cmp	r3, #41	@ 0x29
 80081ae:	d111      	bne.n	80081d4 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	685a      	ldr	r2, [r3, #4]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80081be:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2221      	movs	r2, #33	@ 0x21
 80081c4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2228      	movs	r2, #40	@ 0x28
 80081ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f7ff f9cf 	bl	8007572 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80081d4:	bf00      	nop
 80081d6:	3710      	adds	r7, #16
 80081d8:	46bd      	mov	sp, r7
 80081da:	bd80      	pop	{r7, pc}

080081dc <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80081dc:	b480      	push	{r7}
 80081de:	b083      	sub	sp, #12
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d011      	beq.n	8008212 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081f2:	781a      	ldrb	r2, [r3, #0]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081fe:	1c5a      	adds	r2, r3, #1
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008208:	b29b      	uxth	r3, r3
 800820a:	3b01      	subs	r3, #1
 800820c:	b29a      	uxth	r2, r3
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8008212:	bf00      	nop
 8008214:	370c      	adds	r7, #12
 8008216:	46bd      	mov	sp, r7
 8008218:	bc80      	pop	{r7}
 800821a:	4770      	bx	lr

0800821c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b084      	sub	sp, #16
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800822a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008230:	b29b      	uxth	r3, r3
 8008232:	2b00      	cmp	r3, #0
 8008234:	d02c      	beq.n	8008290 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	691a      	ldr	r2, [r3, #16]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008240:	b2d2      	uxtb	r2, r2
 8008242:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008248:	1c5a      	adds	r2, r3, #1
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008252:	b29b      	uxth	r3, r3
 8008254:	3b01      	subs	r3, #1
 8008256:	b29a      	uxth	r2, r3
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008260:	b29b      	uxth	r3, r3
 8008262:	2b00      	cmp	r3, #0
 8008264:	d114      	bne.n	8008290 <I2C_SlaveReceive_RXNE+0x74>
 8008266:	7bfb      	ldrb	r3, [r7, #15]
 8008268:	2b2a      	cmp	r3, #42	@ 0x2a
 800826a:	d111      	bne.n	8008290 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	685a      	ldr	r2, [r3, #4]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800827a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2222      	movs	r2, #34	@ 0x22
 8008280:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2228      	movs	r2, #40	@ 0x28
 8008286:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f7ff f97a 	bl	8007584 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8008290:	bf00      	nop
 8008292:	3710      	adds	r7, #16
 8008294:	46bd      	mov	sp, r7
 8008296:	bd80      	pop	{r7, pc}

08008298 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008298:	b480      	push	{r7}
 800829a:	b083      	sub	sp, #12
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d012      	beq.n	80082d0 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	691a      	ldr	r2, [r3, #16]
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082b4:	b2d2      	uxtb	r2, r2
 80082b6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082bc:	1c5a      	adds	r2, r3, #1
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082c6:	b29b      	uxth	r3, r3
 80082c8:	3b01      	subs	r3, #1
 80082ca:	b29a      	uxth	r2, r3
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80082d0:	bf00      	nop
 80082d2:	370c      	adds	r7, #12
 80082d4:	46bd      	mov	sp, r7
 80082d6:	bc80      	pop	{r7}
 80082d8:	4770      	bx	lr

080082da <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80082da:	b580      	push	{r7, lr}
 80082dc:	b084      	sub	sp, #16
 80082de:	af00      	add	r7, sp, #0
 80082e0:	6078      	str	r0, [r7, #4]
 80082e2:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80082e4:	2300      	movs	r3, #0
 80082e6:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082ee:	b2db      	uxtb	r3, r3
 80082f0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80082f4:	2b28      	cmp	r3, #40	@ 0x28
 80082f6:	d127      	bne.n	8008348 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	685a      	ldr	r2, [r3, #4]
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008306:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	089b      	lsrs	r3, r3, #2
 800830c:	f003 0301 	and.w	r3, r3, #1
 8008310:	2b00      	cmp	r3, #0
 8008312:	d101      	bne.n	8008318 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8008314:	2301      	movs	r3, #1
 8008316:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	09db      	lsrs	r3, r3, #7
 800831c:	f003 0301 	and.w	r3, r3, #1
 8008320:	2b00      	cmp	r3, #0
 8008322:	d103      	bne.n	800832c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	68db      	ldr	r3, [r3, #12]
 8008328:	81bb      	strh	r3, [r7, #12]
 800832a:	e002      	b.n	8008332 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	699b      	ldr	r3, [r3, #24]
 8008330:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2200      	movs	r2, #0
 8008336:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800833a:	89ba      	ldrh	r2, [r7, #12]
 800833c:	7bfb      	ldrb	r3, [r7, #15]
 800833e:	4619      	mov	r1, r3
 8008340:	6878      	ldr	r0, [r7, #4]
 8008342:	f7ff f928 	bl	8007596 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008346:	e00e      	b.n	8008366 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008348:	2300      	movs	r3, #0
 800834a:	60bb      	str	r3, [r7, #8]
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	695b      	ldr	r3, [r3, #20]
 8008352:	60bb      	str	r3, [r7, #8]
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	699b      	ldr	r3, [r3, #24]
 800835a:	60bb      	str	r3, [r7, #8]
 800835c:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2200      	movs	r2, #0
 8008362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8008366:	bf00      	nop
 8008368:	3710      	adds	r7, #16
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}
	...

08008370 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b084      	sub	sp, #16
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800837e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	685a      	ldr	r2, [r3, #4]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800838e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8008390:	2300      	movs	r3, #0
 8008392:	60bb      	str	r3, [r7, #8]
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	695b      	ldr	r3, [r3, #20]
 800839a:	60bb      	str	r3, [r7, #8]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	681a      	ldr	r2, [r3, #0]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f042 0201 	orr.w	r2, r2, #1
 80083aa:	601a      	str	r2, [r3, #0]
 80083ac:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	681a      	ldr	r2, [r3, #0]
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80083bc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80083c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80083cc:	d172      	bne.n	80084b4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80083ce:	7bfb      	ldrb	r3, [r7, #15]
 80083d0:	2b22      	cmp	r3, #34	@ 0x22
 80083d2:	d002      	beq.n	80083da <I2C_Slave_STOPF+0x6a>
 80083d4:	7bfb      	ldrb	r3, [r7, #15]
 80083d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80083d8:	d135      	bne.n	8008446 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	685b      	ldr	r3, [r3, #4]
 80083e2:	b29a      	uxth	r2, r3
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083ec:	b29b      	uxth	r3, r3
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d005      	beq.n	80083fe <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083f6:	f043 0204 	orr.w	r2, r3, #4
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	685a      	ldr	r2, [r3, #4]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800840c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008412:	4618      	mov	r0, r3
 8008414:	f7fd fddc 	bl	8005fd0 <HAL_DMA_GetState>
 8008418:	4603      	mov	r3, r0
 800841a:	2b01      	cmp	r3, #1
 800841c:	d049      	beq.n	80084b2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008422:	4a69      	ldr	r2, [pc, #420]	@ (80085c8 <I2C_Slave_STOPF+0x258>)
 8008424:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800842a:	4618      	mov	r0, r3
 800842c:	f7fd fd58 	bl	8005ee0 <HAL_DMA_Abort_IT>
 8008430:	4603      	mov	r3, r0
 8008432:	2b00      	cmp	r3, #0
 8008434:	d03d      	beq.n	80084b2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800843a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800843c:	687a      	ldr	r2, [r7, #4]
 800843e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008440:	4610      	mov	r0, r2
 8008442:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008444:	e035      	b.n	80084b2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	b29a      	uxth	r2, r3
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008458:	b29b      	uxth	r3, r3
 800845a:	2b00      	cmp	r3, #0
 800845c:	d005      	beq.n	800846a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008462:	f043 0204 	orr.w	r2, r3, #4
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	685a      	ldr	r2, [r3, #4]
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008478:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800847e:	4618      	mov	r0, r3
 8008480:	f7fd fda6 	bl	8005fd0 <HAL_DMA_GetState>
 8008484:	4603      	mov	r3, r0
 8008486:	2b01      	cmp	r3, #1
 8008488:	d014      	beq.n	80084b4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800848e:	4a4e      	ldr	r2, [pc, #312]	@ (80085c8 <I2C_Slave_STOPF+0x258>)
 8008490:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008496:	4618      	mov	r0, r3
 8008498:	f7fd fd22 	bl	8005ee0 <HAL_DMA_Abort_IT>
 800849c:	4603      	mov	r3, r0
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d008      	beq.n	80084b4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084a8:	687a      	ldr	r2, [r7, #4]
 80084aa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80084ac:	4610      	mov	r0, r2
 80084ae:	4798      	blx	r3
 80084b0:	e000      	b.n	80084b4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80084b2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084b8:	b29b      	uxth	r3, r3
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d03e      	beq.n	800853c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	695b      	ldr	r3, [r3, #20]
 80084c4:	f003 0304 	and.w	r3, r3, #4
 80084c8:	2b04      	cmp	r3, #4
 80084ca:	d112      	bne.n	80084f2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	691a      	ldr	r2, [r3, #16]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084d6:	b2d2      	uxtb	r2, r2
 80084d8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084de:	1c5a      	adds	r2, r3, #1
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084e8:	b29b      	uxth	r3, r3
 80084ea:	3b01      	subs	r3, #1
 80084ec:	b29a      	uxth	r2, r3
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	695b      	ldr	r3, [r3, #20]
 80084f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084fc:	2b40      	cmp	r3, #64	@ 0x40
 80084fe:	d112      	bne.n	8008526 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	691a      	ldr	r2, [r3, #16]
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800850a:	b2d2      	uxtb	r2, r2
 800850c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008512:	1c5a      	adds	r2, r3, #1
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800851c:	b29b      	uxth	r3, r3
 800851e:	3b01      	subs	r3, #1
 8008520:	b29a      	uxth	r2, r3
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800852a:	b29b      	uxth	r3, r3
 800852c:	2b00      	cmp	r3, #0
 800852e:	d005      	beq.n	800853c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008534:	f043 0204 	orr.w	r2, r3, #4
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008540:	2b00      	cmp	r3, #0
 8008542:	d003      	beq.n	800854c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f000 f843 	bl	80085d0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800854a:	e039      	b.n	80085c0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800854c:	7bfb      	ldrb	r3, [r7, #15]
 800854e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008550:	d109      	bne.n	8008566 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2200      	movs	r2, #0
 8008556:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2228      	movs	r2, #40	@ 0x28
 800855c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f7ff f80f 	bl	8007584 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800856c:	b2db      	uxtb	r3, r3
 800856e:	2b28      	cmp	r3, #40	@ 0x28
 8008570:	d111      	bne.n	8008596 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	4a15      	ldr	r2, [pc, #84]	@ (80085cc <I2C_Slave_STOPF+0x25c>)
 8008576:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2200      	movs	r2, #0
 800857c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2220      	movs	r2, #32
 8008582:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2200      	movs	r2, #0
 800858a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f7ff f80e 	bl	80075b0 <HAL_I2C_ListenCpltCallback>
}
 8008594:	e014      	b.n	80085c0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800859a:	2b22      	cmp	r3, #34	@ 0x22
 800859c:	d002      	beq.n	80085a4 <I2C_Slave_STOPF+0x234>
 800859e:	7bfb      	ldrb	r3, [r7, #15]
 80085a0:	2b22      	cmp	r3, #34	@ 0x22
 80085a2:	d10d      	bne.n	80085c0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2220      	movs	r2, #32
 80085ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2200      	movs	r2, #0
 80085b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f7fe ffe2 	bl	8007584 <HAL_I2C_SlaveRxCpltCallback>
}
 80085c0:	bf00      	nop
 80085c2:	3710      	adds	r7, #16
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bd80      	pop	{r7, pc}
 80085c8:	08008b31 	.word	0x08008b31
 80085cc:	ffff0000 	.word	0xffff0000

080085d0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b084      	sub	sp, #16
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085de:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80085e6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80085e8:	7bbb      	ldrb	r3, [r7, #14]
 80085ea:	2b10      	cmp	r3, #16
 80085ec:	d002      	beq.n	80085f4 <I2C_ITError+0x24>
 80085ee:	7bbb      	ldrb	r3, [r7, #14]
 80085f0:	2b40      	cmp	r3, #64	@ 0x40
 80085f2:	d10a      	bne.n	800860a <I2C_ITError+0x3a>
 80085f4:	7bfb      	ldrb	r3, [r7, #15]
 80085f6:	2b22      	cmp	r3, #34	@ 0x22
 80085f8:	d107      	bne.n	800860a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	681a      	ldr	r2, [r3, #0]
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008608:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800860a:	7bfb      	ldrb	r3, [r7, #15]
 800860c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008610:	2b28      	cmp	r3, #40	@ 0x28
 8008612:	d107      	bne.n	8008624 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2200      	movs	r2, #0
 8008618:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2228      	movs	r2, #40	@ 0x28
 800861e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8008622:	e015      	b.n	8008650 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	685b      	ldr	r3, [r3, #4]
 800862a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800862e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008632:	d00a      	beq.n	800864a <I2C_ITError+0x7a>
 8008634:	7bfb      	ldrb	r3, [r7, #15]
 8008636:	2b60      	cmp	r3, #96	@ 0x60
 8008638:	d007      	beq.n	800864a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2220      	movs	r2, #32
 800863e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2200      	movs	r2, #0
 8008646:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2200      	movs	r2, #0
 800864e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800865a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800865e:	d162      	bne.n	8008726 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	685a      	ldr	r2, [r3, #4]
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800866e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008674:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8008678:	b2db      	uxtb	r3, r3
 800867a:	2b01      	cmp	r3, #1
 800867c:	d020      	beq.n	80086c0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008682:	4a6a      	ldr	r2, [pc, #424]	@ (800882c <I2C_ITError+0x25c>)
 8008684:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800868a:	4618      	mov	r0, r3
 800868c:	f7fd fc28 	bl	8005ee0 <HAL_DMA_Abort_IT>
 8008690:	4603      	mov	r3, r0
 8008692:	2b00      	cmp	r3, #0
 8008694:	f000 8089 	beq.w	80087aa <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	681a      	ldr	r2, [r3, #0]
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f022 0201 	bic.w	r2, r2, #1
 80086a6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2220      	movs	r2, #32
 80086ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086b6:	687a      	ldr	r2, [r7, #4]
 80086b8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80086ba:	4610      	mov	r0, r2
 80086bc:	4798      	blx	r3
 80086be:	e074      	b.n	80087aa <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086c4:	4a59      	ldr	r2, [pc, #356]	@ (800882c <I2C_ITError+0x25c>)
 80086c6:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086cc:	4618      	mov	r0, r3
 80086ce:	f7fd fc07 	bl	8005ee0 <HAL_DMA_Abort_IT>
 80086d2:	4603      	mov	r3, r0
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d068      	beq.n	80087aa <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	695b      	ldr	r3, [r3, #20]
 80086de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086e2:	2b40      	cmp	r3, #64	@ 0x40
 80086e4:	d10b      	bne.n	80086fe <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	691a      	ldr	r2, [r3, #16]
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086f0:	b2d2      	uxtb	r2, r2
 80086f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086f8:	1c5a      	adds	r2, r3, #1
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	681a      	ldr	r2, [r3, #0]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f022 0201 	bic.w	r2, r2, #1
 800870c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2220      	movs	r2, #32
 8008712:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800871a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800871c:	687a      	ldr	r2, [r7, #4]
 800871e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008720:	4610      	mov	r0, r2
 8008722:	4798      	blx	r3
 8008724:	e041      	b.n	80087aa <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800872c:	b2db      	uxtb	r3, r3
 800872e:	2b60      	cmp	r3, #96	@ 0x60
 8008730:	d125      	bne.n	800877e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2220      	movs	r2, #32
 8008736:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2200      	movs	r2, #0
 800873e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	695b      	ldr	r3, [r3, #20]
 8008746:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800874a:	2b40      	cmp	r3, #64	@ 0x40
 800874c:	d10b      	bne.n	8008766 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	691a      	ldr	r2, [r3, #16]
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008758:	b2d2      	uxtb	r2, r2
 800875a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008760:	1c5a      	adds	r2, r3, #1
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	681a      	ldr	r2, [r3, #0]
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f022 0201 	bic.w	r2, r2, #1
 8008774:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f7fe ff3e 	bl	80075f8 <HAL_I2C_AbortCpltCallback>
 800877c:	e015      	b.n	80087aa <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	695b      	ldr	r3, [r3, #20]
 8008784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008788:	2b40      	cmp	r3, #64	@ 0x40
 800878a:	d10b      	bne.n	80087a4 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	691a      	ldr	r2, [r3, #16]
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008796:	b2d2      	uxtb	r2, r2
 8008798:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800879e:	1c5a      	adds	r2, r3, #1
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f7fe ff1e 	bl	80075e6 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087ae:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	f003 0301 	and.w	r3, r3, #1
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d10e      	bne.n	80087d8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d109      	bne.n	80087d8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d104      	bne.n	80087d8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d007      	beq.n	80087e8 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	685a      	ldr	r2, [r3, #4]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80087e6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80087ee:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087f4:	f003 0304 	and.w	r3, r3, #4
 80087f8:	2b04      	cmp	r3, #4
 80087fa:	d113      	bne.n	8008824 <I2C_ITError+0x254>
 80087fc:	7bfb      	ldrb	r3, [r7, #15]
 80087fe:	2b28      	cmp	r3, #40	@ 0x28
 8008800:	d110      	bne.n	8008824 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	4a0a      	ldr	r2, [pc, #40]	@ (8008830 <I2C_ITError+0x260>)
 8008806:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2200      	movs	r2, #0
 800880c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2220      	movs	r2, #32
 8008812:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2200      	movs	r2, #0
 800881a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f7fe fec6 	bl	80075b0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008824:	bf00      	nop
 8008826:	3710      	adds	r7, #16
 8008828:	46bd      	mov	sp, r7
 800882a:	bd80      	pop	{r7, pc}
 800882c:	08008b31 	.word	0x08008b31
 8008830:	ffff0000 	.word	0xffff0000

08008834 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b088      	sub	sp, #32
 8008838:	af02      	add	r7, sp, #8
 800883a:	60f8      	str	r0, [r7, #12]
 800883c:	4608      	mov	r0, r1
 800883e:	4611      	mov	r1, r2
 8008840:	461a      	mov	r2, r3
 8008842:	4603      	mov	r3, r0
 8008844:	817b      	strh	r3, [r7, #10]
 8008846:	460b      	mov	r3, r1
 8008848:	813b      	strh	r3, [r7, #8]
 800884a:	4613      	mov	r3, r2
 800884c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	681a      	ldr	r2, [r3, #0]
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800885c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800885e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008860:	9300      	str	r3, [sp, #0]
 8008862:	6a3b      	ldr	r3, [r7, #32]
 8008864:	2200      	movs	r2, #0
 8008866:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800886a:	68f8      	ldr	r0, [r7, #12]
 800886c:	f000 fa08 	bl	8008c80 <I2C_WaitOnFlagUntilTimeout>
 8008870:	4603      	mov	r3, r0
 8008872:	2b00      	cmp	r3, #0
 8008874:	d00d      	beq.n	8008892 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008880:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008884:	d103      	bne.n	800888e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800888c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800888e:	2303      	movs	r3, #3
 8008890:	e05f      	b.n	8008952 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008892:	897b      	ldrh	r3, [r7, #10]
 8008894:	b2db      	uxtb	r3, r3
 8008896:	461a      	mov	r2, r3
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80088a0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80088a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088a4:	6a3a      	ldr	r2, [r7, #32]
 80088a6:	492d      	ldr	r1, [pc, #180]	@ (800895c <I2C_RequestMemoryWrite+0x128>)
 80088a8:	68f8      	ldr	r0, [r7, #12]
 80088aa:	f000 fa63 	bl	8008d74 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80088ae:	4603      	mov	r3, r0
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d001      	beq.n	80088b8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80088b4:	2301      	movs	r3, #1
 80088b6:	e04c      	b.n	8008952 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80088b8:	2300      	movs	r3, #0
 80088ba:	617b      	str	r3, [r7, #20]
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	695b      	ldr	r3, [r3, #20]
 80088c2:	617b      	str	r3, [r7, #20]
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	699b      	ldr	r3, [r3, #24]
 80088ca:	617b      	str	r3, [r7, #20]
 80088cc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80088ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088d0:	6a39      	ldr	r1, [r7, #32]
 80088d2:	68f8      	ldr	r0, [r7, #12]
 80088d4:	f000 faee 	bl	8008eb4 <I2C_WaitOnTXEFlagUntilTimeout>
 80088d8:	4603      	mov	r3, r0
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d00d      	beq.n	80088fa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088e2:	2b04      	cmp	r3, #4
 80088e4:	d107      	bne.n	80088f6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80088f4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80088f6:	2301      	movs	r3, #1
 80088f8:	e02b      	b.n	8008952 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80088fa:	88fb      	ldrh	r3, [r7, #6]
 80088fc:	2b01      	cmp	r3, #1
 80088fe:	d105      	bne.n	800890c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008900:	893b      	ldrh	r3, [r7, #8]
 8008902:	b2da      	uxtb	r2, r3
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	611a      	str	r2, [r3, #16]
 800890a:	e021      	b.n	8008950 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800890c:	893b      	ldrh	r3, [r7, #8]
 800890e:	0a1b      	lsrs	r3, r3, #8
 8008910:	b29b      	uxth	r3, r3
 8008912:	b2da      	uxtb	r2, r3
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800891a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800891c:	6a39      	ldr	r1, [r7, #32]
 800891e:	68f8      	ldr	r0, [r7, #12]
 8008920:	f000 fac8 	bl	8008eb4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008924:	4603      	mov	r3, r0
 8008926:	2b00      	cmp	r3, #0
 8008928:	d00d      	beq.n	8008946 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800892e:	2b04      	cmp	r3, #4
 8008930:	d107      	bne.n	8008942 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	681a      	ldr	r2, [r3, #0]
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008940:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008942:	2301      	movs	r3, #1
 8008944:	e005      	b.n	8008952 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008946:	893b      	ldrh	r3, [r7, #8]
 8008948:	b2da      	uxtb	r2, r3
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008950:	2300      	movs	r3, #0
}
 8008952:	4618      	mov	r0, r3
 8008954:	3718      	adds	r7, #24
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}
 800895a:	bf00      	nop
 800895c:	00010002 	.word	0x00010002

08008960 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b088      	sub	sp, #32
 8008964:	af02      	add	r7, sp, #8
 8008966:	60f8      	str	r0, [r7, #12]
 8008968:	4608      	mov	r0, r1
 800896a:	4611      	mov	r1, r2
 800896c:	461a      	mov	r2, r3
 800896e:	4603      	mov	r3, r0
 8008970:	817b      	strh	r3, [r7, #10]
 8008972:	460b      	mov	r3, r1
 8008974:	813b      	strh	r3, [r7, #8]
 8008976:	4613      	mov	r3, r2
 8008978:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	681a      	ldr	r2, [r3, #0]
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008988:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	681a      	ldr	r2, [r3, #0]
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008998:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800899a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800899c:	9300      	str	r3, [sp, #0]
 800899e:	6a3b      	ldr	r3, [r7, #32]
 80089a0:	2200      	movs	r2, #0
 80089a2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80089a6:	68f8      	ldr	r0, [r7, #12]
 80089a8:	f000 f96a 	bl	8008c80 <I2C_WaitOnFlagUntilTimeout>
 80089ac:	4603      	mov	r3, r0
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d00d      	beq.n	80089ce <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089c0:	d103      	bne.n	80089ca <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80089c8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80089ca:	2303      	movs	r3, #3
 80089cc:	e0aa      	b.n	8008b24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80089ce:	897b      	ldrh	r3, [r7, #10]
 80089d0:	b2db      	uxtb	r3, r3
 80089d2:	461a      	mov	r2, r3
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80089dc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80089de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e0:	6a3a      	ldr	r2, [r7, #32]
 80089e2:	4952      	ldr	r1, [pc, #328]	@ (8008b2c <I2C_RequestMemoryRead+0x1cc>)
 80089e4:	68f8      	ldr	r0, [r7, #12]
 80089e6:	f000 f9c5 	bl	8008d74 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80089ea:	4603      	mov	r3, r0
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d001      	beq.n	80089f4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80089f0:	2301      	movs	r3, #1
 80089f2:	e097      	b.n	8008b24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80089f4:	2300      	movs	r3, #0
 80089f6:	617b      	str	r3, [r7, #20]
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	695b      	ldr	r3, [r3, #20]
 80089fe:	617b      	str	r3, [r7, #20]
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	699b      	ldr	r3, [r3, #24]
 8008a06:	617b      	str	r3, [r7, #20]
 8008a08:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008a0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a0c:	6a39      	ldr	r1, [r7, #32]
 8008a0e:	68f8      	ldr	r0, [r7, #12]
 8008a10:	f000 fa50 	bl	8008eb4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008a14:	4603      	mov	r3, r0
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d00d      	beq.n	8008a36 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a1e:	2b04      	cmp	r3, #4
 8008a20:	d107      	bne.n	8008a32 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	681a      	ldr	r2, [r3, #0]
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008a30:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008a32:	2301      	movs	r3, #1
 8008a34:	e076      	b.n	8008b24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008a36:	88fb      	ldrh	r3, [r7, #6]
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	d105      	bne.n	8008a48 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008a3c:	893b      	ldrh	r3, [r7, #8]
 8008a3e:	b2da      	uxtb	r2, r3
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	611a      	str	r2, [r3, #16]
 8008a46:	e021      	b.n	8008a8c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008a48:	893b      	ldrh	r3, [r7, #8]
 8008a4a:	0a1b      	lsrs	r3, r3, #8
 8008a4c:	b29b      	uxth	r3, r3
 8008a4e:	b2da      	uxtb	r2, r3
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008a56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a58:	6a39      	ldr	r1, [r7, #32]
 8008a5a:	68f8      	ldr	r0, [r7, #12]
 8008a5c:	f000 fa2a 	bl	8008eb4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008a60:	4603      	mov	r3, r0
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d00d      	beq.n	8008a82 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a6a:	2b04      	cmp	r3, #4
 8008a6c:	d107      	bne.n	8008a7e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	681a      	ldr	r2, [r3, #0]
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008a7c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008a7e:	2301      	movs	r3, #1
 8008a80:	e050      	b.n	8008b24 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008a82:	893b      	ldrh	r3, [r7, #8]
 8008a84:	b2da      	uxtb	r2, r3
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008a8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a8e:	6a39      	ldr	r1, [r7, #32]
 8008a90:	68f8      	ldr	r0, [r7, #12]
 8008a92:	f000 fa0f 	bl	8008eb4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008a96:	4603      	mov	r3, r0
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d00d      	beq.n	8008ab8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aa0:	2b04      	cmp	r3, #4
 8008aa2:	d107      	bne.n	8008ab4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	681a      	ldr	r2, [r3, #0]
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ab2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	e035      	b.n	8008b24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	681a      	ldr	r2, [r3, #0]
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008ac6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aca:	9300      	str	r3, [sp, #0]
 8008acc:	6a3b      	ldr	r3, [r7, #32]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008ad4:	68f8      	ldr	r0, [r7, #12]
 8008ad6:	f000 f8d3 	bl	8008c80 <I2C_WaitOnFlagUntilTimeout>
 8008ada:	4603      	mov	r3, r0
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d00d      	beq.n	8008afc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008aea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008aee:	d103      	bne.n	8008af8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008af6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008af8:	2303      	movs	r3, #3
 8008afa:	e013      	b.n	8008b24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008afc:	897b      	ldrh	r3, [r7, #10]
 8008afe:	b2db      	uxtb	r3, r3
 8008b00:	f043 0301 	orr.w	r3, r3, #1
 8008b04:	b2da      	uxtb	r2, r3
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b0e:	6a3a      	ldr	r2, [r7, #32]
 8008b10:	4906      	ldr	r1, [pc, #24]	@ (8008b2c <I2C_RequestMemoryRead+0x1cc>)
 8008b12:	68f8      	ldr	r0, [r7, #12]
 8008b14:	f000 f92e 	bl	8008d74 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008b18:	4603      	mov	r3, r0
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d001      	beq.n	8008b22 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008b1e:	2301      	movs	r3, #1
 8008b20:	e000      	b.n	8008b24 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008b22:	2300      	movs	r3, #0
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3718      	adds	r7, #24
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}
 8008b2c:	00010002 	.word	0x00010002

08008b30 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b086      	sub	sp, #24
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008b38:	2300      	movs	r3, #0
 8008b3a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b40:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b48:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8008b4a:	4b4b      	ldr	r3, [pc, #300]	@ (8008c78 <I2C_DMAAbort+0x148>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	08db      	lsrs	r3, r3, #3
 8008b50:	4a4a      	ldr	r2, [pc, #296]	@ (8008c7c <I2C_DMAAbort+0x14c>)
 8008b52:	fba2 2303 	umull	r2, r3, r2, r3
 8008b56:	0a1a      	lsrs	r2, r3, #8
 8008b58:	4613      	mov	r3, r2
 8008b5a:	009b      	lsls	r3, r3, #2
 8008b5c:	4413      	add	r3, r2
 8008b5e:	00da      	lsls	r2, r3, #3
 8008b60:	1ad3      	subs	r3, r2, r3
 8008b62:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d106      	bne.n	8008b78 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008b6a:	697b      	ldr	r3, [r7, #20]
 8008b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b6e:	f043 0220 	orr.w	r2, r3, #32
 8008b72:	697b      	ldr	r3, [r7, #20]
 8008b74:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8008b76:	e00a      	b.n	8008b8e <I2C_DMAAbort+0x5e>
    }
    count--;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	3b01      	subs	r3, #1
 8008b7c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b8c:	d0ea      	beq.n	8008b64 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d003      	beq.n	8008b9e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8008b9e:	697b      	ldr	r3, [r7, #20]
 8008ba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d003      	beq.n	8008bae <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8008ba6:	697b      	ldr	r3, [r7, #20]
 8008ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008baa:	2200      	movs	r2, #0
 8008bac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008bae:	697b      	ldr	r3, [r7, #20]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	681a      	ldr	r2, [r3, #0]
 8008bb4:	697b      	ldr	r3, [r7, #20]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008bbc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8008bc4:	697b      	ldr	r3, [r7, #20]
 8008bc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d003      	beq.n	8008bd4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008bcc:	697b      	ldr	r3, [r7, #20]
 8008bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8008bd4:	697b      	ldr	r3, [r7, #20]
 8008bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d003      	beq.n	8008be4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008bdc:	697b      	ldr	r3, [r7, #20]
 8008bde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008be0:	2200      	movs	r2, #0
 8008be2:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8008be4:	697b      	ldr	r3, [r7, #20]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	681a      	ldr	r2, [r3, #0]
 8008bea:	697b      	ldr	r3, [r7, #20]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f022 0201 	bic.w	r2, r2, #1
 8008bf2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008bf4:	697b      	ldr	r3, [r7, #20]
 8008bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008bfa:	b2db      	uxtb	r3, r3
 8008bfc:	2b60      	cmp	r3, #96	@ 0x60
 8008bfe:	d10e      	bne.n	8008c1e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	2220      	movs	r2, #32
 8008c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008c08:	697b      	ldr	r3, [r7, #20]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8008c10:	697b      	ldr	r3, [r7, #20]
 8008c12:	2200      	movs	r2, #0
 8008c14:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008c16:	6978      	ldr	r0, [r7, #20]
 8008c18:	f7fe fcee 	bl	80075f8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008c1c:	e027      	b.n	8008c6e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008c1e:	7cfb      	ldrb	r3, [r7, #19]
 8008c20:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008c24:	2b28      	cmp	r3, #40	@ 0x28
 8008c26:	d117      	bne.n	8008c58 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8008c28:	697b      	ldr	r3, [r7, #20]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	681a      	ldr	r2, [r3, #0]
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f042 0201 	orr.w	r2, r2, #1
 8008c36:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c38:	697b      	ldr	r3, [r7, #20]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	681a      	ldr	r2, [r3, #0]
 8008c3e:	697b      	ldr	r3, [r7, #20]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008c46:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8008c48:	697b      	ldr	r3, [r7, #20]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	2228      	movs	r2, #40	@ 0x28
 8008c52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8008c56:	e007      	b.n	8008c68 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	2220      	movs	r2, #32
 8008c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	2200      	movs	r2, #0
 8008c64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8008c68:	6978      	ldr	r0, [r7, #20]
 8008c6a:	f7fe fcbc 	bl	80075e6 <HAL_I2C_ErrorCallback>
}
 8008c6e:	bf00      	nop
 8008c70:	3718      	adds	r7, #24
 8008c72:	46bd      	mov	sp, r7
 8008c74:	bd80      	pop	{r7, pc}
 8008c76:	bf00      	nop
 8008c78:	20000004 	.word	0x20000004
 8008c7c:	14f8b589 	.word	0x14f8b589

08008c80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b084      	sub	sp, #16
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	60f8      	str	r0, [r7, #12]
 8008c88:	60b9      	str	r1, [r7, #8]
 8008c8a:	603b      	str	r3, [r7, #0]
 8008c8c:	4613      	mov	r3, r2
 8008c8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008c90:	e048      	b.n	8008d24 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c98:	d044      	beq.n	8008d24 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c9a:	f7fc f9bb 	bl	8005014 <HAL_GetTick>
 8008c9e:	4602      	mov	r2, r0
 8008ca0:	69bb      	ldr	r3, [r7, #24]
 8008ca2:	1ad3      	subs	r3, r2, r3
 8008ca4:	683a      	ldr	r2, [r7, #0]
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d302      	bcc.n	8008cb0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d139      	bne.n	8008d24 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	0c1b      	lsrs	r3, r3, #16
 8008cb4:	b2db      	uxtb	r3, r3
 8008cb6:	2b01      	cmp	r3, #1
 8008cb8:	d10d      	bne.n	8008cd6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	695b      	ldr	r3, [r3, #20]
 8008cc0:	43da      	mvns	r2, r3
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	4013      	ands	r3, r2
 8008cc6:	b29b      	uxth	r3, r3
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	bf0c      	ite	eq
 8008ccc:	2301      	moveq	r3, #1
 8008cce:	2300      	movne	r3, #0
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	e00c      	b.n	8008cf0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	699b      	ldr	r3, [r3, #24]
 8008cdc:	43da      	mvns	r2, r3
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	4013      	ands	r3, r2
 8008ce2:	b29b      	uxth	r3, r3
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	bf0c      	ite	eq
 8008ce8:	2301      	moveq	r3, #1
 8008cea:	2300      	movne	r3, #0
 8008cec:	b2db      	uxtb	r3, r3
 8008cee:	461a      	mov	r2, r3
 8008cf0:	79fb      	ldrb	r3, [r7, #7]
 8008cf2:	429a      	cmp	r2, r3
 8008cf4:	d116      	bne.n	8008d24 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	2220      	movs	r2, #32
 8008d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	2200      	movs	r2, #0
 8008d08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d10:	f043 0220 	orr.w	r2, r3, #32
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008d20:	2301      	movs	r3, #1
 8008d22:	e023      	b.n	8008d6c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	0c1b      	lsrs	r3, r3, #16
 8008d28:	b2db      	uxtb	r3, r3
 8008d2a:	2b01      	cmp	r3, #1
 8008d2c:	d10d      	bne.n	8008d4a <I2C_WaitOnFlagUntilTimeout+0xca>
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	695b      	ldr	r3, [r3, #20]
 8008d34:	43da      	mvns	r2, r3
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	4013      	ands	r3, r2
 8008d3a:	b29b      	uxth	r3, r3
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	bf0c      	ite	eq
 8008d40:	2301      	moveq	r3, #1
 8008d42:	2300      	movne	r3, #0
 8008d44:	b2db      	uxtb	r3, r3
 8008d46:	461a      	mov	r2, r3
 8008d48:	e00c      	b.n	8008d64 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	699b      	ldr	r3, [r3, #24]
 8008d50:	43da      	mvns	r2, r3
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	4013      	ands	r3, r2
 8008d56:	b29b      	uxth	r3, r3
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	bf0c      	ite	eq
 8008d5c:	2301      	moveq	r3, #1
 8008d5e:	2300      	movne	r3, #0
 8008d60:	b2db      	uxtb	r3, r3
 8008d62:	461a      	mov	r2, r3
 8008d64:	79fb      	ldrb	r3, [r7, #7]
 8008d66:	429a      	cmp	r2, r3
 8008d68:	d093      	beq.n	8008c92 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008d6a:	2300      	movs	r3, #0
}
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	3710      	adds	r7, #16
 8008d70:	46bd      	mov	sp, r7
 8008d72:	bd80      	pop	{r7, pc}

08008d74 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b084      	sub	sp, #16
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	60f8      	str	r0, [r7, #12]
 8008d7c:	60b9      	str	r1, [r7, #8]
 8008d7e:	607a      	str	r2, [r7, #4]
 8008d80:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008d82:	e071      	b.n	8008e68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	695b      	ldr	r3, [r3, #20]
 8008d8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d92:	d123      	bne.n	8008ddc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	681a      	ldr	r2, [r3, #0]
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008da2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008dac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2200      	movs	r2, #0
 8008db2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	2220      	movs	r2, #32
 8008db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dc8:	f043 0204 	orr.w	r2, r3, #4
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008dd8:	2301      	movs	r3, #1
 8008dda:	e067      	b.n	8008eac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008de2:	d041      	beq.n	8008e68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008de4:	f7fc f916 	bl	8005014 <HAL_GetTick>
 8008de8:	4602      	mov	r2, r0
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	1ad3      	subs	r3, r2, r3
 8008dee:	687a      	ldr	r2, [r7, #4]
 8008df0:	429a      	cmp	r2, r3
 8008df2:	d302      	bcc.n	8008dfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d136      	bne.n	8008e68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	0c1b      	lsrs	r3, r3, #16
 8008dfe:	b2db      	uxtb	r3, r3
 8008e00:	2b01      	cmp	r3, #1
 8008e02:	d10c      	bne.n	8008e1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	695b      	ldr	r3, [r3, #20]
 8008e0a:	43da      	mvns	r2, r3
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	4013      	ands	r3, r2
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	bf14      	ite	ne
 8008e16:	2301      	movne	r3, #1
 8008e18:	2300      	moveq	r3, #0
 8008e1a:	b2db      	uxtb	r3, r3
 8008e1c:	e00b      	b.n	8008e36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	699b      	ldr	r3, [r3, #24]
 8008e24:	43da      	mvns	r2, r3
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	4013      	ands	r3, r2
 8008e2a:	b29b      	uxth	r3, r3
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	bf14      	ite	ne
 8008e30:	2301      	movne	r3, #1
 8008e32:	2300      	moveq	r3, #0
 8008e34:	b2db      	uxtb	r3, r3
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d016      	beq.n	8008e68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	2220      	movs	r2, #32
 8008e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e54:	f043 0220 	orr.w	r2, r3, #32
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008e64:	2301      	movs	r3, #1
 8008e66:	e021      	b.n	8008eac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	0c1b      	lsrs	r3, r3, #16
 8008e6c:	b2db      	uxtb	r3, r3
 8008e6e:	2b01      	cmp	r3, #1
 8008e70:	d10c      	bne.n	8008e8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	695b      	ldr	r3, [r3, #20]
 8008e78:	43da      	mvns	r2, r3
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	4013      	ands	r3, r2
 8008e7e:	b29b      	uxth	r3, r3
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	bf14      	ite	ne
 8008e84:	2301      	movne	r3, #1
 8008e86:	2300      	moveq	r3, #0
 8008e88:	b2db      	uxtb	r3, r3
 8008e8a:	e00b      	b.n	8008ea4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	699b      	ldr	r3, [r3, #24]
 8008e92:	43da      	mvns	r2, r3
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	4013      	ands	r3, r2
 8008e98:	b29b      	uxth	r3, r3
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	bf14      	ite	ne
 8008e9e:	2301      	movne	r3, #1
 8008ea0:	2300      	moveq	r3, #0
 8008ea2:	b2db      	uxtb	r3, r3
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	f47f af6d 	bne.w	8008d84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8008eaa:	2300      	movs	r3, #0
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	3710      	adds	r7, #16
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}

08008eb4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b084      	sub	sp, #16
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	60f8      	str	r0, [r7, #12]
 8008ebc:	60b9      	str	r1, [r7, #8]
 8008ebe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008ec0:	e034      	b.n	8008f2c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008ec2:	68f8      	ldr	r0, [r7, #12]
 8008ec4:	f000 f915 	bl	80090f2 <I2C_IsAcknowledgeFailed>
 8008ec8:	4603      	mov	r3, r0
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d001      	beq.n	8008ed2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008ece:	2301      	movs	r3, #1
 8008ed0:	e034      	b.n	8008f3c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ed8:	d028      	beq.n	8008f2c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008eda:	f7fc f89b 	bl	8005014 <HAL_GetTick>
 8008ede:	4602      	mov	r2, r0
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	1ad3      	subs	r3, r2, r3
 8008ee4:	68ba      	ldr	r2, [r7, #8]
 8008ee6:	429a      	cmp	r2, r3
 8008ee8:	d302      	bcc.n	8008ef0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d11d      	bne.n	8008f2c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	695b      	ldr	r3, [r3, #20]
 8008ef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008efa:	2b80      	cmp	r3, #128	@ 0x80
 8008efc:	d016      	beq.n	8008f2c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2200      	movs	r2, #0
 8008f02:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	2220      	movs	r2, #32
 8008f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f18:	f043 0220 	orr.w	r2, r3, #32
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2200      	movs	r2, #0
 8008f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008f28:	2301      	movs	r3, #1
 8008f2a:	e007      	b.n	8008f3c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	695b      	ldr	r3, [r3, #20]
 8008f32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f36:	2b80      	cmp	r3, #128	@ 0x80
 8008f38:	d1c3      	bne.n	8008ec2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008f3a:	2300      	movs	r3, #0
}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	3710      	adds	r7, #16
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}

08008f44 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b084      	sub	sp, #16
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	60f8      	str	r0, [r7, #12]
 8008f4c:	60b9      	str	r1, [r7, #8]
 8008f4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008f50:	e034      	b.n	8008fbc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008f52:	68f8      	ldr	r0, [r7, #12]
 8008f54:	f000 f8cd 	bl	80090f2 <I2C_IsAcknowledgeFailed>
 8008f58:	4603      	mov	r3, r0
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d001      	beq.n	8008f62 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008f5e:	2301      	movs	r3, #1
 8008f60:	e034      	b.n	8008fcc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f68:	d028      	beq.n	8008fbc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f6a:	f7fc f853 	bl	8005014 <HAL_GetTick>
 8008f6e:	4602      	mov	r2, r0
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	1ad3      	subs	r3, r2, r3
 8008f74:	68ba      	ldr	r2, [r7, #8]
 8008f76:	429a      	cmp	r2, r3
 8008f78:	d302      	bcc.n	8008f80 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d11d      	bne.n	8008fbc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	695b      	ldr	r3, [r3, #20]
 8008f86:	f003 0304 	and.w	r3, r3, #4
 8008f8a:	2b04      	cmp	r3, #4
 8008f8c:	d016      	beq.n	8008fbc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	2200      	movs	r2, #0
 8008f92:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	2220      	movs	r2, #32
 8008f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fa8:	f043 0220 	orr.w	r2, r3, #32
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008fb8:	2301      	movs	r3, #1
 8008fba:	e007      	b.n	8008fcc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	695b      	ldr	r3, [r3, #20]
 8008fc2:	f003 0304 	and.w	r3, r3, #4
 8008fc6:	2b04      	cmp	r3, #4
 8008fc8:	d1c3      	bne.n	8008f52 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008fca:	2300      	movs	r3, #0
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3710      	adds	r7, #16
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bd80      	pop	{r7, pc}

08008fd4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	b085      	sub	sp, #20
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008fe0:	4b13      	ldr	r3, [pc, #76]	@ (8009030 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	08db      	lsrs	r3, r3, #3
 8008fe6:	4a13      	ldr	r2, [pc, #76]	@ (8009034 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8008fec:	0a1a      	lsrs	r2, r3, #8
 8008fee:	4613      	mov	r3, r2
 8008ff0:	009b      	lsls	r3, r3, #2
 8008ff2:	4413      	add	r3, r2
 8008ff4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	3b01      	subs	r3, #1
 8008ffa:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d107      	bne.n	8009012 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009006:	f043 0220 	orr.w	r2, r3, #32
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800900e:	2301      	movs	r3, #1
 8009010:	e008      	b.n	8009024 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800901c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009020:	d0e9      	beq.n	8008ff6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8009022:	2300      	movs	r3, #0
}
 8009024:	4618      	mov	r0, r3
 8009026:	3714      	adds	r7, #20
 8009028:	46bd      	mov	sp, r7
 800902a:	bc80      	pop	{r7}
 800902c:	4770      	bx	lr
 800902e:	bf00      	nop
 8009030:	20000004 	.word	0x20000004
 8009034:	14f8b589 	.word	0x14f8b589

08009038 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b084      	sub	sp, #16
 800903c:	af00      	add	r7, sp, #0
 800903e:	60f8      	str	r0, [r7, #12]
 8009040:	60b9      	str	r1, [r7, #8]
 8009042:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009044:	e049      	b.n	80090da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	695b      	ldr	r3, [r3, #20]
 800904c:	f003 0310 	and.w	r3, r3, #16
 8009050:	2b10      	cmp	r3, #16
 8009052:	d119      	bne.n	8009088 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f06f 0210 	mvn.w	r2, #16
 800905c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2200      	movs	r2, #0
 8009062:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	2220      	movs	r2, #32
 8009068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2200      	movs	r2, #0
 8009070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2200      	movs	r2, #0
 8009080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009084:	2301      	movs	r3, #1
 8009086:	e030      	b.n	80090ea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009088:	f7fb ffc4 	bl	8005014 <HAL_GetTick>
 800908c:	4602      	mov	r2, r0
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	1ad3      	subs	r3, r2, r3
 8009092:	68ba      	ldr	r2, [r7, #8]
 8009094:	429a      	cmp	r2, r3
 8009096:	d302      	bcc.n	800909e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d11d      	bne.n	80090da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	695b      	ldr	r3, [r3, #20]
 80090a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090a8:	2b40      	cmp	r3, #64	@ 0x40
 80090aa:	d016      	beq.n	80090da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2200      	movs	r2, #0
 80090b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2220      	movs	r2, #32
 80090b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2200      	movs	r2, #0
 80090be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090c6:	f043 0220 	orr.w	r2, r3, #32
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	2200      	movs	r2, #0
 80090d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80090d6:	2301      	movs	r3, #1
 80090d8:	e007      	b.n	80090ea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	695b      	ldr	r3, [r3, #20]
 80090e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090e4:	2b40      	cmp	r3, #64	@ 0x40
 80090e6:	d1ae      	bne.n	8009046 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80090e8:	2300      	movs	r3, #0
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	3710      	adds	r7, #16
 80090ee:	46bd      	mov	sp, r7
 80090f0:	bd80      	pop	{r7, pc}

080090f2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80090f2:	b480      	push	{r7}
 80090f4:	b083      	sub	sp, #12
 80090f6:	af00      	add	r7, sp, #0
 80090f8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	695b      	ldr	r3, [r3, #20]
 8009100:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009104:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009108:	d11b      	bne.n	8009142 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009112:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2200      	movs	r2, #0
 8009118:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2220      	movs	r2, #32
 800911e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2200      	movs	r2, #0
 8009126:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800912e:	f043 0204 	orr.w	r2, r3, #4
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2200      	movs	r2, #0
 800913a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800913e:	2301      	movs	r3, #1
 8009140:	e000      	b.n	8009144 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009142:	2300      	movs	r3, #0
}
 8009144:	4618      	mov	r0, r3
 8009146:	370c      	adds	r7, #12
 8009148:	46bd      	mov	sp, r7
 800914a:	bc80      	pop	{r7}
 800914c:	4770      	bx	lr

0800914e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800914e:	b480      	push	{r7}
 8009150:	b083      	sub	sp, #12
 8009152:	af00      	add	r7, sp, #0
 8009154:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800915a:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800915e:	d103      	bne.n	8009168 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2201      	movs	r2, #1
 8009164:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8009166:	e007      	b.n	8009178 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800916c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8009170:	d102      	bne.n	8009178 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2208      	movs	r2, #8
 8009176:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8009178:	bf00      	nop
 800917a:	370c      	adds	r7, #12
 800917c:	46bd      	mov	sp, r7
 800917e:	bc80      	pop	{r7}
 8009180:	4770      	bx	lr

08009182 <PWR_OverloadWfe>:
static void PWR_OverloadWfe(void);

/* Private functions ---------------------------------------------------------*/
__NOINLINE
static void PWR_OverloadWfe(void)
{
 8009182:	b480      	push	{r7}
 8009184:	af00      	add	r7, sp, #0
  __asm volatile( "wfe" );
 8009186:	bf20      	wfe
  __asm volatile( "nop" );
 8009188:	bf00      	nop
}
 800918a:	bf00      	nop
 800918c:	46bd      	mov	sp, r7
 800918e:	bc80      	pop	{r7}
 8009190:	4770      	bx	lr
	...

08009194 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8009194:	b480      	push	{r7}
 8009196:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8009198:	4b03      	ldr	r3, [pc, #12]	@ (80091a8 <HAL_PWR_EnableBkUpAccess+0x14>)
 800919a:	2201      	movs	r2, #1
 800919c:	601a      	str	r2, [r3, #0]
}
 800919e:	bf00      	nop
 80091a0:	46bd      	mov	sp, r7
 80091a2:	bc80      	pop	{r7}
 80091a4:	4770      	bx	lr
 80091a6:	bf00      	nop
 80091a8:	420e0020 	.word	0x420e0020

080091ac <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b082      	sub	sp, #8
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
 80091b4:	460b      	mov	r3, r1
 80091b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Clear PDDS bit in PWR register to specify entering in STOP mode when CPU enter in Deepsleep */ 
  CLEAR_BIT(PWR->CR,  PWR_CR_PDDS);
 80091b8:	4b13      	ldr	r3, [pc, #76]	@ (8009208 <HAL_PWR_EnterSTOPMode+0x5c>)
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	4a12      	ldr	r2, [pc, #72]	@ (8009208 <HAL_PWR_EnterSTOPMode+0x5c>)
 80091be:	f023 0302 	bic.w	r3, r3, #2
 80091c2:	6013      	str	r3, [r2, #0]

  /* Select the voltage regulator mode by setting LPDS bit in PWR register according to Regulator parameter value */
  MODIFY_REG(PWR->CR, PWR_CR_LPDS, Regulator);
 80091c4:	4b10      	ldr	r3, [pc, #64]	@ (8009208 <HAL_PWR_EnterSTOPMode+0x5c>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f023 0201 	bic.w	r2, r3, #1
 80091cc:	490e      	ldr	r1, [pc, #56]	@ (8009208 <HAL_PWR_EnterSTOPMode+0x5c>)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	4313      	orrs	r3, r2
 80091d2:	600b      	str	r3, [r1, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80091d4:	4b0d      	ldr	r3, [pc, #52]	@ (800920c <HAL_PWR_EnterSTOPMode+0x60>)
 80091d6:	691b      	ldr	r3, [r3, #16]
 80091d8:	4a0c      	ldr	r2, [pc, #48]	@ (800920c <HAL_PWR_EnterSTOPMode+0x60>)
 80091da:	f043 0304 	orr.w	r3, r3, #4
 80091de:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 80091e0:	78fb      	ldrb	r3, [r7, #3]
 80091e2:	2b01      	cmp	r3, #1
 80091e4:	d101      	bne.n	80091ea <HAL_PWR_EnterSTOPMode+0x3e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80091e6:	bf30      	wfi
 80091e8:	e004      	b.n	80091f4 <HAL_PWR_EnterSTOPMode+0x48>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80091ea:	bf40      	sev
    PWR_OverloadWfe(); /* WFE redefine locally */
 80091ec:	f7ff ffc9 	bl	8009182 <PWR_OverloadWfe>
    PWR_OverloadWfe(); /* WFE redefine locally */
 80091f0:	f7ff ffc7 	bl	8009182 <PWR_OverloadWfe>
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80091f4:	4b05      	ldr	r3, [pc, #20]	@ (800920c <HAL_PWR_EnterSTOPMode+0x60>)
 80091f6:	691b      	ldr	r3, [r3, #16]
 80091f8:	4a04      	ldr	r2, [pc, #16]	@ (800920c <HAL_PWR_EnterSTOPMode+0x60>)
 80091fa:	f023 0304 	bic.w	r3, r3, #4
 80091fe:	6113      	str	r3, [r2, #16]
}
 8009200:	bf00      	nop
 8009202:	3708      	adds	r7, #8
 8009204:	46bd      	mov	sp, r7
 8009206:	bd80      	pop	{r7, pc}
 8009208:	40007000 	.word	0x40007000
 800920c:	e000ed00 	.word	0xe000ed00

08009210 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b086      	sub	sp, #24
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d101      	bne.n	8009222 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800921e:	2301      	movs	r3, #1
 8009220:	e272      	b.n	8009708 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f003 0301 	and.w	r3, r3, #1
 800922a:	2b00      	cmp	r3, #0
 800922c:	f000 8087 	beq.w	800933e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009230:	4b92      	ldr	r3, [pc, #584]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 8009232:	685b      	ldr	r3, [r3, #4]
 8009234:	f003 030c 	and.w	r3, r3, #12
 8009238:	2b04      	cmp	r3, #4
 800923a:	d00c      	beq.n	8009256 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800923c:	4b8f      	ldr	r3, [pc, #572]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 800923e:	685b      	ldr	r3, [r3, #4]
 8009240:	f003 030c 	and.w	r3, r3, #12
 8009244:	2b08      	cmp	r3, #8
 8009246:	d112      	bne.n	800926e <HAL_RCC_OscConfig+0x5e>
 8009248:	4b8c      	ldr	r3, [pc, #560]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009250:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009254:	d10b      	bne.n	800926e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009256:	4b89      	ldr	r3, [pc, #548]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800925e:	2b00      	cmp	r3, #0
 8009260:	d06c      	beq.n	800933c <HAL_RCC_OscConfig+0x12c>
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	685b      	ldr	r3, [r3, #4]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d168      	bne.n	800933c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800926a:	2301      	movs	r3, #1
 800926c:	e24c      	b.n	8009708 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009276:	d106      	bne.n	8009286 <HAL_RCC_OscConfig+0x76>
 8009278:	4b80      	ldr	r3, [pc, #512]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	4a7f      	ldr	r2, [pc, #508]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 800927e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009282:	6013      	str	r3, [r2, #0]
 8009284:	e02e      	b.n	80092e4 <HAL_RCC_OscConfig+0xd4>
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	685b      	ldr	r3, [r3, #4]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d10c      	bne.n	80092a8 <HAL_RCC_OscConfig+0x98>
 800928e:	4b7b      	ldr	r3, [pc, #492]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	4a7a      	ldr	r2, [pc, #488]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 8009294:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009298:	6013      	str	r3, [r2, #0]
 800929a:	4b78      	ldr	r3, [pc, #480]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	4a77      	ldr	r2, [pc, #476]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 80092a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80092a4:	6013      	str	r3, [r2, #0]
 80092a6:	e01d      	b.n	80092e4 <HAL_RCC_OscConfig+0xd4>
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	685b      	ldr	r3, [r3, #4]
 80092ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80092b0:	d10c      	bne.n	80092cc <HAL_RCC_OscConfig+0xbc>
 80092b2:	4b72      	ldr	r3, [pc, #456]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	4a71      	ldr	r2, [pc, #452]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 80092b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80092bc:	6013      	str	r3, [r2, #0]
 80092be:	4b6f      	ldr	r3, [pc, #444]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	4a6e      	ldr	r2, [pc, #440]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 80092c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80092c8:	6013      	str	r3, [r2, #0]
 80092ca:	e00b      	b.n	80092e4 <HAL_RCC_OscConfig+0xd4>
 80092cc:	4b6b      	ldr	r3, [pc, #428]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	4a6a      	ldr	r2, [pc, #424]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 80092d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80092d6:	6013      	str	r3, [r2, #0]
 80092d8:	4b68      	ldr	r3, [pc, #416]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	4a67      	ldr	r2, [pc, #412]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 80092de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80092e2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	685b      	ldr	r3, [r3, #4]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d013      	beq.n	8009314 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80092ec:	f7fb fe92 	bl	8005014 <HAL_GetTick>
 80092f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80092f2:	e008      	b.n	8009306 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80092f4:	f7fb fe8e 	bl	8005014 <HAL_GetTick>
 80092f8:	4602      	mov	r2, r0
 80092fa:	693b      	ldr	r3, [r7, #16]
 80092fc:	1ad3      	subs	r3, r2, r3
 80092fe:	2b64      	cmp	r3, #100	@ 0x64
 8009300:	d901      	bls.n	8009306 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8009302:	2303      	movs	r3, #3
 8009304:	e200      	b.n	8009708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009306:	4b5d      	ldr	r3, [pc, #372]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800930e:	2b00      	cmp	r3, #0
 8009310:	d0f0      	beq.n	80092f4 <HAL_RCC_OscConfig+0xe4>
 8009312:	e014      	b.n	800933e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009314:	f7fb fe7e 	bl	8005014 <HAL_GetTick>
 8009318:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800931a:	e008      	b.n	800932e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800931c:	f7fb fe7a 	bl	8005014 <HAL_GetTick>
 8009320:	4602      	mov	r2, r0
 8009322:	693b      	ldr	r3, [r7, #16]
 8009324:	1ad3      	subs	r3, r2, r3
 8009326:	2b64      	cmp	r3, #100	@ 0x64
 8009328:	d901      	bls.n	800932e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800932a:	2303      	movs	r3, #3
 800932c:	e1ec      	b.n	8009708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800932e:	4b53      	ldr	r3, [pc, #332]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009336:	2b00      	cmp	r3, #0
 8009338:	d1f0      	bne.n	800931c <HAL_RCC_OscConfig+0x10c>
 800933a:	e000      	b.n	800933e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800933c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f003 0302 	and.w	r3, r3, #2
 8009346:	2b00      	cmp	r3, #0
 8009348:	d063      	beq.n	8009412 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800934a:	4b4c      	ldr	r3, [pc, #304]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 800934c:	685b      	ldr	r3, [r3, #4]
 800934e:	f003 030c 	and.w	r3, r3, #12
 8009352:	2b00      	cmp	r3, #0
 8009354:	d00b      	beq.n	800936e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8009356:	4b49      	ldr	r3, [pc, #292]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 8009358:	685b      	ldr	r3, [r3, #4]
 800935a:	f003 030c 	and.w	r3, r3, #12
 800935e:	2b08      	cmp	r3, #8
 8009360:	d11c      	bne.n	800939c <HAL_RCC_OscConfig+0x18c>
 8009362:	4b46      	ldr	r3, [pc, #280]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 8009364:	685b      	ldr	r3, [r3, #4]
 8009366:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800936a:	2b00      	cmp	r3, #0
 800936c:	d116      	bne.n	800939c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800936e:	4b43      	ldr	r3, [pc, #268]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f003 0302 	and.w	r3, r3, #2
 8009376:	2b00      	cmp	r3, #0
 8009378:	d005      	beq.n	8009386 <HAL_RCC_OscConfig+0x176>
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	691b      	ldr	r3, [r3, #16]
 800937e:	2b01      	cmp	r3, #1
 8009380:	d001      	beq.n	8009386 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8009382:	2301      	movs	r3, #1
 8009384:	e1c0      	b.n	8009708 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009386:	4b3d      	ldr	r3, [pc, #244]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	695b      	ldr	r3, [r3, #20]
 8009392:	00db      	lsls	r3, r3, #3
 8009394:	4939      	ldr	r1, [pc, #228]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 8009396:	4313      	orrs	r3, r2
 8009398:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800939a:	e03a      	b.n	8009412 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	691b      	ldr	r3, [r3, #16]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d020      	beq.n	80093e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80093a4:	4b36      	ldr	r3, [pc, #216]	@ (8009480 <HAL_RCC_OscConfig+0x270>)
 80093a6:	2201      	movs	r2, #1
 80093a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80093aa:	f7fb fe33 	bl	8005014 <HAL_GetTick>
 80093ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80093b0:	e008      	b.n	80093c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80093b2:	f7fb fe2f 	bl	8005014 <HAL_GetTick>
 80093b6:	4602      	mov	r2, r0
 80093b8:	693b      	ldr	r3, [r7, #16]
 80093ba:	1ad3      	subs	r3, r2, r3
 80093bc:	2b02      	cmp	r3, #2
 80093be:	d901      	bls.n	80093c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80093c0:	2303      	movs	r3, #3
 80093c2:	e1a1      	b.n	8009708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80093c4:	4b2d      	ldr	r3, [pc, #180]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f003 0302 	and.w	r3, r3, #2
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d0f0      	beq.n	80093b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80093d0:	4b2a      	ldr	r3, [pc, #168]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	695b      	ldr	r3, [r3, #20]
 80093dc:	00db      	lsls	r3, r3, #3
 80093de:	4927      	ldr	r1, [pc, #156]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 80093e0:	4313      	orrs	r3, r2
 80093e2:	600b      	str	r3, [r1, #0]
 80093e4:	e015      	b.n	8009412 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80093e6:	4b26      	ldr	r3, [pc, #152]	@ (8009480 <HAL_RCC_OscConfig+0x270>)
 80093e8:	2200      	movs	r2, #0
 80093ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80093ec:	f7fb fe12 	bl	8005014 <HAL_GetTick>
 80093f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80093f2:	e008      	b.n	8009406 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80093f4:	f7fb fe0e 	bl	8005014 <HAL_GetTick>
 80093f8:	4602      	mov	r2, r0
 80093fa:	693b      	ldr	r3, [r7, #16]
 80093fc:	1ad3      	subs	r3, r2, r3
 80093fe:	2b02      	cmp	r3, #2
 8009400:	d901      	bls.n	8009406 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8009402:	2303      	movs	r3, #3
 8009404:	e180      	b.n	8009708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009406:	4b1d      	ldr	r3, [pc, #116]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	f003 0302 	and.w	r3, r3, #2
 800940e:	2b00      	cmp	r3, #0
 8009410:	d1f0      	bne.n	80093f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f003 0308 	and.w	r3, r3, #8
 800941a:	2b00      	cmp	r3, #0
 800941c:	d03a      	beq.n	8009494 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	699b      	ldr	r3, [r3, #24]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d019      	beq.n	800945a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009426:	4b17      	ldr	r3, [pc, #92]	@ (8009484 <HAL_RCC_OscConfig+0x274>)
 8009428:	2201      	movs	r2, #1
 800942a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800942c:	f7fb fdf2 	bl	8005014 <HAL_GetTick>
 8009430:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009432:	e008      	b.n	8009446 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009434:	f7fb fdee 	bl	8005014 <HAL_GetTick>
 8009438:	4602      	mov	r2, r0
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	1ad3      	subs	r3, r2, r3
 800943e:	2b02      	cmp	r3, #2
 8009440:	d901      	bls.n	8009446 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8009442:	2303      	movs	r3, #3
 8009444:	e160      	b.n	8009708 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009446:	4b0d      	ldr	r3, [pc, #52]	@ (800947c <HAL_RCC_OscConfig+0x26c>)
 8009448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800944a:	f003 0302 	and.w	r3, r3, #2
 800944e:	2b00      	cmp	r3, #0
 8009450:	d0f0      	beq.n	8009434 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8009452:	2001      	movs	r0, #1
 8009454:	f000 fad0 	bl	80099f8 <RCC_Delay>
 8009458:	e01c      	b.n	8009494 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800945a:	4b0a      	ldr	r3, [pc, #40]	@ (8009484 <HAL_RCC_OscConfig+0x274>)
 800945c:	2200      	movs	r2, #0
 800945e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009460:	f7fb fdd8 	bl	8005014 <HAL_GetTick>
 8009464:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009466:	e00f      	b.n	8009488 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009468:	f7fb fdd4 	bl	8005014 <HAL_GetTick>
 800946c:	4602      	mov	r2, r0
 800946e:	693b      	ldr	r3, [r7, #16]
 8009470:	1ad3      	subs	r3, r2, r3
 8009472:	2b02      	cmp	r3, #2
 8009474:	d908      	bls.n	8009488 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8009476:	2303      	movs	r3, #3
 8009478:	e146      	b.n	8009708 <HAL_RCC_OscConfig+0x4f8>
 800947a:	bf00      	nop
 800947c:	40021000 	.word	0x40021000
 8009480:	42420000 	.word	0x42420000
 8009484:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009488:	4b92      	ldr	r3, [pc, #584]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 800948a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800948c:	f003 0302 	and.w	r3, r3, #2
 8009490:	2b00      	cmp	r3, #0
 8009492:	d1e9      	bne.n	8009468 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f003 0304 	and.w	r3, r3, #4
 800949c:	2b00      	cmp	r3, #0
 800949e:	f000 80a6 	beq.w	80095ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80094a2:	2300      	movs	r3, #0
 80094a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80094a6:	4b8b      	ldr	r3, [pc, #556]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 80094a8:	69db      	ldr	r3, [r3, #28]
 80094aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d10d      	bne.n	80094ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80094b2:	4b88      	ldr	r3, [pc, #544]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 80094b4:	69db      	ldr	r3, [r3, #28]
 80094b6:	4a87      	ldr	r2, [pc, #540]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 80094b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80094bc:	61d3      	str	r3, [r2, #28]
 80094be:	4b85      	ldr	r3, [pc, #532]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 80094c0:	69db      	ldr	r3, [r3, #28]
 80094c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80094c6:	60bb      	str	r3, [r7, #8]
 80094c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80094ca:	2301      	movs	r3, #1
 80094cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80094ce:	4b82      	ldr	r3, [pc, #520]	@ (80096d8 <HAL_RCC_OscConfig+0x4c8>)
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d118      	bne.n	800950c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80094da:	4b7f      	ldr	r3, [pc, #508]	@ (80096d8 <HAL_RCC_OscConfig+0x4c8>)
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	4a7e      	ldr	r2, [pc, #504]	@ (80096d8 <HAL_RCC_OscConfig+0x4c8>)
 80094e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80094e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80094e6:	f7fb fd95 	bl	8005014 <HAL_GetTick>
 80094ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80094ec:	e008      	b.n	8009500 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80094ee:	f7fb fd91 	bl	8005014 <HAL_GetTick>
 80094f2:	4602      	mov	r2, r0
 80094f4:	693b      	ldr	r3, [r7, #16]
 80094f6:	1ad3      	subs	r3, r2, r3
 80094f8:	2b64      	cmp	r3, #100	@ 0x64
 80094fa:	d901      	bls.n	8009500 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80094fc:	2303      	movs	r3, #3
 80094fe:	e103      	b.n	8009708 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009500:	4b75      	ldr	r3, [pc, #468]	@ (80096d8 <HAL_RCC_OscConfig+0x4c8>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009508:	2b00      	cmp	r3, #0
 800950a:	d0f0      	beq.n	80094ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	68db      	ldr	r3, [r3, #12]
 8009510:	2b01      	cmp	r3, #1
 8009512:	d106      	bne.n	8009522 <HAL_RCC_OscConfig+0x312>
 8009514:	4b6f      	ldr	r3, [pc, #444]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 8009516:	6a1b      	ldr	r3, [r3, #32]
 8009518:	4a6e      	ldr	r2, [pc, #440]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 800951a:	f043 0301 	orr.w	r3, r3, #1
 800951e:	6213      	str	r3, [r2, #32]
 8009520:	e02d      	b.n	800957e <HAL_RCC_OscConfig+0x36e>
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	68db      	ldr	r3, [r3, #12]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d10c      	bne.n	8009544 <HAL_RCC_OscConfig+0x334>
 800952a:	4b6a      	ldr	r3, [pc, #424]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 800952c:	6a1b      	ldr	r3, [r3, #32]
 800952e:	4a69      	ldr	r2, [pc, #420]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 8009530:	f023 0301 	bic.w	r3, r3, #1
 8009534:	6213      	str	r3, [r2, #32]
 8009536:	4b67      	ldr	r3, [pc, #412]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 8009538:	6a1b      	ldr	r3, [r3, #32]
 800953a:	4a66      	ldr	r2, [pc, #408]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 800953c:	f023 0304 	bic.w	r3, r3, #4
 8009540:	6213      	str	r3, [r2, #32]
 8009542:	e01c      	b.n	800957e <HAL_RCC_OscConfig+0x36e>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	68db      	ldr	r3, [r3, #12]
 8009548:	2b05      	cmp	r3, #5
 800954a:	d10c      	bne.n	8009566 <HAL_RCC_OscConfig+0x356>
 800954c:	4b61      	ldr	r3, [pc, #388]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 800954e:	6a1b      	ldr	r3, [r3, #32]
 8009550:	4a60      	ldr	r2, [pc, #384]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 8009552:	f043 0304 	orr.w	r3, r3, #4
 8009556:	6213      	str	r3, [r2, #32]
 8009558:	4b5e      	ldr	r3, [pc, #376]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 800955a:	6a1b      	ldr	r3, [r3, #32]
 800955c:	4a5d      	ldr	r2, [pc, #372]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 800955e:	f043 0301 	orr.w	r3, r3, #1
 8009562:	6213      	str	r3, [r2, #32]
 8009564:	e00b      	b.n	800957e <HAL_RCC_OscConfig+0x36e>
 8009566:	4b5b      	ldr	r3, [pc, #364]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 8009568:	6a1b      	ldr	r3, [r3, #32]
 800956a:	4a5a      	ldr	r2, [pc, #360]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 800956c:	f023 0301 	bic.w	r3, r3, #1
 8009570:	6213      	str	r3, [r2, #32]
 8009572:	4b58      	ldr	r3, [pc, #352]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 8009574:	6a1b      	ldr	r3, [r3, #32]
 8009576:	4a57      	ldr	r2, [pc, #348]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 8009578:	f023 0304 	bic.w	r3, r3, #4
 800957c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	68db      	ldr	r3, [r3, #12]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d015      	beq.n	80095b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009586:	f7fb fd45 	bl	8005014 <HAL_GetTick>
 800958a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800958c:	e00a      	b.n	80095a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800958e:	f7fb fd41 	bl	8005014 <HAL_GetTick>
 8009592:	4602      	mov	r2, r0
 8009594:	693b      	ldr	r3, [r7, #16]
 8009596:	1ad3      	subs	r3, r2, r3
 8009598:	f241 3288 	movw	r2, #5000	@ 0x1388
 800959c:	4293      	cmp	r3, r2
 800959e:	d901      	bls.n	80095a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80095a0:	2303      	movs	r3, #3
 80095a2:	e0b1      	b.n	8009708 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80095a4:	4b4b      	ldr	r3, [pc, #300]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 80095a6:	6a1b      	ldr	r3, [r3, #32]
 80095a8:	f003 0302 	and.w	r3, r3, #2
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d0ee      	beq.n	800958e <HAL_RCC_OscConfig+0x37e>
 80095b0:	e014      	b.n	80095dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80095b2:	f7fb fd2f 	bl	8005014 <HAL_GetTick>
 80095b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80095b8:	e00a      	b.n	80095d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80095ba:	f7fb fd2b 	bl	8005014 <HAL_GetTick>
 80095be:	4602      	mov	r2, r0
 80095c0:	693b      	ldr	r3, [r7, #16]
 80095c2:	1ad3      	subs	r3, r2, r3
 80095c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d901      	bls.n	80095d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80095cc:	2303      	movs	r3, #3
 80095ce:	e09b      	b.n	8009708 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80095d0:	4b40      	ldr	r3, [pc, #256]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 80095d2:	6a1b      	ldr	r3, [r3, #32]
 80095d4:	f003 0302 	and.w	r3, r3, #2
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d1ee      	bne.n	80095ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80095dc:	7dfb      	ldrb	r3, [r7, #23]
 80095de:	2b01      	cmp	r3, #1
 80095e0:	d105      	bne.n	80095ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80095e2:	4b3c      	ldr	r3, [pc, #240]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 80095e4:	69db      	ldr	r3, [r3, #28]
 80095e6:	4a3b      	ldr	r2, [pc, #236]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 80095e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80095ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	69db      	ldr	r3, [r3, #28]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	f000 8087 	beq.w	8009706 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80095f8:	4b36      	ldr	r3, [pc, #216]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	f003 030c 	and.w	r3, r3, #12
 8009600:	2b08      	cmp	r3, #8
 8009602:	d061      	beq.n	80096c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	69db      	ldr	r3, [r3, #28]
 8009608:	2b02      	cmp	r3, #2
 800960a:	d146      	bne.n	800969a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800960c:	4b33      	ldr	r3, [pc, #204]	@ (80096dc <HAL_RCC_OscConfig+0x4cc>)
 800960e:	2200      	movs	r2, #0
 8009610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009612:	f7fb fcff 	bl	8005014 <HAL_GetTick>
 8009616:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009618:	e008      	b.n	800962c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800961a:	f7fb fcfb 	bl	8005014 <HAL_GetTick>
 800961e:	4602      	mov	r2, r0
 8009620:	693b      	ldr	r3, [r7, #16]
 8009622:	1ad3      	subs	r3, r2, r3
 8009624:	2b02      	cmp	r3, #2
 8009626:	d901      	bls.n	800962c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8009628:	2303      	movs	r3, #3
 800962a:	e06d      	b.n	8009708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800962c:	4b29      	ldr	r3, [pc, #164]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009634:	2b00      	cmp	r3, #0
 8009636:	d1f0      	bne.n	800961a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6a1b      	ldr	r3, [r3, #32]
 800963c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009640:	d108      	bne.n	8009654 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8009642:	4b24      	ldr	r3, [pc, #144]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 8009644:	685b      	ldr	r3, [r3, #4]
 8009646:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	689b      	ldr	r3, [r3, #8]
 800964e:	4921      	ldr	r1, [pc, #132]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 8009650:	4313      	orrs	r3, r2
 8009652:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009654:	4b1f      	ldr	r3, [pc, #124]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 8009656:	685b      	ldr	r3, [r3, #4]
 8009658:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6a19      	ldr	r1, [r3, #32]
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009664:	430b      	orrs	r3, r1
 8009666:	491b      	ldr	r1, [pc, #108]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 8009668:	4313      	orrs	r3, r2
 800966a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800966c:	4b1b      	ldr	r3, [pc, #108]	@ (80096dc <HAL_RCC_OscConfig+0x4cc>)
 800966e:	2201      	movs	r2, #1
 8009670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009672:	f7fb fccf 	bl	8005014 <HAL_GetTick>
 8009676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009678:	e008      	b.n	800968c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800967a:	f7fb fccb 	bl	8005014 <HAL_GetTick>
 800967e:	4602      	mov	r2, r0
 8009680:	693b      	ldr	r3, [r7, #16]
 8009682:	1ad3      	subs	r3, r2, r3
 8009684:	2b02      	cmp	r3, #2
 8009686:	d901      	bls.n	800968c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8009688:	2303      	movs	r3, #3
 800968a:	e03d      	b.n	8009708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800968c:	4b11      	ldr	r3, [pc, #68]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009694:	2b00      	cmp	r3, #0
 8009696:	d0f0      	beq.n	800967a <HAL_RCC_OscConfig+0x46a>
 8009698:	e035      	b.n	8009706 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800969a:	4b10      	ldr	r3, [pc, #64]	@ (80096dc <HAL_RCC_OscConfig+0x4cc>)
 800969c:	2200      	movs	r2, #0
 800969e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80096a0:	f7fb fcb8 	bl	8005014 <HAL_GetTick>
 80096a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80096a6:	e008      	b.n	80096ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80096a8:	f7fb fcb4 	bl	8005014 <HAL_GetTick>
 80096ac:	4602      	mov	r2, r0
 80096ae:	693b      	ldr	r3, [r7, #16]
 80096b0:	1ad3      	subs	r3, r2, r3
 80096b2:	2b02      	cmp	r3, #2
 80096b4:	d901      	bls.n	80096ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80096b6:	2303      	movs	r3, #3
 80096b8:	e026      	b.n	8009708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80096ba:	4b06      	ldr	r3, [pc, #24]	@ (80096d4 <HAL_RCC_OscConfig+0x4c4>)
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d1f0      	bne.n	80096a8 <HAL_RCC_OscConfig+0x498>
 80096c6:	e01e      	b.n	8009706 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	69db      	ldr	r3, [r3, #28]
 80096cc:	2b01      	cmp	r3, #1
 80096ce:	d107      	bne.n	80096e0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80096d0:	2301      	movs	r3, #1
 80096d2:	e019      	b.n	8009708 <HAL_RCC_OscConfig+0x4f8>
 80096d4:	40021000 	.word	0x40021000
 80096d8:	40007000 	.word	0x40007000
 80096dc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80096e0:	4b0b      	ldr	r3, [pc, #44]	@ (8009710 <HAL_RCC_OscConfig+0x500>)
 80096e2:	685b      	ldr	r3, [r3, #4]
 80096e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	6a1b      	ldr	r3, [r3, #32]
 80096f0:	429a      	cmp	r2, r3
 80096f2:	d106      	bne.n	8009702 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80096fe:	429a      	cmp	r2, r3
 8009700:	d001      	beq.n	8009706 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8009702:	2301      	movs	r3, #1
 8009704:	e000      	b.n	8009708 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8009706:	2300      	movs	r3, #0
}
 8009708:	4618      	mov	r0, r3
 800970a:	3718      	adds	r7, #24
 800970c:	46bd      	mov	sp, r7
 800970e:	bd80      	pop	{r7, pc}
 8009710:	40021000 	.word	0x40021000

08009714 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b084      	sub	sp, #16
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
 800971c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d101      	bne.n	8009728 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009724:	2301      	movs	r3, #1
 8009726:	e0d0      	b.n	80098ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009728:	4b6a      	ldr	r3, [pc, #424]	@ (80098d4 <HAL_RCC_ClockConfig+0x1c0>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f003 0307 	and.w	r3, r3, #7
 8009730:	683a      	ldr	r2, [r7, #0]
 8009732:	429a      	cmp	r2, r3
 8009734:	d910      	bls.n	8009758 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009736:	4b67      	ldr	r3, [pc, #412]	@ (80098d4 <HAL_RCC_ClockConfig+0x1c0>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f023 0207 	bic.w	r2, r3, #7
 800973e:	4965      	ldr	r1, [pc, #404]	@ (80098d4 <HAL_RCC_ClockConfig+0x1c0>)
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	4313      	orrs	r3, r2
 8009744:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009746:	4b63      	ldr	r3, [pc, #396]	@ (80098d4 <HAL_RCC_ClockConfig+0x1c0>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f003 0307 	and.w	r3, r3, #7
 800974e:	683a      	ldr	r2, [r7, #0]
 8009750:	429a      	cmp	r2, r3
 8009752:	d001      	beq.n	8009758 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8009754:	2301      	movs	r3, #1
 8009756:	e0b8      	b.n	80098ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f003 0302 	and.w	r3, r3, #2
 8009760:	2b00      	cmp	r3, #0
 8009762:	d020      	beq.n	80097a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f003 0304 	and.w	r3, r3, #4
 800976c:	2b00      	cmp	r3, #0
 800976e:	d005      	beq.n	800977c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009770:	4b59      	ldr	r3, [pc, #356]	@ (80098d8 <HAL_RCC_ClockConfig+0x1c4>)
 8009772:	685b      	ldr	r3, [r3, #4]
 8009774:	4a58      	ldr	r2, [pc, #352]	@ (80098d8 <HAL_RCC_ClockConfig+0x1c4>)
 8009776:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800977a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	f003 0308 	and.w	r3, r3, #8
 8009784:	2b00      	cmp	r3, #0
 8009786:	d005      	beq.n	8009794 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009788:	4b53      	ldr	r3, [pc, #332]	@ (80098d8 <HAL_RCC_ClockConfig+0x1c4>)
 800978a:	685b      	ldr	r3, [r3, #4]
 800978c:	4a52      	ldr	r2, [pc, #328]	@ (80098d8 <HAL_RCC_ClockConfig+0x1c4>)
 800978e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8009792:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009794:	4b50      	ldr	r3, [pc, #320]	@ (80098d8 <HAL_RCC_ClockConfig+0x1c4>)
 8009796:	685b      	ldr	r3, [r3, #4]
 8009798:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	689b      	ldr	r3, [r3, #8]
 80097a0:	494d      	ldr	r1, [pc, #308]	@ (80098d8 <HAL_RCC_ClockConfig+0x1c4>)
 80097a2:	4313      	orrs	r3, r2
 80097a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	f003 0301 	and.w	r3, r3, #1
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d040      	beq.n	8009834 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	2b01      	cmp	r3, #1
 80097b8:	d107      	bne.n	80097ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80097ba:	4b47      	ldr	r3, [pc, #284]	@ (80098d8 <HAL_RCC_ClockConfig+0x1c4>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d115      	bne.n	80097f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80097c6:	2301      	movs	r3, #1
 80097c8:	e07f      	b.n	80098ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	685b      	ldr	r3, [r3, #4]
 80097ce:	2b02      	cmp	r3, #2
 80097d0:	d107      	bne.n	80097e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80097d2:	4b41      	ldr	r3, [pc, #260]	@ (80098d8 <HAL_RCC_ClockConfig+0x1c4>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d109      	bne.n	80097f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80097de:	2301      	movs	r3, #1
 80097e0:	e073      	b.n	80098ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80097e2:	4b3d      	ldr	r3, [pc, #244]	@ (80098d8 <HAL_RCC_ClockConfig+0x1c4>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	f003 0302 	and.w	r3, r3, #2
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d101      	bne.n	80097f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80097ee:	2301      	movs	r3, #1
 80097f0:	e06b      	b.n	80098ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80097f2:	4b39      	ldr	r3, [pc, #228]	@ (80098d8 <HAL_RCC_ClockConfig+0x1c4>)
 80097f4:	685b      	ldr	r3, [r3, #4]
 80097f6:	f023 0203 	bic.w	r2, r3, #3
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	4936      	ldr	r1, [pc, #216]	@ (80098d8 <HAL_RCC_ClockConfig+0x1c4>)
 8009800:	4313      	orrs	r3, r2
 8009802:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009804:	f7fb fc06 	bl	8005014 <HAL_GetTick>
 8009808:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800980a:	e00a      	b.n	8009822 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800980c:	f7fb fc02 	bl	8005014 <HAL_GetTick>
 8009810:	4602      	mov	r2, r0
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	1ad3      	subs	r3, r2, r3
 8009816:	f241 3288 	movw	r2, #5000	@ 0x1388
 800981a:	4293      	cmp	r3, r2
 800981c:	d901      	bls.n	8009822 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800981e:	2303      	movs	r3, #3
 8009820:	e053      	b.n	80098ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009822:	4b2d      	ldr	r3, [pc, #180]	@ (80098d8 <HAL_RCC_ClockConfig+0x1c4>)
 8009824:	685b      	ldr	r3, [r3, #4]
 8009826:	f003 020c 	and.w	r2, r3, #12
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	685b      	ldr	r3, [r3, #4]
 800982e:	009b      	lsls	r3, r3, #2
 8009830:	429a      	cmp	r2, r3
 8009832:	d1eb      	bne.n	800980c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009834:	4b27      	ldr	r3, [pc, #156]	@ (80098d4 <HAL_RCC_ClockConfig+0x1c0>)
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	f003 0307 	and.w	r3, r3, #7
 800983c:	683a      	ldr	r2, [r7, #0]
 800983e:	429a      	cmp	r2, r3
 8009840:	d210      	bcs.n	8009864 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009842:	4b24      	ldr	r3, [pc, #144]	@ (80098d4 <HAL_RCC_ClockConfig+0x1c0>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f023 0207 	bic.w	r2, r3, #7
 800984a:	4922      	ldr	r1, [pc, #136]	@ (80098d4 <HAL_RCC_ClockConfig+0x1c0>)
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	4313      	orrs	r3, r2
 8009850:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009852:	4b20      	ldr	r3, [pc, #128]	@ (80098d4 <HAL_RCC_ClockConfig+0x1c0>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f003 0307 	and.w	r3, r3, #7
 800985a:	683a      	ldr	r2, [r7, #0]
 800985c:	429a      	cmp	r2, r3
 800985e:	d001      	beq.n	8009864 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8009860:	2301      	movs	r3, #1
 8009862:	e032      	b.n	80098ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f003 0304 	and.w	r3, r3, #4
 800986c:	2b00      	cmp	r3, #0
 800986e:	d008      	beq.n	8009882 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009870:	4b19      	ldr	r3, [pc, #100]	@ (80098d8 <HAL_RCC_ClockConfig+0x1c4>)
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	68db      	ldr	r3, [r3, #12]
 800987c:	4916      	ldr	r1, [pc, #88]	@ (80098d8 <HAL_RCC_ClockConfig+0x1c4>)
 800987e:	4313      	orrs	r3, r2
 8009880:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	f003 0308 	and.w	r3, r3, #8
 800988a:	2b00      	cmp	r3, #0
 800988c:	d009      	beq.n	80098a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800988e:	4b12      	ldr	r3, [pc, #72]	@ (80098d8 <HAL_RCC_ClockConfig+0x1c4>)
 8009890:	685b      	ldr	r3, [r3, #4]
 8009892:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	691b      	ldr	r3, [r3, #16]
 800989a:	00db      	lsls	r3, r3, #3
 800989c:	490e      	ldr	r1, [pc, #56]	@ (80098d8 <HAL_RCC_ClockConfig+0x1c4>)
 800989e:	4313      	orrs	r3, r2
 80098a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80098a2:	f000 f821 	bl	80098e8 <HAL_RCC_GetSysClockFreq>
 80098a6:	4602      	mov	r2, r0
 80098a8:	4b0b      	ldr	r3, [pc, #44]	@ (80098d8 <HAL_RCC_ClockConfig+0x1c4>)
 80098aa:	685b      	ldr	r3, [r3, #4]
 80098ac:	091b      	lsrs	r3, r3, #4
 80098ae:	f003 030f 	and.w	r3, r3, #15
 80098b2:	490a      	ldr	r1, [pc, #40]	@ (80098dc <HAL_RCC_ClockConfig+0x1c8>)
 80098b4:	5ccb      	ldrb	r3, [r1, r3]
 80098b6:	fa22 f303 	lsr.w	r3, r2, r3
 80098ba:	4a09      	ldr	r2, [pc, #36]	@ (80098e0 <HAL_RCC_ClockConfig+0x1cc>)
 80098bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80098be:	4b09      	ldr	r3, [pc, #36]	@ (80098e4 <HAL_RCC_ClockConfig+0x1d0>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	4618      	mov	r0, r3
 80098c4:	f7fb fb64 	bl	8004f90 <HAL_InitTick>

  return HAL_OK;
 80098c8:	2300      	movs	r3, #0
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	3710      	adds	r7, #16
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bd80      	pop	{r7, pc}
 80098d2:	bf00      	nop
 80098d4:	40022000 	.word	0x40022000
 80098d8:	40021000 	.word	0x40021000
 80098dc:	0800dd60 	.word	0x0800dd60
 80098e0:	20000004 	.word	0x20000004
 80098e4:	20000008 	.word	0x20000008

080098e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80098e8:	b480      	push	{r7}
 80098ea:	b087      	sub	sp, #28
 80098ec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80098ee:	2300      	movs	r3, #0
 80098f0:	60fb      	str	r3, [r7, #12]
 80098f2:	2300      	movs	r3, #0
 80098f4:	60bb      	str	r3, [r7, #8]
 80098f6:	2300      	movs	r3, #0
 80098f8:	617b      	str	r3, [r7, #20]
 80098fa:	2300      	movs	r3, #0
 80098fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80098fe:	2300      	movs	r3, #0
 8009900:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8009902:	4b1e      	ldr	r3, [pc, #120]	@ (800997c <HAL_RCC_GetSysClockFreq+0x94>)
 8009904:	685b      	ldr	r3, [r3, #4]
 8009906:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	f003 030c 	and.w	r3, r3, #12
 800990e:	2b04      	cmp	r3, #4
 8009910:	d002      	beq.n	8009918 <HAL_RCC_GetSysClockFreq+0x30>
 8009912:	2b08      	cmp	r3, #8
 8009914:	d003      	beq.n	800991e <HAL_RCC_GetSysClockFreq+0x36>
 8009916:	e027      	b.n	8009968 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8009918:	4b19      	ldr	r3, [pc, #100]	@ (8009980 <HAL_RCC_GetSysClockFreq+0x98>)
 800991a:	613b      	str	r3, [r7, #16]
      break;
 800991c:	e027      	b.n	800996e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	0c9b      	lsrs	r3, r3, #18
 8009922:	f003 030f 	and.w	r3, r3, #15
 8009926:	4a17      	ldr	r2, [pc, #92]	@ (8009984 <HAL_RCC_GetSysClockFreq+0x9c>)
 8009928:	5cd3      	ldrb	r3, [r2, r3]
 800992a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009932:	2b00      	cmp	r3, #0
 8009934:	d010      	beq.n	8009958 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8009936:	4b11      	ldr	r3, [pc, #68]	@ (800997c <HAL_RCC_GetSysClockFreq+0x94>)
 8009938:	685b      	ldr	r3, [r3, #4]
 800993a:	0c5b      	lsrs	r3, r3, #17
 800993c:	f003 0301 	and.w	r3, r3, #1
 8009940:	4a11      	ldr	r2, [pc, #68]	@ (8009988 <HAL_RCC_GetSysClockFreq+0xa0>)
 8009942:	5cd3      	ldrb	r3, [r2, r3]
 8009944:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	4a0d      	ldr	r2, [pc, #52]	@ (8009980 <HAL_RCC_GetSysClockFreq+0x98>)
 800994a:	fb03 f202 	mul.w	r2, r3, r2
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	fbb2 f3f3 	udiv	r3, r2, r3
 8009954:	617b      	str	r3, [r7, #20]
 8009956:	e004      	b.n	8009962 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	4a0c      	ldr	r2, [pc, #48]	@ (800998c <HAL_RCC_GetSysClockFreq+0xa4>)
 800995c:	fb02 f303 	mul.w	r3, r2, r3
 8009960:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8009962:	697b      	ldr	r3, [r7, #20]
 8009964:	613b      	str	r3, [r7, #16]
      break;
 8009966:	e002      	b.n	800996e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8009968:	4b09      	ldr	r3, [pc, #36]	@ (8009990 <HAL_RCC_GetSysClockFreq+0xa8>)
 800996a:	613b      	str	r3, [r7, #16]
      break;
 800996c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800996e:	693b      	ldr	r3, [r7, #16]
}
 8009970:	4618      	mov	r0, r3
 8009972:	371c      	adds	r7, #28
 8009974:	46bd      	mov	sp, r7
 8009976:	bc80      	pop	{r7}
 8009978:	4770      	bx	lr
 800997a:	bf00      	nop
 800997c:	40021000 	.word	0x40021000
 8009980:	00b71b00 	.word	0x00b71b00
 8009984:	0800dd78 	.word	0x0800dd78
 8009988:	0800dd88 	.word	0x0800dd88
 800998c:	003d0900 	.word	0x003d0900
 8009990:	007a1200 	.word	0x007a1200

08009994 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009994:	b480      	push	{r7}
 8009996:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009998:	4b02      	ldr	r3, [pc, #8]	@ (80099a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800999a:	681b      	ldr	r3, [r3, #0]
}
 800999c:	4618      	mov	r0, r3
 800999e:	46bd      	mov	sp, r7
 80099a0:	bc80      	pop	{r7}
 80099a2:	4770      	bx	lr
 80099a4:	20000004 	.word	0x20000004

080099a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80099ac:	f7ff fff2 	bl	8009994 <HAL_RCC_GetHCLKFreq>
 80099b0:	4602      	mov	r2, r0
 80099b2:	4b05      	ldr	r3, [pc, #20]	@ (80099c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80099b4:	685b      	ldr	r3, [r3, #4]
 80099b6:	0a1b      	lsrs	r3, r3, #8
 80099b8:	f003 0307 	and.w	r3, r3, #7
 80099bc:	4903      	ldr	r1, [pc, #12]	@ (80099cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80099be:	5ccb      	ldrb	r3, [r1, r3]
 80099c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	bd80      	pop	{r7, pc}
 80099c8:	40021000 	.word	0x40021000
 80099cc:	0800dd70 	.word	0x0800dd70

080099d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80099d4:	f7ff ffde 	bl	8009994 <HAL_RCC_GetHCLKFreq>
 80099d8:	4602      	mov	r2, r0
 80099da:	4b05      	ldr	r3, [pc, #20]	@ (80099f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80099dc:	685b      	ldr	r3, [r3, #4]
 80099de:	0adb      	lsrs	r3, r3, #11
 80099e0:	f003 0307 	and.w	r3, r3, #7
 80099e4:	4903      	ldr	r1, [pc, #12]	@ (80099f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80099e6:	5ccb      	ldrb	r3, [r1, r3]
 80099e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	bd80      	pop	{r7, pc}
 80099f0:	40021000 	.word	0x40021000
 80099f4:	0800dd70 	.word	0x0800dd70

080099f8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80099f8:	b480      	push	{r7}
 80099fa:	b085      	sub	sp, #20
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8009a00:	4b0a      	ldr	r3, [pc, #40]	@ (8009a2c <RCC_Delay+0x34>)
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	4a0a      	ldr	r2, [pc, #40]	@ (8009a30 <RCC_Delay+0x38>)
 8009a06:	fba2 2303 	umull	r2, r3, r2, r3
 8009a0a:	0a5b      	lsrs	r3, r3, #9
 8009a0c:	687a      	ldr	r2, [r7, #4]
 8009a0e:	fb02 f303 	mul.w	r3, r2, r3
 8009a12:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8009a14:	bf00      	nop
  }
  while (Delay --);
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	1e5a      	subs	r2, r3, #1
 8009a1a:	60fa      	str	r2, [r7, #12]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d1f9      	bne.n	8009a14 <RCC_Delay+0x1c>
}
 8009a20:	bf00      	nop
 8009a22:	bf00      	nop
 8009a24:	3714      	adds	r7, #20
 8009a26:	46bd      	mov	sp, r7
 8009a28:	bc80      	pop	{r7}
 8009a2a:	4770      	bx	lr
 8009a2c:	20000004 	.word	0x20000004
 8009a30:	10624dd3 	.word	0x10624dd3

08009a34 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b086      	sub	sp, #24
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	613b      	str	r3, [r7, #16]
 8009a40:	2300      	movs	r3, #0
 8009a42:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	f003 0301 	and.w	r3, r3, #1
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d07d      	beq.n	8009b4c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8009a50:	2300      	movs	r3, #0
 8009a52:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009a54:	4b4f      	ldr	r3, [pc, #316]	@ (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a56:	69db      	ldr	r3, [r3, #28]
 8009a58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d10d      	bne.n	8009a7c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009a60:	4b4c      	ldr	r3, [pc, #304]	@ (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a62:	69db      	ldr	r3, [r3, #28]
 8009a64:	4a4b      	ldr	r2, [pc, #300]	@ (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009a6a:	61d3      	str	r3, [r2, #28]
 8009a6c:	4b49      	ldr	r3, [pc, #292]	@ (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a6e:	69db      	ldr	r3, [r3, #28]
 8009a70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009a74:	60bb      	str	r3, [r7, #8]
 8009a76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009a78:	2301      	movs	r3, #1
 8009a7a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009a7c:	4b46      	ldr	r3, [pc, #280]	@ (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d118      	bne.n	8009aba <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009a88:	4b43      	ldr	r3, [pc, #268]	@ (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	4a42      	ldr	r2, [pc, #264]	@ (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009a8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009a92:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009a94:	f7fb fabe 	bl	8005014 <HAL_GetTick>
 8009a98:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009a9a:	e008      	b.n	8009aae <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009a9c:	f7fb faba 	bl	8005014 <HAL_GetTick>
 8009aa0:	4602      	mov	r2, r0
 8009aa2:	693b      	ldr	r3, [r7, #16]
 8009aa4:	1ad3      	subs	r3, r2, r3
 8009aa6:	2b64      	cmp	r3, #100	@ 0x64
 8009aa8:	d901      	bls.n	8009aae <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8009aaa:	2303      	movs	r3, #3
 8009aac:	e06d      	b.n	8009b8a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009aae:	4b3a      	ldr	r3, [pc, #232]	@ (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d0f0      	beq.n	8009a9c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009aba:	4b36      	ldr	r3, [pc, #216]	@ (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009abc:	6a1b      	ldr	r3, [r3, #32]
 8009abe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ac2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d02e      	beq.n	8009b28 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ad2:	68fa      	ldr	r2, [r7, #12]
 8009ad4:	429a      	cmp	r2, r3
 8009ad6:	d027      	beq.n	8009b28 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009ad8:	4b2e      	ldr	r3, [pc, #184]	@ (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009ada:	6a1b      	ldr	r3, [r3, #32]
 8009adc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009ae0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009ae2:	4b2e      	ldr	r3, [pc, #184]	@ (8009b9c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009ae4:	2201      	movs	r2, #1
 8009ae6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009ae8:	4b2c      	ldr	r3, [pc, #176]	@ (8009b9c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009aea:	2200      	movs	r2, #0
 8009aec:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8009aee:	4a29      	ldr	r2, [pc, #164]	@ (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	f003 0301 	and.w	r3, r3, #1
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d014      	beq.n	8009b28 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009afe:	f7fb fa89 	bl	8005014 <HAL_GetTick>
 8009b02:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009b04:	e00a      	b.n	8009b1c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009b06:	f7fb fa85 	bl	8005014 <HAL_GetTick>
 8009b0a:	4602      	mov	r2, r0
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	1ad3      	subs	r3, r2, r3
 8009b10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009b14:	4293      	cmp	r3, r2
 8009b16:	d901      	bls.n	8009b1c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8009b18:	2303      	movs	r3, #3
 8009b1a:	e036      	b.n	8009b8a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009b1c:	4b1d      	ldr	r3, [pc, #116]	@ (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b1e:	6a1b      	ldr	r3, [r3, #32]
 8009b20:	f003 0302 	and.w	r3, r3, #2
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d0ee      	beq.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009b28:	4b1a      	ldr	r3, [pc, #104]	@ (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b2a:	6a1b      	ldr	r3, [r3, #32]
 8009b2c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	685b      	ldr	r3, [r3, #4]
 8009b34:	4917      	ldr	r1, [pc, #92]	@ (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b36:	4313      	orrs	r3, r2
 8009b38:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8009b3a:	7dfb      	ldrb	r3, [r7, #23]
 8009b3c:	2b01      	cmp	r3, #1
 8009b3e:	d105      	bne.n	8009b4c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009b40:	4b14      	ldr	r3, [pc, #80]	@ (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b42:	69db      	ldr	r3, [r3, #28]
 8009b44:	4a13      	ldr	r2, [pc, #76]	@ (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009b4a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f003 0302 	and.w	r3, r3, #2
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d008      	beq.n	8009b6a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009b58:	4b0e      	ldr	r3, [pc, #56]	@ (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b5a:	685b      	ldr	r3, [r3, #4]
 8009b5c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	689b      	ldr	r3, [r3, #8]
 8009b64:	490b      	ldr	r1, [pc, #44]	@ (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b66:	4313      	orrs	r3, r2
 8009b68:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f003 0310 	and.w	r3, r3, #16
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d008      	beq.n	8009b88 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009b76:	4b07      	ldr	r3, [pc, #28]	@ (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b78:	685b      	ldr	r3, [r3, #4]
 8009b7a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	68db      	ldr	r3, [r3, #12]
 8009b82:	4904      	ldr	r1, [pc, #16]	@ (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b84:	4313      	orrs	r3, r2
 8009b86:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8009b88:	2300      	movs	r3, #0
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3718      	adds	r7, #24
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}
 8009b92:	bf00      	nop
 8009b94:	40021000 	.word	0x40021000
 8009b98:	40007000 	.word	0x40007000
 8009b9c:	42420440 	.word	0x42420440

08009ba0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b088      	sub	sp, #32
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8009ba8:	2300      	movs	r3, #0
 8009baa:	617b      	str	r3, [r7, #20]
 8009bac:	2300      	movs	r3, #0
 8009bae:	61fb      	str	r3, [r7, #28]
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	60fb      	str	r3, [r7, #12]
 8009bb8:	2300      	movs	r3, #0
 8009bba:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2b10      	cmp	r3, #16
 8009bc0:	d00a      	beq.n	8009bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2b10      	cmp	r3, #16
 8009bc6:	f200 8089 	bhi.w	8009cdc <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2b01      	cmp	r3, #1
 8009bce:	d045      	beq.n	8009c5c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2b02      	cmp	r3, #2
 8009bd4:	d074      	beq.n	8009cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8009bd6:	e081      	b.n	8009cdc <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      temp_reg = RCC->CFGR;
 8009bd8:	4b45      	ldr	r3, [pc, #276]	@ (8009cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8009bda:	685b      	ldr	r3, [r3, #4]
 8009bdc:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8009bde:	4b44      	ldr	r3, [pc, #272]	@ (8009cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d07a      	beq.n	8009ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	0c9b      	lsrs	r3, r3, #18
 8009bee:	f003 030f 	and.w	r3, r3, #15
 8009bf2:	4a40      	ldr	r2, [pc, #256]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009bf4:	5cd3      	ldrb	r3, [r2, r3]
 8009bf6:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d015      	beq.n	8009c2e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8009c02:	4b3b      	ldr	r3, [pc, #236]	@ (8009cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8009c04:	685b      	ldr	r3, [r3, #4]
 8009c06:	0c5b      	lsrs	r3, r3, #17
 8009c08:	f003 0301 	and.w	r3, r3, #1
 8009c0c:	4a3a      	ldr	r2, [pc, #232]	@ (8009cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8009c0e:	5cd3      	ldrb	r3, [r2, r3]
 8009c10:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d00d      	beq.n	8009c38 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8009c1c:	4a37      	ldr	r2, [pc, #220]	@ (8009cfc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8009c1e:	697b      	ldr	r3, [r7, #20]
 8009c20:	fbb2 f2f3 	udiv	r2, r2, r3
 8009c24:	693b      	ldr	r3, [r7, #16]
 8009c26:	fb02 f303 	mul.w	r3, r2, r3
 8009c2a:	61fb      	str	r3, [r7, #28]
 8009c2c:	e004      	b.n	8009c38 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8009c2e:	693b      	ldr	r3, [r7, #16]
 8009c30:	4a33      	ldr	r2, [pc, #204]	@ (8009d00 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8009c32:	fb02 f303 	mul.w	r3, r2, r3
 8009c36:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8009c38:	4b2d      	ldr	r3, [pc, #180]	@ (8009cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8009c3a:	685b      	ldr	r3, [r3, #4]
 8009c3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009c40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009c44:	d102      	bne.n	8009c4c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8009c46:	69fb      	ldr	r3, [r7, #28]
 8009c48:	61bb      	str	r3, [r7, #24]
      break;
 8009c4a:	e049      	b.n	8009ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
          frequency = (pllclk * 2) / 3;
 8009c4c:	69fb      	ldr	r3, [r7, #28]
 8009c4e:	005b      	lsls	r3, r3, #1
 8009c50:	4a2c      	ldr	r2, [pc, #176]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8009c52:	fba2 2303 	umull	r2, r3, r2, r3
 8009c56:	085b      	lsrs	r3, r3, #1
 8009c58:	61bb      	str	r3, [r7, #24]
      break;
 8009c5a:	e041      	b.n	8009ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      temp_reg = RCC->BDCR;
 8009c5c:	4b24      	ldr	r3, [pc, #144]	@ (8009cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8009c5e:	6a1b      	ldr	r3, [r3, #32]
 8009c60:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009c68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c6c:	d108      	bne.n	8009c80 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	f003 0302 	and.w	r3, r3, #2
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d003      	beq.n	8009c80 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8009c78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c7c:	61bb      	str	r3, [r7, #24]
 8009c7e:	e01e      	b.n	8009cbe <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009c86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c8a:	d109      	bne.n	8009ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8009c8c:	4b18      	ldr	r3, [pc, #96]	@ (8009cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8009c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c90:	f003 0302 	and.w	r3, r3, #2
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d003      	beq.n	8009ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8009c98:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8009c9c:	61bb      	str	r3, [r7, #24]
 8009c9e:	e00e      	b.n	8009cbe <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ca6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009caa:	d11b      	bne.n	8009ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 8009cac:	4b10      	ldr	r3, [pc, #64]	@ (8009cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d015      	beq.n	8009ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
        frequency = HSE_VALUE / 128U;
 8009cb8:	4b13      	ldr	r3, [pc, #76]	@ (8009d08 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8009cba:	61bb      	str	r3, [r7, #24]
      break;
 8009cbc:	e012      	b.n	8009ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 8009cbe:	e011      	b.n	8009ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8009cc0:	f7ff fe86 	bl	80099d0 <HAL_RCC_GetPCLK2Freq>
 8009cc4:	4602      	mov	r2, r0
 8009cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8009cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8009cc8:	685b      	ldr	r3, [r3, #4]
 8009cca:	0b9b      	lsrs	r3, r3, #14
 8009ccc:	f003 0303 	and.w	r3, r3, #3
 8009cd0:	3301      	adds	r3, #1
 8009cd2:	005b      	lsls	r3, r3, #1
 8009cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cd8:	61bb      	str	r3, [r7, #24]
      break;
 8009cda:	e004      	b.n	8009ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      break;
 8009cdc:	bf00      	nop
 8009cde:	e002      	b.n	8009ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      break;
 8009ce0:	bf00      	nop
 8009ce2:	e000      	b.n	8009ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      break;
 8009ce4:	bf00      	nop
    }
  }
  return (frequency);
 8009ce6:	69bb      	ldr	r3, [r7, #24]
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3720      	adds	r7, #32
 8009cec:	46bd      	mov	sp, r7
 8009cee:	bd80      	pop	{r7, pc}
 8009cf0:	40021000 	.word	0x40021000
 8009cf4:	0800dd8c 	.word	0x0800dd8c
 8009cf8:	0800dd9c 	.word	0x0800dd9c
 8009cfc:	00b71b00 	.word	0x00b71b00
 8009d00:	003d0900 	.word	0x003d0900
 8009d04:	aaaaaaab 	.word	0xaaaaaaab
 8009d08:	00016e36 	.word	0x00016e36

08009d0c <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b084      	sub	sp, #16
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8009d14:	2300      	movs	r3, #0
 8009d16:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d101      	bne.n	8009d22 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8009d1e:	2301      	movs	r3, #1
 8009d20:	e07a      	b.n	8009e18 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	7c5b      	ldrb	r3, [r3, #17]
 8009d26:	b2db      	uxtb	r3, r3
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d105      	bne.n	8009d38 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2200      	movs	r2, #0
 8009d30:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f7fa fe7c 	bl	8004a30 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2202      	movs	r2, #2
 8009d3c:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f000 fc2c 	bl	800a59c <HAL_RTC_WaitForSynchro>
 8009d44:	4603      	mov	r3, r0
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d004      	beq.n	8009d54 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2204      	movs	r2, #4
 8009d4e:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8009d50:	2301      	movs	r3, #1
 8009d52:	e061      	b.n	8009e18 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8009d54:	6878      	ldr	r0, [r7, #4]
 8009d56:	f000 fce5 	bl	800a724 <RTC_EnterInitMode>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d004      	beq.n	8009d6a <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2204      	movs	r2, #4
 8009d64:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8009d66:	2301      	movs	r3, #1
 8009d68:	e056      	b.n	8009e18 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	685a      	ldr	r2, [r3, #4]
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	f022 0207 	bic.w	r2, r2, #7
 8009d78:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	689b      	ldr	r3, [r3, #8]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d005      	beq.n	8009d8e <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8009d82:	4b27      	ldr	r3, [pc, #156]	@ (8009e20 <HAL_RTC_Init+0x114>)
 8009d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d86:	4a26      	ldr	r2, [pc, #152]	@ (8009e20 <HAL_RTC_Init+0x114>)
 8009d88:	f023 0301 	bic.w	r3, r3, #1
 8009d8c:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8009d8e:	4b24      	ldr	r3, [pc, #144]	@ (8009e20 <HAL_RTC_Init+0x114>)
 8009d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d92:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	689b      	ldr	r3, [r3, #8]
 8009d9a:	4921      	ldr	r1, [pc, #132]	@ (8009e20 <HAL_RTC_Init+0x114>)
 8009d9c:	4313      	orrs	r3, r2
 8009d9e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	685b      	ldr	r3, [r3, #4]
 8009da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009da8:	d003      	beq.n	8009db2 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	685b      	ldr	r3, [r3, #4]
 8009dae:	60fb      	str	r3, [r7, #12]
 8009db0:	e00e      	b.n	8009dd0 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8009db2:	2001      	movs	r0, #1
 8009db4:	f7ff fef4 	bl	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq>
 8009db8:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d104      	bne.n	8009dca <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2204      	movs	r2, #4
 8009dc4:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	e026      	b.n	8009e18 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	3b01      	subs	r3, #1
 8009dce:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	0c1a      	lsrs	r2, r3, #16
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f002 020f 	and.w	r2, r2, #15
 8009ddc:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	68fa      	ldr	r2, [r7, #12]
 8009de4:	b292      	uxth	r2, r2
 8009de6:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	f000 fcc3 	bl	800a774 <RTC_ExitInitMode>
 8009dee:	4603      	mov	r3, r0
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d004      	beq.n	8009dfe <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2204      	movs	r2, #4
 8009df8:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	e00c      	b.n	8009e18 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2200      	movs	r2, #0
 8009e02:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2201      	movs	r2, #1
 8009e08:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2201      	movs	r2, #1
 8009e14:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8009e16:	2300      	movs	r3, #0
  }
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	3710      	adds	r7, #16
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	bd80      	pop	{r7, pc}
 8009e20:	40006c00 	.word	0x40006c00

08009e24 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009e24:	b590      	push	{r4, r7, lr}
 8009e26:	b087      	sub	sp, #28
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	60f8      	str	r0, [r7, #12]
 8009e2c:	60b9      	str	r1, [r7, #8]
 8009e2e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8009e30:	2300      	movs	r3, #0
 8009e32:	617b      	str	r3, [r7, #20]
 8009e34:	2300      	movs	r3, #0
 8009e36:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d002      	beq.n	8009e44 <HAL_RTC_SetTime+0x20>
 8009e3e:	68bb      	ldr	r3, [r7, #8]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d101      	bne.n	8009e48 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8009e44:	2301      	movs	r3, #1
 8009e46:	e080      	b.n	8009f4a <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	7c1b      	ldrb	r3, [r3, #16]
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	d101      	bne.n	8009e54 <HAL_RTC_SetTime+0x30>
 8009e50:	2302      	movs	r3, #2
 8009e52:	e07a      	b.n	8009f4a <HAL_RTC_SetTime+0x126>
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	2201      	movs	r2, #1
 8009e58:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	2202      	movs	r2, #2
 8009e5e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d113      	bne.n	8009e8e <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8009e66:	68bb      	ldr	r3, [r7, #8]
 8009e68:	781b      	ldrb	r3, [r3, #0]
 8009e6a:	461a      	mov	r2, r3
 8009e6c:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8009e70:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8009e74:	68bb      	ldr	r3, [r7, #8]
 8009e76:	785b      	ldrb	r3, [r3, #1]
 8009e78:	4619      	mov	r1, r3
 8009e7a:	460b      	mov	r3, r1
 8009e7c:	011b      	lsls	r3, r3, #4
 8009e7e:	1a5b      	subs	r3, r3, r1
 8009e80:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8009e82:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8009e84:	68ba      	ldr	r2, [r7, #8]
 8009e86:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8009e88:	4413      	add	r3, r2
 8009e8a:	617b      	str	r3, [r7, #20]
 8009e8c:	e01e      	b.n	8009ecc <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	781b      	ldrb	r3, [r3, #0]
 8009e92:	4618      	mov	r0, r3
 8009e94:	f000 fcb3 	bl	800a7fe <RTC_Bcd2ToByte>
 8009e98:	4603      	mov	r3, r0
 8009e9a:	461a      	mov	r2, r3
 8009e9c:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8009ea0:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8009ea4:	68bb      	ldr	r3, [r7, #8]
 8009ea6:	785b      	ldrb	r3, [r3, #1]
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	f000 fca8 	bl	800a7fe <RTC_Bcd2ToByte>
 8009eae:	4603      	mov	r3, r0
 8009eb0:	461a      	mov	r2, r3
 8009eb2:	4613      	mov	r3, r2
 8009eb4:	011b      	lsls	r3, r3, #4
 8009eb6:	1a9b      	subs	r3, r3, r2
 8009eb8:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8009eba:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	789b      	ldrb	r3, [r3, #2]
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	f000 fc9c 	bl	800a7fe <RTC_Bcd2ToByte>
 8009ec6:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8009ec8:	4423      	add	r3, r4
 8009eca:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8009ecc:	6979      	ldr	r1, [r7, #20]
 8009ece:	68f8      	ldr	r0, [r7, #12]
 8009ed0:	f000 fbc1 	bl	800a656 <RTC_WriteTimeCounter>
 8009ed4:	4603      	mov	r3, r0
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d007      	beq.n	8009eea <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	2204      	movs	r2, #4
 8009ede:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8009ee6:	2301      	movs	r3, #1
 8009ee8:	e02f      	b.n	8009f4a <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	685a      	ldr	r2, [r3, #4]
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	f022 0205 	bic.w	r2, r2, #5
 8009ef8:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8009efa:	68f8      	ldr	r0, [r7, #12]
 8009efc:	f000 fbd2 	bl	800a6a4 <RTC_ReadAlarmCounter>
 8009f00:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8009f02:	693b      	ldr	r3, [r7, #16]
 8009f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f08:	d018      	beq.n	8009f3c <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8009f0a:	693a      	ldr	r2, [r7, #16]
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	429a      	cmp	r2, r3
 8009f10:	d214      	bcs.n	8009f3c <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8009f12:	693b      	ldr	r3, [r7, #16]
 8009f14:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8009f18:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8009f1c:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8009f1e:	6939      	ldr	r1, [r7, #16]
 8009f20:	68f8      	ldr	r0, [r7, #12]
 8009f22:	f000 fbd8 	bl	800a6d6 <RTC_WriteAlarmCounter>
 8009f26:	4603      	mov	r3, r0
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d007      	beq.n	8009f3c <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	2204      	movs	r2, #4
 8009f30:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	2200      	movs	r2, #0
 8009f36:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8009f38:	2301      	movs	r3, #1
 8009f3a:	e006      	b.n	8009f4a <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	2201      	movs	r2, #1
 8009f40:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	2200      	movs	r2, #0
 8009f46:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8009f48:	2300      	movs	r3, #0
  }
}
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	371c      	adds	r7, #28
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	bd90      	pop	{r4, r7, pc}
	...

08009f54 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b088      	sub	sp, #32
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	60f8      	str	r0, [r7, #12]
 8009f5c:	60b9      	str	r1, [r7, #8]
 8009f5e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8009f60:	2300      	movs	r3, #0
 8009f62:	61bb      	str	r3, [r7, #24]
 8009f64:	2300      	movs	r3, #0
 8009f66:	61fb      	str	r3, [r7, #28]
 8009f68:	2300      	movs	r3, #0
 8009f6a:	617b      	str	r3, [r7, #20]
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d002      	beq.n	8009f7c <HAL_RTC_GetTime+0x28>
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d101      	bne.n	8009f80 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	e0b5      	b.n	800a0ec <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	685b      	ldr	r3, [r3, #4]
 8009f86:	f003 0304 	and.w	r3, r3, #4
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d001      	beq.n	8009f92 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8009f8e:	2301      	movs	r3, #1
 8009f90:	e0ac      	b.n	800a0ec <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8009f92:	68f8      	ldr	r0, [r7, #12]
 8009f94:	f000 fb2f 	bl	800a5f6 <RTC_ReadTimeCounter>
 8009f98:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8009f9a:	69bb      	ldr	r3, [r7, #24]
 8009f9c:	4a55      	ldr	r2, [pc, #340]	@ (800a0f4 <HAL_RTC_GetTime+0x1a0>)
 8009f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8009fa2:	0adb      	lsrs	r3, r3, #11
 8009fa4:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8009fa6:	69ba      	ldr	r2, [r7, #24]
 8009fa8:	4b52      	ldr	r3, [pc, #328]	@ (800a0f4 <HAL_RTC_GetTime+0x1a0>)
 8009faa:	fba3 1302 	umull	r1, r3, r3, r2
 8009fae:	0adb      	lsrs	r3, r3, #11
 8009fb0:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8009fb4:	fb01 f303 	mul.w	r3, r1, r3
 8009fb8:	1ad3      	subs	r3, r2, r3
 8009fba:	4a4f      	ldr	r2, [pc, #316]	@ (800a0f8 <HAL_RTC_GetTime+0x1a4>)
 8009fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8009fc0:	095b      	lsrs	r3, r3, #5
 8009fc2:	b2da      	uxtb	r2, r3
 8009fc4:	68bb      	ldr	r3, [r7, #8]
 8009fc6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8009fc8:	69bb      	ldr	r3, [r7, #24]
 8009fca:	4a4a      	ldr	r2, [pc, #296]	@ (800a0f4 <HAL_RTC_GetTime+0x1a0>)
 8009fcc:	fba2 1203 	umull	r1, r2, r2, r3
 8009fd0:	0ad2      	lsrs	r2, r2, #11
 8009fd2:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8009fd6:	fb01 f202 	mul.w	r2, r1, r2
 8009fda:	1a9a      	subs	r2, r3, r2
 8009fdc:	4b46      	ldr	r3, [pc, #280]	@ (800a0f8 <HAL_RTC_GetTime+0x1a4>)
 8009fde:	fba3 1302 	umull	r1, r3, r3, r2
 8009fe2:	0959      	lsrs	r1, r3, #5
 8009fe4:	460b      	mov	r3, r1
 8009fe6:	011b      	lsls	r3, r3, #4
 8009fe8:	1a5b      	subs	r3, r3, r1
 8009fea:	009b      	lsls	r3, r3, #2
 8009fec:	1ad1      	subs	r1, r2, r3
 8009fee:	b2ca      	uxtb	r2, r1
 8009ff0:	68bb      	ldr	r3, [r7, #8]
 8009ff2:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8009ff4:	693b      	ldr	r3, [r7, #16]
 8009ff6:	2b17      	cmp	r3, #23
 8009ff8:	d955      	bls.n	800a0a6 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8009ffa:	693b      	ldr	r3, [r7, #16]
 8009ffc:	4a3f      	ldr	r2, [pc, #252]	@ (800a0fc <HAL_RTC_GetTime+0x1a8>)
 8009ffe:	fba2 2303 	umull	r2, r3, r2, r3
 800a002:	091b      	lsrs	r3, r3, #4
 800a004:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 800a006:	6939      	ldr	r1, [r7, #16]
 800a008:	4b3c      	ldr	r3, [pc, #240]	@ (800a0fc <HAL_RTC_GetTime+0x1a8>)
 800a00a:	fba3 2301 	umull	r2, r3, r3, r1
 800a00e:	091a      	lsrs	r2, r3, #4
 800a010:	4613      	mov	r3, r2
 800a012:	005b      	lsls	r3, r3, #1
 800a014:	4413      	add	r3, r2
 800a016:	00db      	lsls	r3, r3, #3
 800a018:	1aca      	subs	r2, r1, r3
 800a01a:	b2d2      	uxtb	r2, r2
 800a01c:	68bb      	ldr	r3, [r7, #8]
 800a01e:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a020:	68f8      	ldr	r0, [r7, #12]
 800a022:	f000 fb3f 	bl	800a6a4 <RTC_ReadAlarmCounter>
 800a026:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 800a028:	69fb      	ldr	r3, [r7, #28]
 800a02a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a02e:	d008      	beq.n	800a042 <HAL_RTC_GetTime+0xee>
 800a030:	69fa      	ldr	r2, [r7, #28]
 800a032:	69bb      	ldr	r3, [r7, #24]
 800a034:	429a      	cmp	r2, r3
 800a036:	d904      	bls.n	800a042 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 800a038:	69fa      	ldr	r2, [r7, #28]
 800a03a:	69bb      	ldr	r3, [r7, #24]
 800a03c:	1ad3      	subs	r3, r2, r3
 800a03e:	61fb      	str	r3, [r7, #28]
 800a040:	e002      	b.n	800a048 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 800a042:	f04f 33ff 	mov.w	r3, #4294967295
 800a046:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 800a048:	697b      	ldr	r3, [r7, #20]
 800a04a:	4a2d      	ldr	r2, [pc, #180]	@ (800a100 <HAL_RTC_GetTime+0x1ac>)
 800a04c:	fb02 f303 	mul.w	r3, r2, r3
 800a050:	69ba      	ldr	r2, [r7, #24]
 800a052:	1ad3      	subs	r3, r2, r3
 800a054:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800a056:	69b9      	ldr	r1, [r7, #24]
 800a058:	68f8      	ldr	r0, [r7, #12]
 800a05a:	f000 fafc 	bl	800a656 <RTC_WriteTimeCounter>
 800a05e:	4603      	mov	r3, r0
 800a060:	2b00      	cmp	r3, #0
 800a062:	d001      	beq.n	800a068 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 800a064:	2301      	movs	r3, #1
 800a066:	e041      	b.n	800a0ec <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800a068:	69fb      	ldr	r3, [r7, #28]
 800a06a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a06e:	d00c      	beq.n	800a08a <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 800a070:	69fa      	ldr	r2, [r7, #28]
 800a072:	69bb      	ldr	r3, [r7, #24]
 800a074:	4413      	add	r3, r2
 800a076:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800a078:	69f9      	ldr	r1, [r7, #28]
 800a07a:	68f8      	ldr	r0, [r7, #12]
 800a07c:	f000 fb2b 	bl	800a6d6 <RTC_WriteAlarmCounter>
 800a080:	4603      	mov	r3, r0
 800a082:	2b00      	cmp	r3, #0
 800a084:	d00a      	beq.n	800a09c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800a086:	2301      	movs	r3, #1
 800a088:	e030      	b.n	800a0ec <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800a08a:	69f9      	ldr	r1, [r7, #28]
 800a08c:	68f8      	ldr	r0, [r7, #12]
 800a08e:	f000 fb22 	bl	800a6d6 <RTC_WriteAlarmCounter>
 800a092:	4603      	mov	r3, r0
 800a094:	2b00      	cmp	r3, #0
 800a096:	d001      	beq.n	800a09c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800a098:	2301      	movs	r3, #1
 800a09a:	e027      	b.n	800a0ec <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 800a09c:	6979      	ldr	r1, [r7, #20]
 800a09e:	68f8      	ldr	r0, [r7, #12]
 800a0a0:	f000 fbca 	bl	800a838 <RTC_DateUpdate>
 800a0a4:	e003      	b.n	800a0ae <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 800a0a6:	693b      	ldr	r3, [r7, #16]
 800a0a8:	b2da      	uxtb	r2, r3
 800a0aa:	68bb      	ldr	r3, [r7, #8]
 800a0ac:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d01a      	beq.n	800a0ea <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	781b      	ldrb	r3, [r3, #0]
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f000 fb83 	bl	800a7c4 <RTC_ByteToBcd2>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	461a      	mov	r2, r3
 800a0c2:	68bb      	ldr	r3, [r7, #8]
 800a0c4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	785b      	ldrb	r3, [r3, #1]
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f000 fb7a 	bl	800a7c4 <RTC_ByteToBcd2>
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	461a      	mov	r2, r3
 800a0d4:	68bb      	ldr	r3, [r7, #8]
 800a0d6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 800a0d8:	68bb      	ldr	r3, [r7, #8]
 800a0da:	789b      	ldrb	r3, [r3, #2]
 800a0dc:	4618      	mov	r0, r3
 800a0de:	f000 fb71 	bl	800a7c4 <RTC_ByteToBcd2>
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	461a      	mov	r2, r3
 800a0e6:	68bb      	ldr	r3, [r7, #8]
 800a0e8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800a0ea:	2300      	movs	r3, #0
}
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	3720      	adds	r7, #32
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	bd80      	pop	{r7, pc}
 800a0f4:	91a2b3c5 	.word	0x91a2b3c5
 800a0f8:	88888889 	.word	0x88888889
 800a0fc:	aaaaaaab 	.word	0xaaaaaaab
 800a100:	00015180 	.word	0x00015180

0800a104 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a104:	b580      	push	{r7, lr}
 800a106:	b088      	sub	sp, #32
 800a108:	af00      	add	r7, sp, #0
 800a10a:	60f8      	str	r0, [r7, #12]
 800a10c:	60b9      	str	r1, [r7, #8]
 800a10e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 800a110:	2300      	movs	r3, #0
 800a112:	61fb      	str	r3, [r7, #28]
 800a114:	2300      	movs	r3, #0
 800a116:	61bb      	str	r3, [r7, #24]
 800a118:	2300      	movs	r3, #0
 800a11a:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d002      	beq.n	800a128 <HAL_RTC_SetDate+0x24>
 800a122:	68bb      	ldr	r3, [r7, #8]
 800a124:	2b00      	cmp	r3, #0
 800a126:	d101      	bne.n	800a12c <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 800a128:	2301      	movs	r3, #1
 800a12a:	e097      	b.n	800a25c <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	7c1b      	ldrb	r3, [r3, #16]
 800a130:	2b01      	cmp	r3, #1
 800a132:	d101      	bne.n	800a138 <HAL_RTC_SetDate+0x34>
 800a134:	2302      	movs	r3, #2
 800a136:	e091      	b.n	800a25c <HAL_RTC_SetDate+0x158>
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	2201      	movs	r2, #1
 800a13c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	2202      	movs	r2, #2
 800a142:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d10c      	bne.n	800a164 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	78da      	ldrb	r2, [r3, #3]
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800a152:	68bb      	ldr	r3, [r7, #8]
 800a154:	785a      	ldrb	r2, [r3, #1]
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 800a15a:	68bb      	ldr	r3, [r7, #8]
 800a15c:	789a      	ldrb	r2, [r3, #2]
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	739a      	strb	r2, [r3, #14]
 800a162:	e01a      	b.n	800a19a <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 800a164:	68bb      	ldr	r3, [r7, #8]
 800a166:	78db      	ldrb	r3, [r3, #3]
 800a168:	4618      	mov	r0, r3
 800a16a:	f000 fb48 	bl	800a7fe <RTC_Bcd2ToByte>
 800a16e:	4603      	mov	r3, r0
 800a170:	461a      	mov	r2, r3
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 800a176:	68bb      	ldr	r3, [r7, #8]
 800a178:	785b      	ldrb	r3, [r3, #1]
 800a17a:	4618      	mov	r0, r3
 800a17c:	f000 fb3f 	bl	800a7fe <RTC_Bcd2ToByte>
 800a180:	4603      	mov	r3, r0
 800a182:	461a      	mov	r2, r3
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	789b      	ldrb	r3, [r3, #2]
 800a18c:	4618      	mov	r0, r3
 800a18e:	f000 fb36 	bl	800a7fe <RTC_Bcd2ToByte>
 800a192:	4603      	mov	r3, r0
 800a194:	461a      	mov	r2, r3
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	7bdb      	ldrb	r3, [r3, #15]
 800a19e:	4618      	mov	r0, r3
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	7b59      	ldrb	r1, [r3, #13]
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	7b9b      	ldrb	r3, [r3, #14]
 800a1a8:	461a      	mov	r2, r3
 800a1aa:	f000 fc21 	bl	800a9f0 <RTC_WeekDayNum>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	461a      	mov	r2, r3
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	7b1a      	ldrb	r2, [r3, #12]
 800a1ba:	68bb      	ldr	r3, [r7, #8]
 800a1bc:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800a1be:	68f8      	ldr	r0, [r7, #12]
 800a1c0:	f000 fa19 	bl	800a5f6 <RTC_ReadTimeCounter>
 800a1c4:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800a1c6:	69fb      	ldr	r3, [r7, #28]
 800a1c8:	4a26      	ldr	r2, [pc, #152]	@ (800a264 <HAL_RTC_SetDate+0x160>)
 800a1ca:	fba2 2303 	umull	r2, r3, r2, r3
 800a1ce:	0adb      	lsrs	r3, r3, #11
 800a1d0:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800a1d2:	697b      	ldr	r3, [r7, #20]
 800a1d4:	2b18      	cmp	r3, #24
 800a1d6:	d93a      	bls.n	800a24e <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 800a1d8:	697b      	ldr	r3, [r7, #20]
 800a1da:	4a23      	ldr	r2, [pc, #140]	@ (800a268 <HAL_RTC_SetDate+0x164>)
 800a1dc:	fba2 2303 	umull	r2, r3, r2, r3
 800a1e0:	091b      	lsrs	r3, r3, #4
 800a1e2:	4a22      	ldr	r2, [pc, #136]	@ (800a26c <HAL_RTC_SetDate+0x168>)
 800a1e4:	fb02 f303 	mul.w	r3, r2, r3
 800a1e8:	69fa      	ldr	r2, [r7, #28]
 800a1ea:	1ad3      	subs	r3, r2, r3
 800a1ec:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800a1ee:	69f9      	ldr	r1, [r7, #28]
 800a1f0:	68f8      	ldr	r0, [r7, #12]
 800a1f2:	f000 fa30 	bl	800a656 <RTC_WriteTimeCounter>
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d007      	beq.n	800a20c <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	2204      	movs	r2, #4
 800a200:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	2200      	movs	r2, #0
 800a206:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 800a208:	2301      	movs	r3, #1
 800a20a:	e027      	b.n	800a25c <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a20c:	68f8      	ldr	r0, [r7, #12]
 800a20e:	f000 fa49 	bl	800a6a4 <RTC_ReadAlarmCounter>
 800a212:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800a214:	69bb      	ldr	r3, [r7, #24]
 800a216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a21a:	d018      	beq.n	800a24e <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 800a21c:	69ba      	ldr	r2, [r7, #24]
 800a21e:	69fb      	ldr	r3, [r7, #28]
 800a220:	429a      	cmp	r2, r3
 800a222:	d214      	bcs.n	800a24e <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800a224:	69bb      	ldr	r3, [r7, #24]
 800a226:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 800a22a:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800a22e:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800a230:	69b9      	ldr	r1, [r7, #24]
 800a232:	68f8      	ldr	r0, [r7, #12]
 800a234:	f000 fa4f 	bl	800a6d6 <RTC_WriteAlarmCounter>
 800a238:	4603      	mov	r3, r0
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d007      	beq.n	800a24e <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	2204      	movs	r2, #4
 800a242:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	2200      	movs	r2, #0
 800a248:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800a24a:	2301      	movs	r3, #1
 800a24c:	e006      	b.n	800a25c <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	2201      	movs	r2, #1
 800a252:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	2200      	movs	r2, #0
 800a258:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800a25a:	2300      	movs	r3, #0
}
 800a25c:	4618      	mov	r0, r3
 800a25e:	3720      	adds	r7, #32
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}
 800a264:	91a2b3c5 	.word	0x91a2b3c5
 800a268:	aaaaaaab 	.word	0xaaaaaaab
 800a26c:	00015180 	.word	0x00015180

0800a270 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b086      	sub	sp, #24
 800a274:	af00      	add	r7, sp, #0
 800a276:	60f8      	str	r0, [r7, #12]
 800a278:	60b9      	str	r1, [r7, #8]
 800a27a:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 800a27c:	f107 0314 	add.w	r3, r7, #20
 800a280:	2100      	movs	r1, #0
 800a282:	460a      	mov	r2, r1
 800a284:	801a      	strh	r2, [r3, #0]
 800a286:	460a      	mov	r2, r1
 800a288:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d002      	beq.n	800a296 <HAL_RTC_GetDate+0x26>
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d101      	bne.n	800a29a <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 800a296:	2301      	movs	r3, #1
 800a298:	e03a      	b.n	800a310 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 800a29a:	f107 0314 	add.w	r3, r7, #20
 800a29e:	2200      	movs	r2, #0
 800a2a0:	4619      	mov	r1, r3
 800a2a2:	68f8      	ldr	r0, [r7, #12]
 800a2a4:	f7ff fe56 	bl	8009f54 <HAL_RTC_GetTime>
 800a2a8:	4603      	mov	r3, r0
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d001      	beq.n	800a2b2 <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	e02e      	b.n	800a310 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	7b1a      	ldrb	r2, [r3, #12]
 800a2b6:	68bb      	ldr	r3, [r7, #8]
 800a2b8:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	7bda      	ldrb	r2, [r3, #15]
 800a2be:	68bb      	ldr	r3, [r7, #8]
 800a2c0:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	7b5a      	ldrb	r2, [r3, #13]
 800a2c6:	68bb      	ldr	r3, [r7, #8]
 800a2c8:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	7b9a      	ldrb	r2, [r3, #14]
 800a2ce:	68bb      	ldr	r3, [r7, #8]
 800a2d0:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d01a      	beq.n	800a30e <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 800a2d8:	68bb      	ldr	r3, [r7, #8]
 800a2da:	78db      	ldrb	r3, [r3, #3]
 800a2dc:	4618      	mov	r0, r3
 800a2de:	f000 fa71 	bl	800a7c4 <RTC_ByteToBcd2>
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	461a      	mov	r2, r3
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 800a2ea:	68bb      	ldr	r3, [r7, #8]
 800a2ec:	785b      	ldrb	r3, [r3, #1]
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f000 fa68 	bl	800a7c4 <RTC_ByteToBcd2>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	461a      	mov	r2, r3
 800a2f8:	68bb      	ldr	r3, [r7, #8]
 800a2fa:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	789b      	ldrb	r3, [r3, #2]
 800a300:	4618      	mov	r0, r3
 800a302:	f000 fa5f 	bl	800a7c4 <RTC_ByteToBcd2>
 800a306:	4603      	mov	r3, r0
 800a308:	461a      	mov	r2, r3
 800a30a:	68bb      	ldr	r3, [r7, #8]
 800a30c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800a30e:	2300      	movs	r3, #0
}
 800a310:	4618      	mov	r0, r3
 800a312:	3718      	adds	r7, #24
 800a314:	46bd      	mov	sp, r7
 800a316:	bd80      	pop	{r7, pc}

0800a318 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800a318:	b590      	push	{r4, r7, lr}
 800a31a:	b089      	sub	sp, #36	@ 0x24
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	60f8      	str	r0, [r7, #12]
 800a320:	60b9      	str	r1, [r7, #8]
 800a322:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 800a324:	2300      	movs	r3, #0
 800a326:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 800a328:	f107 0314 	add.w	r3, r7, #20
 800a32c:	2100      	movs	r1, #0
 800a32e:	460a      	mov	r2, r1
 800a330:	801a      	strh	r2, [r3, #0]
 800a332:	460a      	mov	r2, r1
 800a334:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d002      	beq.n	800a342 <HAL_RTC_SetAlarm_IT+0x2a>
 800a33c:	68bb      	ldr	r3, [r7, #8]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d101      	bne.n	800a346 <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 800a342:	2301      	movs	r3, #1
 800a344:	e099      	b.n	800a47a <HAL_RTC_SetAlarm_IT+0x162>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	7c1b      	ldrb	r3, [r3, #16]
 800a34a:	2b01      	cmp	r3, #1
 800a34c:	d101      	bne.n	800a352 <HAL_RTC_SetAlarm_IT+0x3a>
 800a34e:	2302      	movs	r3, #2
 800a350:	e093      	b.n	800a47a <HAL_RTC_SetAlarm_IT+0x162>
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	2201      	movs	r2, #1
 800a356:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	2202      	movs	r2, #2
 800a35c:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 800a35e:	f107 0314 	add.w	r3, r7, #20
 800a362:	2200      	movs	r2, #0
 800a364:	4619      	mov	r1, r3
 800a366:	68f8      	ldr	r0, [r7, #12]
 800a368:	f7ff fdf4 	bl	8009f54 <HAL_RTC_GetTime>
 800a36c:	4603      	mov	r3, r0
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d001      	beq.n	800a376 <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 800a372:	2301      	movs	r3, #1
 800a374:	e081      	b.n	800a47a <HAL_RTC_SetAlarm_IT+0x162>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800a376:	7d3b      	ldrb	r3, [r7, #20]
 800a378:	461a      	mov	r2, r3
 800a37a:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800a37e:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 800a382:	7d7b      	ldrb	r3, [r7, #21]
 800a384:	4619      	mov	r1, r3
 800a386:	460b      	mov	r3, r1
 800a388:	011b      	lsls	r3, r3, #4
 800a38a:	1a5b      	subs	r3, r3, r1
 800a38c:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800a38e:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 800a390:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800a392:	4413      	add	r3, r2
 800a394:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d113      	bne.n	800a3c4 <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 800a39c:	68bb      	ldr	r3, [r7, #8]
 800a39e:	781b      	ldrb	r3, [r3, #0]
 800a3a0:	461a      	mov	r2, r3
 800a3a2:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800a3a6:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 800a3aa:	68bb      	ldr	r3, [r7, #8]
 800a3ac:	785b      	ldrb	r3, [r3, #1]
 800a3ae:	4619      	mov	r1, r3
 800a3b0:	460b      	mov	r3, r1
 800a3b2:	011b      	lsls	r3, r3, #4
 800a3b4:	1a5b      	subs	r3, r3, r1
 800a3b6:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 800a3b8:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 800a3ba:	68ba      	ldr	r2, [r7, #8]
 800a3bc:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 800a3be:	4413      	add	r3, r2
 800a3c0:	61fb      	str	r3, [r7, #28]
 800a3c2:	e01e      	b.n	800a402 <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 800a3c4:	68bb      	ldr	r3, [r7, #8]
 800a3c6:	781b      	ldrb	r3, [r3, #0]
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	f000 fa18 	bl	800a7fe <RTC_Bcd2ToByte>
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	461a      	mov	r2, r3
 800a3d2:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800a3d6:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 800a3da:	68bb      	ldr	r3, [r7, #8]
 800a3dc:	785b      	ldrb	r3, [r3, #1]
 800a3de:	4618      	mov	r0, r3
 800a3e0:	f000 fa0d 	bl	800a7fe <RTC_Bcd2ToByte>
 800a3e4:	4603      	mov	r3, r0
 800a3e6:	461a      	mov	r2, r3
 800a3e8:	4613      	mov	r3, r2
 800a3ea:	011b      	lsls	r3, r3, #4
 800a3ec:	1a9b      	subs	r3, r3, r2
 800a3ee:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 800a3f0:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	789b      	ldrb	r3, [r3, #2]
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	f000 fa01 	bl	800a7fe <RTC_Bcd2ToByte>
 800a3fc:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 800a3fe:	4423      	add	r3, r4
 800a400:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 800a402:	69fa      	ldr	r2, [r7, #28]
 800a404:	69bb      	ldr	r3, [r7, #24]
 800a406:	429a      	cmp	r2, r3
 800a408:	d205      	bcs.n	800a416 <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 800a40a:	69fb      	ldr	r3, [r7, #28]
 800a40c:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 800a410:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800a414:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800a416:	69f9      	ldr	r1, [r7, #28]
 800a418:	68f8      	ldr	r0, [r7, #12]
 800a41a:	f000 f95c 	bl	800a6d6 <RTC_WriteAlarmCounter>
 800a41e:	4603      	mov	r3, r0
 800a420:	2b00      	cmp	r3, #0
 800a422:	d007      	beq.n	800a434 <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	2204      	movs	r2, #4
 800a428:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	2200      	movs	r2, #0
 800a42e:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 800a430:	2301      	movs	r3, #1
 800a432:	e022      	b.n	800a47a <HAL_RTC_SetAlarm_IT+0x162>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	685a      	ldr	r2, [r3, #4]
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f022 0202 	bic.w	r2, r2, #2
 800a442:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	681a      	ldr	r2, [r3, #0]
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	f042 0202 	orr.w	r2, r2, #2
 800a452:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800a454:	4b0b      	ldr	r3, [pc, #44]	@ (800a484 <HAL_RTC_SetAlarm_IT+0x16c>)
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	4a0a      	ldr	r2, [pc, #40]	@ (800a484 <HAL_RTC_SetAlarm_IT+0x16c>)
 800a45a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a45e:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800a460:	4b08      	ldr	r3, [pc, #32]	@ (800a484 <HAL_RTC_SetAlarm_IT+0x16c>)
 800a462:	689b      	ldr	r3, [r3, #8]
 800a464:	4a07      	ldr	r2, [pc, #28]	@ (800a484 <HAL_RTC_SetAlarm_IT+0x16c>)
 800a466:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a46a:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	2201      	movs	r2, #1
 800a470:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	2200      	movs	r2, #0
 800a476:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 800a478:	2300      	movs	r3, #0
  }
}
 800a47a:	4618      	mov	r0, r3
 800a47c:	3724      	adds	r7, #36	@ 0x24
 800a47e:	46bd      	mov	sp, r7
 800a480:	bd90      	pop	{r4, r7, pc}
 800a482:	bf00      	nop
 800a484:	40010400 	.word	0x40010400

0800a488 <HAL_RTC_DeactivateAlarm>:
  *          This parameter can be one of the following values:
  *            @arg RTC_ALARM_A:  AlarmA
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b082      	sub	sp, #8
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
 800a490:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Check input parameters */
  if (hrtc == NULL)
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d101      	bne.n	800a49c <HAL_RTC_DeactivateAlarm+0x14>
  {
    return HAL_ERROR;
 800a498:	2301      	movs	r3, #1
 800a49a:	e04e      	b.n	800a53a <HAL_RTC_DeactivateAlarm+0xb2>
  }

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	7c1b      	ldrb	r3, [r3, #16]
 800a4a0:	2b01      	cmp	r3, #1
 800a4a2:	d101      	bne.n	800a4a8 <HAL_RTC_DeactivateAlarm+0x20>
 800a4a4:	2302      	movs	r3, #2
 800a4a6:	e048      	b.n	800a53a <HAL_RTC_DeactivateAlarm+0xb2>
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2201      	movs	r2, #1
 800a4ac:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2202      	movs	r2, #2
 800a4b2:	745a      	strb	r2, [r3, #17]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	681a      	ldr	r2, [r3, #0]
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f022 0202 	bic.w	r2, r2, #2
 800a4c2:	601a      	str	r2, [r3, #0]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a4c4:	6878      	ldr	r0, [r7, #4]
 800a4c6:	f000 f92d 	bl	800a724 <RTC_EnterInitMode>
 800a4ca:	4603      	mov	r3, r0
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d007      	beq.n	800a4e0 <HAL_RTC_DeactivateAlarm+0x58>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2204      	movs	r2, #4
 800a4d4:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2200      	movs	r2, #0
 800a4da:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 800a4dc:	2301      	movs	r3, #1
 800a4de:	e02c      	b.n	800a53a <HAL_RTC_DeactivateAlarm+0xb2>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	685a      	ldr	r2, [r3, #4]
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	f022 0202 	bic.w	r2, r2, #2
 800a4ee:	605a      	str	r2, [r3, #4]

    /* Set to default values ALRH & ALRL registers */
    WRITE_REG(hrtc->Instance->ALRH, RTC_ALARM_RESETVALUE_REGISTER);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a4f8:	621a      	str	r2, [r3, #32]
    WRITE_REG(hrtc->Instance->ALRL, RTC_ALARM_RESETVALUE_REGISTER);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a502:	625a      	str	r2, [r3, #36]	@ 0x24

    /* RTC Alarm Interrupt Configuration: Disable EXTI configuration */
    __HAL_RTC_ALARM_EXTI_DISABLE_IT();
 800a504:	4b0f      	ldr	r3, [pc, #60]	@ (800a544 <HAL_RTC_DeactivateAlarm+0xbc>)
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	4a0e      	ldr	r2, [pc, #56]	@ (800a544 <HAL_RTC_DeactivateAlarm+0xbc>)
 800a50a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a50e:	6013      	str	r3, [r2, #0]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a510:	6878      	ldr	r0, [r7, #4]
 800a512:	f000 f92f 	bl	800a774 <RTC_ExitInitMode>
 800a516:	4603      	mov	r3, r0
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d007      	beq.n	800a52c <HAL_RTC_DeactivateAlarm+0xa4>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2204      	movs	r2, #4
 800a520:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	2200      	movs	r2, #0
 800a526:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 800a528:	2301      	movs	r3, #1
 800a52a:	e006      	b.n	800a53a <HAL_RTC_DeactivateAlarm+0xb2>
    }
  }
  hrtc->State = HAL_RTC_STATE_READY;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2201      	movs	r2, #1
 800a530:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2200      	movs	r2, #0
 800a536:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800a538:	2300      	movs	r3, #0
}
 800a53a:	4618      	mov	r0, r3
 800a53c:	3708      	adds	r7, #8
 800a53e:	46bd      	mov	sp, r7
 800a540:	bd80      	pop	{r7, pc}
 800a542:	bf00      	nop
 800a544:	40010400 	.word	0x40010400

0800a548 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b082      	sub	sp, #8
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	f003 0302 	and.w	r3, r3, #2
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d011      	beq.n	800a582 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	685b      	ldr	r3, [r3, #4]
 800a564:	f003 0302 	and.w	r3, r3, #2
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d00a      	beq.n	800a582 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800a56c:	6878      	ldr	r0, [r7, #4]
 800a56e:	f7f8 fc79 	bl	8002e64 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	685a      	ldr	r2, [r3, #4]
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	f022 0202 	bic.w	r2, r2, #2
 800a580:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800a582:	4b05      	ldr	r3, [pc, #20]	@ (800a598 <HAL_RTC_AlarmIRQHandler+0x50>)
 800a584:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800a588:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	2201      	movs	r2, #1
 800a58e:	745a      	strb	r2, [r3, #17]
}
 800a590:	bf00      	nop
 800a592:	3708      	adds	r7, #8
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}
 800a598:	40010400 	.word	0x40010400

0800a59c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b084      	sub	sp, #16
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d101      	bne.n	800a5b2 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	e01d      	b.n	800a5ee <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	685a      	ldr	r2, [r3, #4]
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f022 0208 	bic.w	r2, r2, #8
 800a5c0:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800a5c2:	f7fa fd27 	bl	8005014 <HAL_GetTick>
 800a5c6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800a5c8:	e009      	b.n	800a5de <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800a5ca:	f7fa fd23 	bl	8005014 <HAL_GetTick>
 800a5ce:	4602      	mov	r2, r0
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	1ad3      	subs	r3, r2, r3
 800a5d4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a5d8:	d901      	bls.n	800a5de <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 800a5da:	2303      	movs	r3, #3
 800a5dc:	e007      	b.n	800a5ee <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	685b      	ldr	r3, [r3, #4]
 800a5e4:	f003 0308 	and.w	r3, r3, #8
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d0ee      	beq.n	800a5ca <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 800a5ec:	2300      	movs	r3, #0
}
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	3710      	adds	r7, #16
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bd80      	pop	{r7, pc}

0800a5f6 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800a5f6:	b480      	push	{r7}
 800a5f8:	b087      	sub	sp, #28
 800a5fa:	af00      	add	r7, sp, #0
 800a5fc:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 800a5fe:	2300      	movs	r3, #0
 800a600:	827b      	strh	r3, [r7, #18]
 800a602:	2300      	movs	r3, #0
 800a604:	823b      	strh	r3, [r7, #16]
 800a606:	2300      	movs	r3, #0
 800a608:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 800a60a:	2300      	movs	r3, #0
 800a60c:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	699b      	ldr	r3, [r3, #24]
 800a614:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	69db      	ldr	r3, [r3, #28]
 800a61c:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	699b      	ldr	r3, [r3, #24]
 800a624:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800a626:	8a7a      	ldrh	r2, [r7, #18]
 800a628:	8a3b      	ldrh	r3, [r7, #16]
 800a62a:	429a      	cmp	r2, r3
 800a62c:	d008      	beq.n	800a640 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800a62e:	8a3b      	ldrh	r3, [r7, #16]
 800a630:	041a      	lsls	r2, r3, #16
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	69db      	ldr	r3, [r3, #28]
 800a638:	b29b      	uxth	r3, r3
 800a63a:	4313      	orrs	r3, r2
 800a63c:	617b      	str	r3, [r7, #20]
 800a63e:	e004      	b.n	800a64a <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800a640:	8a7b      	ldrh	r3, [r7, #18]
 800a642:	041a      	lsls	r2, r3, #16
 800a644:	89fb      	ldrh	r3, [r7, #14]
 800a646:	4313      	orrs	r3, r2
 800a648:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800a64a:	697b      	ldr	r3, [r7, #20]
}
 800a64c:	4618      	mov	r0, r3
 800a64e:	371c      	adds	r7, #28
 800a650:	46bd      	mov	sp, r7
 800a652:	bc80      	pop	{r7}
 800a654:	4770      	bx	lr

0800a656 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800a656:	b580      	push	{r7, lr}
 800a658:	b084      	sub	sp, #16
 800a65a:	af00      	add	r7, sp, #0
 800a65c:	6078      	str	r0, [r7, #4]
 800a65e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a660:	2300      	movs	r3, #0
 800a662:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f000 f85d 	bl	800a724 <RTC_EnterInitMode>
 800a66a:	4603      	mov	r3, r0
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d002      	beq.n	800a676 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800a670:	2301      	movs	r3, #1
 800a672:	73fb      	strb	r3, [r7, #15]
 800a674:	e011      	b.n	800a69a <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	683a      	ldr	r2, [r7, #0]
 800a67c:	0c12      	lsrs	r2, r2, #16
 800a67e:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	683a      	ldr	r2, [r7, #0]
 800a686:	b292      	uxth	r2, r2
 800a688:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a68a:	6878      	ldr	r0, [r7, #4]
 800a68c:	f000 f872 	bl	800a774 <RTC_ExitInitMode>
 800a690:	4603      	mov	r3, r0
 800a692:	2b00      	cmp	r3, #0
 800a694:	d001      	beq.n	800a69a <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800a696:	2301      	movs	r3, #1
 800a698:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800a69a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a69c:	4618      	mov	r0, r3
 800a69e:	3710      	adds	r7, #16
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	bd80      	pop	{r7, pc}

0800a6a4 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 800a6a4:	b480      	push	{r7}
 800a6a6:	b085      	sub	sp, #20
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	81fb      	strh	r3, [r7, #14]
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	6a1b      	ldr	r3, [r3, #32]
 800a6ba:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6c2:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800a6c4:	89fb      	ldrh	r3, [r7, #14]
 800a6c6:	041a      	lsls	r2, r3, #16
 800a6c8:	89bb      	ldrh	r3, [r7, #12]
 800a6ca:	4313      	orrs	r3, r2
}
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	3714      	adds	r7, #20
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bc80      	pop	{r7}
 800a6d4:	4770      	bx	lr

0800a6d6 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800a6d6:	b580      	push	{r7, lr}
 800a6d8:	b084      	sub	sp, #16
 800a6da:	af00      	add	r7, sp, #0
 800a6dc:	6078      	str	r0, [r7, #4]
 800a6de:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f000 f81d 	bl	800a724 <RTC_EnterInitMode>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d002      	beq.n	800a6f6 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	73fb      	strb	r3, [r7, #15]
 800a6f4:	e011      	b.n	800a71a <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	683a      	ldr	r2, [r7, #0]
 800a6fc:	0c12      	lsrs	r2, r2, #16
 800a6fe:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	683a      	ldr	r2, [r7, #0]
 800a706:	b292      	uxth	r2, r2
 800a708:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a70a:	6878      	ldr	r0, [r7, #4]
 800a70c:	f000 f832 	bl	800a774 <RTC_ExitInitMode>
 800a710:	4603      	mov	r3, r0
 800a712:	2b00      	cmp	r3, #0
 800a714:	d001      	beq.n	800a71a <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800a716:	2301      	movs	r3, #1
 800a718:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800a71a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a71c:	4618      	mov	r0, r3
 800a71e:	3710      	adds	r7, #16
 800a720:	46bd      	mov	sp, r7
 800a722:	bd80      	pop	{r7, pc}

0800a724 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b084      	sub	sp, #16
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a72c:	2300      	movs	r3, #0
 800a72e:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800a730:	f7fa fc70 	bl	8005014 <HAL_GetTick>
 800a734:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a736:	e009      	b.n	800a74c <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800a738:	f7fa fc6c 	bl	8005014 <HAL_GetTick>
 800a73c:	4602      	mov	r2, r0
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	1ad3      	subs	r3, r2, r3
 800a742:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a746:	d901      	bls.n	800a74c <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800a748:	2303      	movs	r3, #3
 800a74a:	e00f      	b.n	800a76c <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	685b      	ldr	r3, [r3, #4]
 800a752:	f003 0320 	and.w	r3, r3, #32
 800a756:	2b00      	cmp	r3, #0
 800a758:	d0ee      	beq.n	800a738 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	685a      	ldr	r2, [r3, #4]
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	f042 0210 	orr.w	r2, r2, #16
 800a768:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800a76a:	2300      	movs	r3, #0
}
 800a76c:	4618      	mov	r0, r3
 800a76e:	3710      	adds	r7, #16
 800a770:	46bd      	mov	sp, r7
 800a772:	bd80      	pop	{r7, pc}

0800a774 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b084      	sub	sp, #16
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a77c:	2300      	movs	r3, #0
 800a77e:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	685a      	ldr	r2, [r3, #4]
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	f022 0210 	bic.w	r2, r2, #16
 800a78e:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800a790:	f7fa fc40 	bl	8005014 <HAL_GetTick>
 800a794:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a796:	e009      	b.n	800a7ac <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800a798:	f7fa fc3c 	bl	8005014 <HAL_GetTick>
 800a79c:	4602      	mov	r2, r0
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	1ad3      	subs	r3, r2, r3
 800a7a2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a7a6:	d901      	bls.n	800a7ac <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 800a7a8:	2303      	movs	r3, #3
 800a7aa:	e007      	b.n	800a7bc <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	685b      	ldr	r3, [r3, #4]
 800a7b2:	f003 0320 	and.w	r3, r3, #32
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d0ee      	beq.n	800a798 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800a7ba:	2300      	movs	r3, #0
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	3710      	adds	r7, #16
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd80      	pop	{r7, pc}

0800a7c4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800a7c4:	b480      	push	{r7}
 800a7c6:	b085      	sub	sp, #20
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	4603      	mov	r3, r0
 800a7cc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800a7d2:	e005      	b.n	800a7e0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	3301      	adds	r3, #1
 800a7d8:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800a7da:	79fb      	ldrb	r3, [r7, #7]
 800a7dc:	3b0a      	subs	r3, #10
 800a7de:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 800a7e0:	79fb      	ldrb	r3, [r7, #7]
 800a7e2:	2b09      	cmp	r3, #9
 800a7e4:	d8f6      	bhi.n	800a7d4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	b2db      	uxtb	r3, r3
 800a7ea:	011b      	lsls	r3, r3, #4
 800a7ec:	b2da      	uxtb	r2, r3
 800a7ee:	79fb      	ldrb	r3, [r7, #7]
 800a7f0:	4313      	orrs	r3, r2
 800a7f2:	b2db      	uxtb	r3, r3
}
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	3714      	adds	r7, #20
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	bc80      	pop	{r7}
 800a7fc:	4770      	bx	lr

0800a7fe <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800a7fe:	b480      	push	{r7}
 800a800:	b085      	sub	sp, #20
 800a802:	af00      	add	r7, sp, #0
 800a804:	4603      	mov	r3, r0
 800a806:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800a808:	2300      	movs	r3, #0
 800a80a:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 800a80c:	79fb      	ldrb	r3, [r7, #7]
 800a80e:	091b      	lsrs	r3, r3, #4
 800a810:	b2db      	uxtb	r3, r3
 800a812:	461a      	mov	r2, r3
 800a814:	4613      	mov	r3, r2
 800a816:	009b      	lsls	r3, r3, #2
 800a818:	4413      	add	r3, r2
 800a81a:	005b      	lsls	r3, r3, #1
 800a81c:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800a81e:	79fb      	ldrb	r3, [r7, #7]
 800a820:	f003 030f 	and.w	r3, r3, #15
 800a824:	b2da      	uxtb	r2, r3
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	b2db      	uxtb	r3, r3
 800a82a:	4413      	add	r3, r2
 800a82c:	b2db      	uxtb	r3, r3
}
 800a82e:	4618      	mov	r0, r3
 800a830:	3714      	adds	r7, #20
 800a832:	46bd      	mov	sp, r7
 800a834:	bc80      	pop	{r7}
 800a836:	4770      	bx	lr

0800a838 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b086      	sub	sp, #24
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
 800a840:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800a842:	2300      	movs	r3, #0
 800a844:	617b      	str	r3, [r7, #20]
 800a846:	2300      	movs	r3, #0
 800a848:	613b      	str	r3, [r7, #16]
 800a84a:	2300      	movs	r3, #0
 800a84c:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800a84e:	2300      	movs	r3, #0
 800a850:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	7bdb      	ldrb	r3, [r3, #15]
 800a856:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	7b5b      	ldrb	r3, [r3, #13]
 800a85c:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	7b9b      	ldrb	r3, [r3, #14]
 800a862:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 800a864:	2300      	movs	r3, #0
 800a866:	60bb      	str	r3, [r7, #8]
 800a868:	e06f      	b.n	800a94a <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800a86a:	693b      	ldr	r3, [r7, #16]
 800a86c:	2b01      	cmp	r3, #1
 800a86e:	d011      	beq.n	800a894 <RTC_DateUpdate+0x5c>
 800a870:	693b      	ldr	r3, [r7, #16]
 800a872:	2b03      	cmp	r3, #3
 800a874:	d00e      	beq.n	800a894 <RTC_DateUpdate+0x5c>
 800a876:	693b      	ldr	r3, [r7, #16]
 800a878:	2b05      	cmp	r3, #5
 800a87a:	d00b      	beq.n	800a894 <RTC_DateUpdate+0x5c>
 800a87c:	693b      	ldr	r3, [r7, #16]
 800a87e:	2b07      	cmp	r3, #7
 800a880:	d008      	beq.n	800a894 <RTC_DateUpdate+0x5c>
 800a882:	693b      	ldr	r3, [r7, #16]
 800a884:	2b08      	cmp	r3, #8
 800a886:	d005      	beq.n	800a894 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 800a888:	693b      	ldr	r3, [r7, #16]
 800a88a:	2b0a      	cmp	r3, #10
 800a88c:	d002      	beq.n	800a894 <RTC_DateUpdate+0x5c>
 800a88e:	693b      	ldr	r3, [r7, #16]
 800a890:	2b0c      	cmp	r3, #12
 800a892:	d117      	bne.n	800a8c4 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	2b1e      	cmp	r3, #30
 800a898:	d803      	bhi.n	800a8a2 <RTC_DateUpdate+0x6a>
      {
        day++;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	3301      	adds	r3, #1
 800a89e:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800a8a0:	e050      	b.n	800a944 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 800a8a2:	693b      	ldr	r3, [r7, #16]
 800a8a4:	2b0c      	cmp	r3, #12
 800a8a6:	d005      	beq.n	800a8b4 <RTC_DateUpdate+0x7c>
        {
          month++;
 800a8a8:	693b      	ldr	r3, [r7, #16]
 800a8aa:	3301      	adds	r3, #1
 800a8ac:	613b      	str	r3, [r7, #16]
          day = 1U;
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800a8b2:	e047      	b.n	800a944 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 800a8b4:	2301      	movs	r3, #1
 800a8b6:	613b      	str	r3, [r7, #16]
          day = 1U;
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	60fb      	str	r3, [r7, #12]
          year++;
 800a8bc:	697b      	ldr	r3, [r7, #20]
 800a8be:	3301      	adds	r3, #1
 800a8c0:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 800a8c2:	e03f      	b.n	800a944 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 800a8c4:	693b      	ldr	r3, [r7, #16]
 800a8c6:	2b04      	cmp	r3, #4
 800a8c8:	d008      	beq.n	800a8dc <RTC_DateUpdate+0xa4>
 800a8ca:	693b      	ldr	r3, [r7, #16]
 800a8cc:	2b06      	cmp	r3, #6
 800a8ce:	d005      	beq.n	800a8dc <RTC_DateUpdate+0xa4>
 800a8d0:	693b      	ldr	r3, [r7, #16]
 800a8d2:	2b09      	cmp	r3, #9
 800a8d4:	d002      	beq.n	800a8dc <RTC_DateUpdate+0xa4>
 800a8d6:	693b      	ldr	r3, [r7, #16]
 800a8d8:	2b0b      	cmp	r3, #11
 800a8da:	d10c      	bne.n	800a8f6 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	2b1d      	cmp	r3, #29
 800a8e0:	d803      	bhi.n	800a8ea <RTC_DateUpdate+0xb2>
      {
        day++;
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	3301      	adds	r3, #1
 800a8e6:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800a8e8:	e02c      	b.n	800a944 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 800a8ea:	693b      	ldr	r3, [r7, #16]
 800a8ec:	3301      	adds	r3, #1
 800a8ee:	613b      	str	r3, [r7, #16]
        day = 1U;
 800a8f0:	2301      	movs	r3, #1
 800a8f2:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800a8f4:	e026      	b.n	800a944 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800a8f6:	693b      	ldr	r3, [r7, #16]
 800a8f8:	2b02      	cmp	r3, #2
 800a8fa:	d123      	bne.n	800a944 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	2b1b      	cmp	r3, #27
 800a900:	d803      	bhi.n	800a90a <RTC_DateUpdate+0xd2>
      {
        day++;
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	3301      	adds	r3, #1
 800a906:	60fb      	str	r3, [r7, #12]
 800a908:	e01c      	b.n	800a944 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	2b1c      	cmp	r3, #28
 800a90e:	d111      	bne.n	800a934 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 800a910:	697b      	ldr	r3, [r7, #20]
 800a912:	b29b      	uxth	r3, r3
 800a914:	4618      	mov	r0, r3
 800a916:	f000 f839 	bl	800a98c <RTC_IsLeapYear>
 800a91a:	4603      	mov	r3, r0
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d003      	beq.n	800a928 <RTC_DateUpdate+0xf0>
        {
          day++;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	3301      	adds	r3, #1
 800a924:	60fb      	str	r3, [r7, #12]
 800a926:	e00d      	b.n	800a944 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 800a928:	693b      	ldr	r3, [r7, #16]
 800a92a:	3301      	adds	r3, #1
 800a92c:	613b      	str	r3, [r7, #16]
          day = 1U;
 800a92e:	2301      	movs	r3, #1
 800a930:	60fb      	str	r3, [r7, #12]
 800a932:	e007      	b.n	800a944 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	2b1d      	cmp	r3, #29
 800a938:	d104      	bne.n	800a944 <RTC_DateUpdate+0x10c>
      {
        month++;
 800a93a:	693b      	ldr	r3, [r7, #16]
 800a93c:	3301      	adds	r3, #1
 800a93e:	613b      	str	r3, [r7, #16]
        day = 1U;
 800a940:	2301      	movs	r3, #1
 800a942:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	3301      	adds	r3, #1
 800a948:	60bb      	str	r3, [r7, #8]
 800a94a:	68ba      	ldr	r2, [r7, #8]
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	429a      	cmp	r2, r3
 800a950:	d38b      	bcc.n	800a86a <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800a952:	697b      	ldr	r3, [r7, #20]
 800a954:	b2da      	uxtb	r2, r3
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800a95a:	693b      	ldr	r3, [r7, #16]
 800a95c:	b2da      	uxtb	r2, r3
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	b2da      	uxtb	r2, r3
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800a96a:	693b      	ldr	r3, [r7, #16]
 800a96c:	b2db      	uxtb	r3, r3
 800a96e:	68fa      	ldr	r2, [r7, #12]
 800a970:	b2d2      	uxtb	r2, r2
 800a972:	4619      	mov	r1, r3
 800a974:	6978      	ldr	r0, [r7, #20]
 800a976:	f000 f83b 	bl	800a9f0 <RTC_WeekDayNum>
 800a97a:	4603      	mov	r3, r0
 800a97c:	461a      	mov	r2, r3
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	731a      	strb	r2, [r3, #12]
}
 800a982:	bf00      	nop
 800a984:	3718      	adds	r7, #24
 800a986:	46bd      	mov	sp, r7
 800a988:	bd80      	pop	{r7, pc}
	...

0800a98c <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 800a98c:	b480      	push	{r7}
 800a98e:	b083      	sub	sp, #12
 800a990:	af00      	add	r7, sp, #0
 800a992:	4603      	mov	r3, r0
 800a994:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800a996:	88fb      	ldrh	r3, [r7, #6]
 800a998:	f003 0303 	and.w	r3, r3, #3
 800a99c:	b29b      	uxth	r3, r3
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d001      	beq.n	800a9a6 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	e01d      	b.n	800a9e2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 800a9a6:	88fb      	ldrh	r3, [r7, #6]
 800a9a8:	4a10      	ldr	r2, [pc, #64]	@ (800a9ec <RTC_IsLeapYear+0x60>)
 800a9aa:	fba2 1203 	umull	r1, r2, r2, r3
 800a9ae:	0952      	lsrs	r2, r2, #5
 800a9b0:	2164      	movs	r1, #100	@ 0x64
 800a9b2:	fb01 f202 	mul.w	r2, r1, r2
 800a9b6:	1a9b      	subs	r3, r3, r2
 800a9b8:	b29b      	uxth	r3, r3
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d001      	beq.n	800a9c2 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800a9be:	2301      	movs	r3, #1
 800a9c0:	e00f      	b.n	800a9e2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800a9c2:	88fb      	ldrh	r3, [r7, #6]
 800a9c4:	4a09      	ldr	r2, [pc, #36]	@ (800a9ec <RTC_IsLeapYear+0x60>)
 800a9c6:	fba2 1203 	umull	r1, r2, r2, r3
 800a9ca:	09d2      	lsrs	r2, r2, #7
 800a9cc:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800a9d0:	fb01 f202 	mul.w	r2, r1, r2
 800a9d4:	1a9b      	subs	r3, r3, r2
 800a9d6:	b29b      	uxth	r3, r3
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d101      	bne.n	800a9e0 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 800a9dc:	2301      	movs	r3, #1
 800a9de:	e000      	b.n	800a9e2 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 800a9e0:	2300      	movs	r3, #0
  }
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	370c      	adds	r7, #12
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bc80      	pop	{r7}
 800a9ea:	4770      	bx	lr
 800a9ec:	51eb851f 	.word	0x51eb851f

0800a9f0 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800a9f0:	b480      	push	{r7}
 800a9f2:	b085      	sub	sp, #20
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
 800a9f8:	460b      	mov	r3, r1
 800a9fa:	70fb      	strb	r3, [r7, #3]
 800a9fc:	4613      	mov	r3, r2
 800a9fe:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800aa00:	2300      	movs	r3, #0
 800aa02:	60bb      	str	r3, [r7, #8]
 800aa04:	2300      	movs	r3, #0
 800aa06:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800aa0e:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800aa10:	78fb      	ldrb	r3, [r7, #3]
 800aa12:	2b02      	cmp	r3, #2
 800aa14:	d82d      	bhi.n	800aa72 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800aa16:	78fa      	ldrb	r2, [r7, #3]
 800aa18:	4613      	mov	r3, r2
 800aa1a:	005b      	lsls	r3, r3, #1
 800aa1c:	4413      	add	r3, r2
 800aa1e:	00db      	lsls	r3, r3, #3
 800aa20:	1a9b      	subs	r3, r3, r2
 800aa22:	4a2c      	ldr	r2, [pc, #176]	@ (800aad4 <RTC_WeekDayNum+0xe4>)
 800aa24:	fba2 2303 	umull	r2, r3, r2, r3
 800aa28:	085a      	lsrs	r2, r3, #1
 800aa2a:	78bb      	ldrb	r3, [r7, #2]
 800aa2c:	441a      	add	r2, r3
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	441a      	add	r2, r3
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	3b01      	subs	r3, #1
 800aa36:	089b      	lsrs	r3, r3, #2
 800aa38:	441a      	add	r2, r3
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	3b01      	subs	r3, #1
 800aa3e:	4926      	ldr	r1, [pc, #152]	@ (800aad8 <RTC_WeekDayNum+0xe8>)
 800aa40:	fba1 1303 	umull	r1, r3, r1, r3
 800aa44:	095b      	lsrs	r3, r3, #5
 800aa46:	1ad2      	subs	r2, r2, r3
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	3b01      	subs	r3, #1
 800aa4c:	4922      	ldr	r1, [pc, #136]	@ (800aad8 <RTC_WeekDayNum+0xe8>)
 800aa4e:	fba1 1303 	umull	r1, r3, r1, r3
 800aa52:	09db      	lsrs	r3, r3, #7
 800aa54:	4413      	add	r3, r2
 800aa56:	1d1a      	adds	r2, r3, #4
 800aa58:	4b20      	ldr	r3, [pc, #128]	@ (800aadc <RTC_WeekDayNum+0xec>)
 800aa5a:	fba3 1302 	umull	r1, r3, r3, r2
 800aa5e:	1ad1      	subs	r1, r2, r3
 800aa60:	0849      	lsrs	r1, r1, #1
 800aa62:	440b      	add	r3, r1
 800aa64:	0899      	lsrs	r1, r3, #2
 800aa66:	460b      	mov	r3, r1
 800aa68:	00db      	lsls	r3, r3, #3
 800aa6a:	1a5b      	subs	r3, r3, r1
 800aa6c:	1ad3      	subs	r3, r2, r3
 800aa6e:	60fb      	str	r3, [r7, #12]
 800aa70:	e029      	b.n	800aac6 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800aa72:	78fa      	ldrb	r2, [r7, #3]
 800aa74:	4613      	mov	r3, r2
 800aa76:	005b      	lsls	r3, r3, #1
 800aa78:	4413      	add	r3, r2
 800aa7a:	00db      	lsls	r3, r3, #3
 800aa7c:	1a9b      	subs	r3, r3, r2
 800aa7e:	4a15      	ldr	r2, [pc, #84]	@ (800aad4 <RTC_WeekDayNum+0xe4>)
 800aa80:	fba2 2303 	umull	r2, r3, r2, r3
 800aa84:	085a      	lsrs	r2, r3, #1
 800aa86:	78bb      	ldrb	r3, [r7, #2]
 800aa88:	441a      	add	r2, r3
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	441a      	add	r2, r3
 800aa8e:	68bb      	ldr	r3, [r7, #8]
 800aa90:	089b      	lsrs	r3, r3, #2
 800aa92:	441a      	add	r2, r3
 800aa94:	68bb      	ldr	r3, [r7, #8]
 800aa96:	4910      	ldr	r1, [pc, #64]	@ (800aad8 <RTC_WeekDayNum+0xe8>)
 800aa98:	fba1 1303 	umull	r1, r3, r1, r3
 800aa9c:	095b      	lsrs	r3, r3, #5
 800aa9e:	1ad2      	subs	r2, r2, r3
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	490d      	ldr	r1, [pc, #52]	@ (800aad8 <RTC_WeekDayNum+0xe8>)
 800aaa4:	fba1 1303 	umull	r1, r3, r1, r3
 800aaa8:	09db      	lsrs	r3, r3, #7
 800aaaa:	4413      	add	r3, r2
 800aaac:	1c9a      	adds	r2, r3, #2
 800aaae:	4b0b      	ldr	r3, [pc, #44]	@ (800aadc <RTC_WeekDayNum+0xec>)
 800aab0:	fba3 1302 	umull	r1, r3, r3, r2
 800aab4:	1ad1      	subs	r1, r2, r3
 800aab6:	0849      	lsrs	r1, r1, #1
 800aab8:	440b      	add	r3, r1
 800aaba:	0899      	lsrs	r1, r3, #2
 800aabc:	460b      	mov	r3, r1
 800aabe:	00db      	lsls	r3, r3, #3
 800aac0:	1a5b      	subs	r3, r3, r1
 800aac2:	1ad3      	subs	r3, r2, r3
 800aac4:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	b2db      	uxtb	r3, r3
}
 800aaca:	4618      	mov	r0, r3
 800aacc:	3714      	adds	r7, #20
 800aace:	46bd      	mov	sp, r7
 800aad0:	bc80      	pop	{r7}
 800aad2:	4770      	bx	lr
 800aad4:	38e38e39 	.word	0x38e38e39
 800aad8:	51eb851f 	.word	0x51eb851f
 800aadc:	24924925 	.word	0x24924925

0800aae0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b082      	sub	sp, #8
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d101      	bne.n	800aaf2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800aaee:	2301      	movs	r3, #1
 800aaf0:	e076      	b.n	800abe0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d108      	bne.n	800ab0c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	685b      	ldr	r3, [r3, #4]
 800aafe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ab02:	d009      	beq.n	800ab18 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2200      	movs	r2, #0
 800ab08:	61da      	str	r2, [r3, #28]
 800ab0a:	e005      	b.n	800ab18 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2200      	movs	r2, #0
 800ab10:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2200      	movs	r2, #0
 800ab16:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ab24:	b2db      	uxtb	r3, r3
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d106      	bne.n	800ab38 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	f7f9 ffa8 	bl	8004a88 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	2202      	movs	r2, #2
 800ab3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	681a      	ldr	r2, [r3, #0]
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ab4e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	685b      	ldr	r3, [r3, #4]
 800ab54:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	689b      	ldr	r3, [r3, #8]
 800ab5c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800ab60:	431a      	orrs	r2, r3
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	68db      	ldr	r3, [r3, #12]
 800ab66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ab6a:	431a      	orrs	r2, r3
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	691b      	ldr	r3, [r3, #16]
 800ab70:	f003 0302 	and.w	r3, r3, #2
 800ab74:	431a      	orrs	r2, r3
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	695b      	ldr	r3, [r3, #20]
 800ab7a:	f003 0301 	and.w	r3, r3, #1
 800ab7e:	431a      	orrs	r2, r3
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	699b      	ldr	r3, [r3, #24]
 800ab84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ab88:	431a      	orrs	r2, r3
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	69db      	ldr	r3, [r3, #28]
 800ab8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ab92:	431a      	orrs	r2, r3
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	6a1b      	ldr	r3, [r3, #32]
 800ab98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab9c:	ea42 0103 	orr.w	r1, r2, r3
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aba4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	430a      	orrs	r2, r1
 800abae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	699b      	ldr	r3, [r3, #24]
 800abb4:	0c1a      	lsrs	r2, r3, #16
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	f002 0204 	and.w	r2, r2, #4
 800abbe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	69da      	ldr	r2, [r3, #28]
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800abce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2200      	movs	r2, #0
 800abd4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	2201      	movs	r2, #1
 800abda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800abde:	2300      	movs	r3, #0
}
 800abe0:	4618      	mov	r0, r3
 800abe2:	3708      	adds	r7, #8
 800abe4:	46bd      	mov	sp, r7
 800abe6:	bd80      	pop	{r7, pc}

0800abe8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b088      	sub	sp, #32
 800abec:	af00      	add	r7, sp, #0
 800abee:	60f8      	str	r0, [r7, #12]
 800abf0:	60b9      	str	r1, [r7, #8]
 800abf2:	603b      	str	r3, [r7, #0]
 800abf4:	4613      	mov	r3, r2
 800abf6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800abf8:	f7fa fa0c 	bl	8005014 <HAL_GetTick>
 800abfc:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800abfe:	88fb      	ldrh	r3, [r7, #6]
 800ac00:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ac08:	b2db      	uxtb	r3, r3
 800ac0a:	2b01      	cmp	r3, #1
 800ac0c:	d001      	beq.n	800ac12 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800ac0e:	2302      	movs	r3, #2
 800ac10:	e12a      	b.n	800ae68 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d002      	beq.n	800ac1e <HAL_SPI_Transmit+0x36>
 800ac18:	88fb      	ldrh	r3, [r7, #6]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d101      	bne.n	800ac22 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800ac1e:	2301      	movs	r3, #1
 800ac20:	e122      	b.n	800ae68 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800ac28:	2b01      	cmp	r3, #1
 800ac2a:	d101      	bne.n	800ac30 <HAL_SPI_Transmit+0x48>
 800ac2c:	2302      	movs	r3, #2
 800ac2e:	e11b      	b.n	800ae68 <HAL_SPI_Transmit+0x280>
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	2201      	movs	r2, #1
 800ac34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	2203      	movs	r2, #3
 800ac3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	2200      	movs	r2, #0
 800ac44:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	68ba      	ldr	r2, [r7, #8]
 800ac4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	88fa      	ldrh	r2, [r7, #6]
 800ac50:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	88fa      	ldrh	r2, [r7, #6]
 800ac56:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	2200      	movs	r2, #0
 800ac62:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	2200      	movs	r2, #0
 800ac68:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	2200      	movs	r2, #0
 800ac74:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	689b      	ldr	r3, [r3, #8]
 800ac7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ac7e:	d10f      	bne.n	800aca0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	681a      	ldr	r2, [r3, #0]
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ac8e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	681a      	ldr	r2, [r3, #0]
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ac9e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acaa:	2b40      	cmp	r3, #64	@ 0x40
 800acac:	d007      	beq.n	800acbe <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	681a      	ldr	r2, [r3, #0]
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800acbc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	68db      	ldr	r3, [r3, #12]
 800acc2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800acc6:	d152      	bne.n	800ad6e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	685b      	ldr	r3, [r3, #4]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d002      	beq.n	800acd6 <HAL_SPI_Transmit+0xee>
 800acd0:	8b7b      	ldrh	r3, [r7, #26]
 800acd2:	2b01      	cmp	r3, #1
 800acd4:	d145      	bne.n	800ad62 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800acda:	881a      	ldrh	r2, [r3, #0]
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ace6:	1c9a      	adds	r2, r3, #2
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800acf0:	b29b      	uxth	r3, r3
 800acf2:	3b01      	subs	r3, #1
 800acf4:	b29a      	uxth	r2, r3
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800acfa:	e032      	b.n	800ad62 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	689b      	ldr	r3, [r3, #8]
 800ad02:	f003 0302 	and.w	r3, r3, #2
 800ad06:	2b02      	cmp	r3, #2
 800ad08:	d112      	bne.n	800ad30 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad0e:	881a      	ldrh	r2, [r3, #0]
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad1a:	1c9a      	adds	r2, r3, #2
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ad24:	b29b      	uxth	r3, r3
 800ad26:	3b01      	subs	r3, #1
 800ad28:	b29a      	uxth	r2, r3
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800ad2e:	e018      	b.n	800ad62 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ad30:	f7fa f970 	bl	8005014 <HAL_GetTick>
 800ad34:	4602      	mov	r2, r0
 800ad36:	69fb      	ldr	r3, [r7, #28]
 800ad38:	1ad3      	subs	r3, r2, r3
 800ad3a:	683a      	ldr	r2, [r7, #0]
 800ad3c:	429a      	cmp	r2, r3
 800ad3e:	d803      	bhi.n	800ad48 <HAL_SPI_Transmit+0x160>
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad46:	d102      	bne.n	800ad4e <HAL_SPI_Transmit+0x166>
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d109      	bne.n	800ad62 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	2201      	movs	r2, #1
 800ad52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	2200      	movs	r2, #0
 800ad5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800ad5e:	2303      	movs	r3, #3
 800ad60:	e082      	b.n	800ae68 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ad66:	b29b      	uxth	r3, r3
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d1c7      	bne.n	800acfc <HAL_SPI_Transmit+0x114>
 800ad6c:	e053      	b.n	800ae16 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	685b      	ldr	r3, [r3, #4]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d002      	beq.n	800ad7c <HAL_SPI_Transmit+0x194>
 800ad76:	8b7b      	ldrh	r3, [r7, #26]
 800ad78:	2b01      	cmp	r3, #1
 800ad7a:	d147      	bne.n	800ae0c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	330c      	adds	r3, #12
 800ad86:	7812      	ldrb	r2, [r2, #0]
 800ad88:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad8e:	1c5a      	adds	r2, r3, #1
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ad98:	b29b      	uxth	r3, r3
 800ad9a:	3b01      	subs	r3, #1
 800ad9c:	b29a      	uxth	r2, r3
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800ada2:	e033      	b.n	800ae0c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	689b      	ldr	r3, [r3, #8]
 800adaa:	f003 0302 	and.w	r3, r3, #2
 800adae:	2b02      	cmp	r3, #2
 800adb0:	d113      	bne.n	800adda <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	330c      	adds	r3, #12
 800adbc:	7812      	ldrb	r2, [r2, #0]
 800adbe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800adc4:	1c5a      	adds	r2, r3, #1
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800adce:	b29b      	uxth	r3, r3
 800add0:	3b01      	subs	r3, #1
 800add2:	b29a      	uxth	r2, r3
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	86da      	strh	r2, [r3, #54]	@ 0x36
 800add8:	e018      	b.n	800ae0c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800adda:	f7fa f91b 	bl	8005014 <HAL_GetTick>
 800adde:	4602      	mov	r2, r0
 800ade0:	69fb      	ldr	r3, [r7, #28]
 800ade2:	1ad3      	subs	r3, r2, r3
 800ade4:	683a      	ldr	r2, [r7, #0]
 800ade6:	429a      	cmp	r2, r3
 800ade8:	d803      	bhi.n	800adf2 <HAL_SPI_Transmit+0x20a>
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adf0:	d102      	bne.n	800adf8 <HAL_SPI_Transmit+0x210>
 800adf2:	683b      	ldr	r3, [r7, #0]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d109      	bne.n	800ae0c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	2201      	movs	r2, #1
 800adfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	2200      	movs	r2, #0
 800ae04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800ae08:	2303      	movs	r3, #3
 800ae0a:	e02d      	b.n	800ae68 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ae10:	b29b      	uxth	r3, r3
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d1c6      	bne.n	800ada4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ae16:	69fa      	ldr	r2, [r7, #28]
 800ae18:	6839      	ldr	r1, [r7, #0]
 800ae1a:	68f8      	ldr	r0, [r7, #12]
 800ae1c:	f000 fbc4 	bl	800b5a8 <SPI_EndRxTxTransaction>
 800ae20:	4603      	mov	r3, r0
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d002      	beq.n	800ae2c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	2220      	movs	r2, #32
 800ae2a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	689b      	ldr	r3, [r3, #8]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d10a      	bne.n	800ae4a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ae34:	2300      	movs	r3, #0
 800ae36:	617b      	str	r3, [r7, #20]
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	68db      	ldr	r3, [r3, #12]
 800ae3e:	617b      	str	r3, [r7, #20]
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	689b      	ldr	r3, [r3, #8]
 800ae46:	617b      	str	r3, [r7, #20]
 800ae48:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	2201      	movs	r2, #1
 800ae4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	2200      	movs	r2, #0
 800ae56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d001      	beq.n	800ae66 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800ae62:	2301      	movs	r3, #1
 800ae64:	e000      	b.n	800ae68 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800ae66:	2300      	movs	r3, #0
  }
}
 800ae68:	4618      	mov	r0, r3
 800ae6a:	3720      	adds	r7, #32
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	bd80      	pop	{r7, pc}

0800ae70 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b088      	sub	sp, #32
 800ae74:	af02      	add	r7, sp, #8
 800ae76:	60f8      	str	r0, [r7, #12]
 800ae78:	60b9      	str	r1, [r7, #8]
 800ae7a:	603b      	str	r3, [r7, #0]
 800ae7c:	4613      	mov	r3, r2
 800ae7e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ae86:	b2db      	uxtb	r3, r3
 800ae88:	2b01      	cmp	r3, #1
 800ae8a:	d001      	beq.n	800ae90 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800ae8c:	2302      	movs	r3, #2
 800ae8e:	e104      	b.n	800b09a <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	685b      	ldr	r3, [r3, #4]
 800ae94:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ae98:	d112      	bne.n	800aec0 <HAL_SPI_Receive+0x50>
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	689b      	ldr	r3, [r3, #8]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d10e      	bne.n	800aec0 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	2204      	movs	r2, #4
 800aea6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800aeaa:	88fa      	ldrh	r2, [r7, #6]
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	9300      	str	r3, [sp, #0]
 800aeb0:	4613      	mov	r3, r2
 800aeb2:	68ba      	ldr	r2, [r7, #8]
 800aeb4:	68b9      	ldr	r1, [r7, #8]
 800aeb6:	68f8      	ldr	r0, [r7, #12]
 800aeb8:	f000 f8f3 	bl	800b0a2 <HAL_SPI_TransmitReceive>
 800aebc:	4603      	mov	r3, r0
 800aebe:	e0ec      	b.n	800b09a <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aec0:	f7fa f8a8 	bl	8005014 <HAL_GetTick>
 800aec4:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d002      	beq.n	800aed2 <HAL_SPI_Receive+0x62>
 800aecc:	88fb      	ldrh	r3, [r7, #6]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d101      	bne.n	800aed6 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800aed2:	2301      	movs	r3, #1
 800aed4:	e0e1      	b.n	800b09a <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800aedc:	2b01      	cmp	r3, #1
 800aede:	d101      	bne.n	800aee4 <HAL_SPI_Receive+0x74>
 800aee0:	2302      	movs	r3, #2
 800aee2:	e0da      	b.n	800b09a <HAL_SPI_Receive+0x22a>
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	2201      	movs	r2, #1
 800aee8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	2204      	movs	r2, #4
 800aef0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	2200      	movs	r2, #0
 800aef8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	68ba      	ldr	r2, [r7, #8]
 800aefe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	88fa      	ldrh	r2, [r7, #6]
 800af04:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	88fa      	ldrh	r2, [r7, #6]
 800af0a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	2200      	movs	r2, #0
 800af10:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	2200      	movs	r2, #0
 800af16:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	2200      	movs	r2, #0
 800af1c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	2200      	movs	r2, #0
 800af22:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	2200      	movs	r2, #0
 800af28:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	689b      	ldr	r3, [r3, #8]
 800af2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800af32:	d10f      	bne.n	800af54 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	681a      	ldr	r2, [r3, #0]
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800af42:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	681a      	ldr	r2, [r3, #0]
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800af52:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af5e:	2b40      	cmp	r3, #64	@ 0x40
 800af60:	d007      	beq.n	800af72 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	681a      	ldr	r2, [r3, #0]
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800af70:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	68db      	ldr	r3, [r3, #12]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d170      	bne.n	800b05c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800af7a:	e035      	b.n	800afe8 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	689b      	ldr	r3, [r3, #8]
 800af82:	f003 0301 	and.w	r3, r3, #1
 800af86:	2b01      	cmp	r3, #1
 800af88:	d115      	bne.n	800afb6 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	f103 020c 	add.w	r2, r3, #12
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af96:	7812      	ldrb	r2, [r2, #0]
 800af98:	b2d2      	uxtb	r2, r2
 800af9a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afa0:	1c5a      	adds	r2, r3, #1
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800afaa:	b29b      	uxth	r3, r3
 800afac:	3b01      	subs	r3, #1
 800afae:	b29a      	uxth	r2, r3
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800afb4:	e018      	b.n	800afe8 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800afb6:	f7fa f82d 	bl	8005014 <HAL_GetTick>
 800afba:	4602      	mov	r2, r0
 800afbc:	697b      	ldr	r3, [r7, #20]
 800afbe:	1ad3      	subs	r3, r2, r3
 800afc0:	683a      	ldr	r2, [r7, #0]
 800afc2:	429a      	cmp	r2, r3
 800afc4:	d803      	bhi.n	800afce <HAL_SPI_Receive+0x15e>
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afcc:	d102      	bne.n	800afd4 <HAL_SPI_Receive+0x164>
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d109      	bne.n	800afe8 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	2201      	movs	r2, #1
 800afd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	2200      	movs	r2, #0
 800afe0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800afe4:	2303      	movs	r3, #3
 800afe6:	e058      	b.n	800b09a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800afec:	b29b      	uxth	r3, r3
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d1c4      	bne.n	800af7c <HAL_SPI_Receive+0x10c>
 800aff2:	e038      	b.n	800b066 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	689b      	ldr	r3, [r3, #8]
 800affa:	f003 0301 	and.w	r3, r3, #1
 800affe:	2b01      	cmp	r3, #1
 800b000:	d113      	bne.n	800b02a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	68da      	ldr	r2, [r3, #12]
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b00c:	b292      	uxth	r2, r2
 800b00e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b014:	1c9a      	adds	r2, r3, #2
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b01e:	b29b      	uxth	r3, r3
 800b020:	3b01      	subs	r3, #1
 800b022:	b29a      	uxth	r2, r3
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b028:	e018      	b.n	800b05c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b02a:	f7f9 fff3 	bl	8005014 <HAL_GetTick>
 800b02e:	4602      	mov	r2, r0
 800b030:	697b      	ldr	r3, [r7, #20]
 800b032:	1ad3      	subs	r3, r2, r3
 800b034:	683a      	ldr	r2, [r7, #0]
 800b036:	429a      	cmp	r2, r3
 800b038:	d803      	bhi.n	800b042 <HAL_SPI_Receive+0x1d2>
 800b03a:	683b      	ldr	r3, [r7, #0]
 800b03c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b040:	d102      	bne.n	800b048 <HAL_SPI_Receive+0x1d8>
 800b042:	683b      	ldr	r3, [r7, #0]
 800b044:	2b00      	cmp	r3, #0
 800b046:	d109      	bne.n	800b05c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	2201      	movs	r2, #1
 800b04c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	2200      	movs	r2, #0
 800b054:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800b058:	2303      	movs	r3, #3
 800b05a:	e01e      	b.n	800b09a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b060:	b29b      	uxth	r3, r3
 800b062:	2b00      	cmp	r3, #0
 800b064:	d1c6      	bne.n	800aff4 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b066:	697a      	ldr	r2, [r7, #20]
 800b068:	6839      	ldr	r1, [r7, #0]
 800b06a:	68f8      	ldr	r0, [r7, #12]
 800b06c:	f000 fa4a 	bl	800b504 <SPI_EndRxTransaction>
 800b070:	4603      	mov	r3, r0
 800b072:	2b00      	cmp	r3, #0
 800b074:	d002      	beq.n	800b07c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	2220      	movs	r2, #32
 800b07a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	2201      	movs	r2, #1
 800b080:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	2200      	movs	r2, #0
 800b088:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b090:	2b00      	cmp	r3, #0
 800b092:	d001      	beq.n	800b098 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800b094:	2301      	movs	r3, #1
 800b096:	e000      	b.n	800b09a <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800b098:	2300      	movs	r3, #0
  }
}
 800b09a:	4618      	mov	r0, r3
 800b09c:	3718      	adds	r7, #24
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd80      	pop	{r7, pc}

0800b0a2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b0a2:	b580      	push	{r7, lr}
 800b0a4:	b08a      	sub	sp, #40	@ 0x28
 800b0a6:	af00      	add	r7, sp, #0
 800b0a8:	60f8      	str	r0, [r7, #12]
 800b0aa:	60b9      	str	r1, [r7, #8]
 800b0ac:	607a      	str	r2, [r7, #4]
 800b0ae:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b0b0:	2301      	movs	r3, #1
 800b0b2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b0b4:	f7f9 ffae 	bl	8005014 <HAL_GetTick>
 800b0b8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b0c0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	685b      	ldr	r3, [r3, #4]
 800b0c6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800b0c8:	887b      	ldrh	r3, [r7, #2]
 800b0ca:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b0cc:	7ffb      	ldrb	r3, [r7, #31]
 800b0ce:	2b01      	cmp	r3, #1
 800b0d0:	d00c      	beq.n	800b0ec <HAL_SPI_TransmitReceive+0x4a>
 800b0d2:	69bb      	ldr	r3, [r7, #24]
 800b0d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b0d8:	d106      	bne.n	800b0e8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	689b      	ldr	r3, [r3, #8]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d102      	bne.n	800b0e8 <HAL_SPI_TransmitReceive+0x46>
 800b0e2:	7ffb      	ldrb	r3, [r7, #31]
 800b0e4:	2b04      	cmp	r3, #4
 800b0e6:	d001      	beq.n	800b0ec <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800b0e8:	2302      	movs	r3, #2
 800b0ea:	e17f      	b.n	800b3ec <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d005      	beq.n	800b0fe <HAL_SPI_TransmitReceive+0x5c>
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d002      	beq.n	800b0fe <HAL_SPI_TransmitReceive+0x5c>
 800b0f8:	887b      	ldrh	r3, [r7, #2]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d101      	bne.n	800b102 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800b0fe:	2301      	movs	r3, #1
 800b100:	e174      	b.n	800b3ec <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800b108:	2b01      	cmp	r3, #1
 800b10a:	d101      	bne.n	800b110 <HAL_SPI_TransmitReceive+0x6e>
 800b10c:	2302      	movs	r3, #2
 800b10e:	e16d      	b.n	800b3ec <HAL_SPI_TransmitReceive+0x34a>
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	2201      	movs	r2, #1
 800b114:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b11e:	b2db      	uxtb	r3, r3
 800b120:	2b04      	cmp	r3, #4
 800b122:	d003      	beq.n	800b12c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	2205      	movs	r2, #5
 800b128:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	2200      	movs	r2, #0
 800b130:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	687a      	ldr	r2, [r7, #4]
 800b136:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	887a      	ldrh	r2, [r7, #2]
 800b13c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	887a      	ldrh	r2, [r7, #2]
 800b142:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	68ba      	ldr	r2, [r7, #8]
 800b148:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	887a      	ldrh	r2, [r7, #2]
 800b14e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	887a      	ldrh	r2, [r7, #2]
 800b154:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	2200      	movs	r2, #0
 800b15a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	2200      	movs	r2, #0
 800b160:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b16c:	2b40      	cmp	r3, #64	@ 0x40
 800b16e:	d007      	beq.n	800b180 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	681a      	ldr	r2, [r3, #0]
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b17e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	68db      	ldr	r3, [r3, #12]
 800b184:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b188:	d17e      	bne.n	800b288 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	685b      	ldr	r3, [r3, #4]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d002      	beq.n	800b198 <HAL_SPI_TransmitReceive+0xf6>
 800b192:	8afb      	ldrh	r3, [r7, #22]
 800b194:	2b01      	cmp	r3, #1
 800b196:	d16c      	bne.n	800b272 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b19c:	881a      	ldrh	r2, [r3, #0]
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1a8:	1c9a      	adds	r2, r3, #2
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b1b2:	b29b      	uxth	r3, r3
 800b1b4:	3b01      	subs	r3, #1
 800b1b6:	b29a      	uxth	r2, r3
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b1bc:	e059      	b.n	800b272 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	689b      	ldr	r3, [r3, #8]
 800b1c4:	f003 0302 	and.w	r3, r3, #2
 800b1c8:	2b02      	cmp	r3, #2
 800b1ca:	d11b      	bne.n	800b204 <HAL_SPI_TransmitReceive+0x162>
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b1d0:	b29b      	uxth	r3, r3
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d016      	beq.n	800b204 <HAL_SPI_TransmitReceive+0x162>
 800b1d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1d8:	2b01      	cmp	r3, #1
 800b1da:	d113      	bne.n	800b204 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1e0:	881a      	ldrh	r2, [r3, #0]
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1ec:	1c9a      	adds	r2, r3, #2
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b1f6:	b29b      	uxth	r3, r3
 800b1f8:	3b01      	subs	r3, #1
 800b1fa:	b29a      	uxth	r2, r3
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b200:	2300      	movs	r3, #0
 800b202:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	689b      	ldr	r3, [r3, #8]
 800b20a:	f003 0301 	and.w	r3, r3, #1
 800b20e:	2b01      	cmp	r3, #1
 800b210:	d119      	bne.n	800b246 <HAL_SPI_TransmitReceive+0x1a4>
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b216:	b29b      	uxth	r3, r3
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d014      	beq.n	800b246 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	68da      	ldr	r2, [r3, #12]
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b226:	b292      	uxth	r2, r2
 800b228:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b22e:	1c9a      	adds	r2, r3, #2
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b238:	b29b      	uxth	r3, r3
 800b23a:	3b01      	subs	r3, #1
 800b23c:	b29a      	uxth	r2, r3
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b242:	2301      	movs	r3, #1
 800b244:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b246:	f7f9 fee5 	bl	8005014 <HAL_GetTick>
 800b24a:	4602      	mov	r2, r0
 800b24c:	6a3b      	ldr	r3, [r7, #32]
 800b24e:	1ad3      	subs	r3, r2, r3
 800b250:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b252:	429a      	cmp	r2, r3
 800b254:	d80d      	bhi.n	800b272 <HAL_SPI_TransmitReceive+0x1d0>
 800b256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b25c:	d009      	beq.n	800b272 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	2201      	movs	r2, #1
 800b262:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	2200      	movs	r2, #0
 800b26a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800b26e:	2303      	movs	r3, #3
 800b270:	e0bc      	b.n	800b3ec <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b276:	b29b      	uxth	r3, r3
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d1a0      	bne.n	800b1be <HAL_SPI_TransmitReceive+0x11c>
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b280:	b29b      	uxth	r3, r3
 800b282:	2b00      	cmp	r3, #0
 800b284:	d19b      	bne.n	800b1be <HAL_SPI_TransmitReceive+0x11c>
 800b286:	e082      	b.n	800b38e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	685b      	ldr	r3, [r3, #4]
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d002      	beq.n	800b296 <HAL_SPI_TransmitReceive+0x1f4>
 800b290:	8afb      	ldrh	r3, [r7, #22]
 800b292:	2b01      	cmp	r3, #1
 800b294:	d171      	bne.n	800b37a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	330c      	adds	r3, #12
 800b2a0:	7812      	ldrb	r2, [r2, #0]
 800b2a2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2a8:	1c5a      	adds	r2, r3, #1
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b2b2:	b29b      	uxth	r3, r3
 800b2b4:	3b01      	subs	r3, #1
 800b2b6:	b29a      	uxth	r2, r3
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b2bc:	e05d      	b.n	800b37a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	689b      	ldr	r3, [r3, #8]
 800b2c4:	f003 0302 	and.w	r3, r3, #2
 800b2c8:	2b02      	cmp	r3, #2
 800b2ca:	d11c      	bne.n	800b306 <HAL_SPI_TransmitReceive+0x264>
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b2d0:	b29b      	uxth	r3, r3
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d017      	beq.n	800b306 <HAL_SPI_TransmitReceive+0x264>
 800b2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2d8:	2b01      	cmp	r3, #1
 800b2da:	d114      	bne.n	800b306 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	330c      	adds	r3, #12
 800b2e6:	7812      	ldrb	r2, [r2, #0]
 800b2e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2ee:	1c5a      	adds	r2, r3, #1
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b2f8:	b29b      	uxth	r3, r3
 800b2fa:	3b01      	subs	r3, #1
 800b2fc:	b29a      	uxth	r2, r3
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b302:	2300      	movs	r3, #0
 800b304:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	689b      	ldr	r3, [r3, #8]
 800b30c:	f003 0301 	and.w	r3, r3, #1
 800b310:	2b01      	cmp	r3, #1
 800b312:	d119      	bne.n	800b348 <HAL_SPI_TransmitReceive+0x2a6>
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b318:	b29b      	uxth	r3, r3
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d014      	beq.n	800b348 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	68da      	ldr	r2, [r3, #12]
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b328:	b2d2      	uxtb	r2, r2
 800b32a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b330:	1c5a      	adds	r2, r3, #1
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b33a:	b29b      	uxth	r3, r3
 800b33c:	3b01      	subs	r3, #1
 800b33e:	b29a      	uxth	r2, r3
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b344:	2301      	movs	r3, #1
 800b346:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b348:	f7f9 fe64 	bl	8005014 <HAL_GetTick>
 800b34c:	4602      	mov	r2, r0
 800b34e:	6a3b      	ldr	r3, [r7, #32]
 800b350:	1ad3      	subs	r3, r2, r3
 800b352:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b354:	429a      	cmp	r2, r3
 800b356:	d803      	bhi.n	800b360 <HAL_SPI_TransmitReceive+0x2be>
 800b358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b35a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b35e:	d102      	bne.n	800b366 <HAL_SPI_TransmitReceive+0x2c4>
 800b360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b362:	2b00      	cmp	r3, #0
 800b364:	d109      	bne.n	800b37a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	2201      	movs	r2, #1
 800b36a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	2200      	movs	r2, #0
 800b372:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800b376:	2303      	movs	r3, #3
 800b378:	e038      	b.n	800b3ec <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b37e:	b29b      	uxth	r3, r3
 800b380:	2b00      	cmp	r3, #0
 800b382:	d19c      	bne.n	800b2be <HAL_SPI_TransmitReceive+0x21c>
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b388:	b29b      	uxth	r3, r3
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d197      	bne.n	800b2be <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b38e:	6a3a      	ldr	r2, [r7, #32]
 800b390:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b392:	68f8      	ldr	r0, [r7, #12]
 800b394:	f000 f908 	bl	800b5a8 <SPI_EndRxTxTransaction>
 800b398:	4603      	mov	r3, r0
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d008      	beq.n	800b3b0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	2220      	movs	r2, #32
 800b3a2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800b3ac:	2301      	movs	r3, #1
 800b3ae:	e01d      	b.n	800b3ec <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	689b      	ldr	r3, [r3, #8]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d10a      	bne.n	800b3ce <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	613b      	str	r3, [r7, #16]
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	68db      	ldr	r3, [r3, #12]
 800b3c2:	613b      	str	r3, [r7, #16]
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	689b      	ldr	r3, [r3, #8]
 800b3ca:	613b      	str	r3, [r7, #16]
 800b3cc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	2201      	movs	r2, #1
 800b3d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	2200      	movs	r2, #0
 800b3da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d001      	beq.n	800b3ea <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800b3e6:	2301      	movs	r3, #1
 800b3e8:	e000      	b.n	800b3ec <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800b3ea:	2300      	movs	r3, #0
  }
}
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	3728      	adds	r7, #40	@ 0x28
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	bd80      	pop	{r7, pc}

0800b3f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b088      	sub	sp, #32
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	60f8      	str	r0, [r7, #12]
 800b3fc:	60b9      	str	r1, [r7, #8]
 800b3fe:	603b      	str	r3, [r7, #0]
 800b400:	4613      	mov	r3, r2
 800b402:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b404:	f7f9 fe06 	bl	8005014 <HAL_GetTick>
 800b408:	4602      	mov	r2, r0
 800b40a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b40c:	1a9b      	subs	r3, r3, r2
 800b40e:	683a      	ldr	r2, [r7, #0]
 800b410:	4413      	add	r3, r2
 800b412:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b414:	f7f9 fdfe 	bl	8005014 <HAL_GetTick>
 800b418:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b41a:	4b39      	ldr	r3, [pc, #228]	@ (800b500 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	015b      	lsls	r3, r3, #5
 800b420:	0d1b      	lsrs	r3, r3, #20
 800b422:	69fa      	ldr	r2, [r7, #28]
 800b424:	fb02 f303 	mul.w	r3, r2, r3
 800b428:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b42a:	e054      	b.n	800b4d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b42c:	683b      	ldr	r3, [r7, #0]
 800b42e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b432:	d050      	beq.n	800b4d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b434:	f7f9 fdee 	bl	8005014 <HAL_GetTick>
 800b438:	4602      	mov	r2, r0
 800b43a:	69bb      	ldr	r3, [r7, #24]
 800b43c:	1ad3      	subs	r3, r2, r3
 800b43e:	69fa      	ldr	r2, [r7, #28]
 800b440:	429a      	cmp	r2, r3
 800b442:	d902      	bls.n	800b44a <SPI_WaitFlagStateUntilTimeout+0x56>
 800b444:	69fb      	ldr	r3, [r7, #28]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d13d      	bne.n	800b4c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	685a      	ldr	r2, [r3, #4]
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b458:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	685b      	ldr	r3, [r3, #4]
 800b45e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b462:	d111      	bne.n	800b488 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	689b      	ldr	r3, [r3, #8]
 800b468:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b46c:	d004      	beq.n	800b478 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	689b      	ldr	r3, [r3, #8]
 800b472:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b476:	d107      	bne.n	800b488 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	681a      	ldr	r2, [r3, #0]
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b486:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b48c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b490:	d10f      	bne.n	800b4b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	681a      	ldr	r2, [r3, #0]
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b4a0:	601a      	str	r2, [r3, #0]
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	681a      	ldr	r2, [r3, #0]
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b4b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	2201      	movs	r2, #1
 800b4b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	2200      	movs	r2, #0
 800b4be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800b4c2:	2303      	movs	r3, #3
 800b4c4:	e017      	b.n	800b4f6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b4c6:	697b      	ldr	r3, [r7, #20]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d101      	bne.n	800b4d0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b4cc:	2300      	movs	r3, #0
 800b4ce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b4d0:	697b      	ldr	r3, [r7, #20]
 800b4d2:	3b01      	subs	r3, #1
 800b4d4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	689a      	ldr	r2, [r3, #8]
 800b4dc:	68bb      	ldr	r3, [r7, #8]
 800b4de:	4013      	ands	r3, r2
 800b4e0:	68ba      	ldr	r2, [r7, #8]
 800b4e2:	429a      	cmp	r2, r3
 800b4e4:	bf0c      	ite	eq
 800b4e6:	2301      	moveq	r3, #1
 800b4e8:	2300      	movne	r3, #0
 800b4ea:	b2db      	uxtb	r3, r3
 800b4ec:	461a      	mov	r2, r3
 800b4ee:	79fb      	ldrb	r3, [r7, #7]
 800b4f0:	429a      	cmp	r2, r3
 800b4f2:	d19b      	bne.n	800b42c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b4f4:	2300      	movs	r3, #0
}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	3720      	adds	r7, #32
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	bd80      	pop	{r7, pc}
 800b4fe:	bf00      	nop
 800b500:	20000004 	.word	0x20000004

0800b504 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b086      	sub	sp, #24
 800b508:	af02      	add	r7, sp, #8
 800b50a:	60f8      	str	r0, [r7, #12]
 800b50c:	60b9      	str	r1, [r7, #8]
 800b50e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	685b      	ldr	r3, [r3, #4]
 800b514:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b518:	d111      	bne.n	800b53e <SPI_EndRxTransaction+0x3a>
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	689b      	ldr	r3, [r3, #8]
 800b51e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b522:	d004      	beq.n	800b52e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	689b      	ldr	r3, [r3, #8]
 800b528:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b52c:	d107      	bne.n	800b53e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	681a      	ldr	r2, [r3, #0]
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b53c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	685b      	ldr	r3, [r3, #4]
 800b542:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b546:	d117      	bne.n	800b578 <SPI_EndRxTransaction+0x74>
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	689b      	ldr	r3, [r3, #8]
 800b54c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b550:	d112      	bne.n	800b578 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	9300      	str	r3, [sp, #0]
 800b556:	68bb      	ldr	r3, [r7, #8]
 800b558:	2200      	movs	r2, #0
 800b55a:	2101      	movs	r1, #1
 800b55c:	68f8      	ldr	r0, [r7, #12]
 800b55e:	f7ff ff49 	bl	800b3f4 <SPI_WaitFlagStateUntilTimeout>
 800b562:	4603      	mov	r3, r0
 800b564:	2b00      	cmp	r3, #0
 800b566:	d01a      	beq.n	800b59e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b56c:	f043 0220 	orr.w	r2, r3, #32
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800b574:	2303      	movs	r3, #3
 800b576:	e013      	b.n	800b5a0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	9300      	str	r3, [sp, #0]
 800b57c:	68bb      	ldr	r3, [r7, #8]
 800b57e:	2200      	movs	r2, #0
 800b580:	2180      	movs	r1, #128	@ 0x80
 800b582:	68f8      	ldr	r0, [r7, #12]
 800b584:	f7ff ff36 	bl	800b3f4 <SPI_WaitFlagStateUntilTimeout>
 800b588:	4603      	mov	r3, r0
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d007      	beq.n	800b59e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b592:	f043 0220 	orr.w	r2, r3, #32
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800b59a:	2303      	movs	r3, #3
 800b59c:	e000      	b.n	800b5a0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800b59e:	2300      	movs	r3, #0
}
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	3710      	adds	r7, #16
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	bd80      	pop	{r7, pc}

0800b5a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	b086      	sub	sp, #24
 800b5ac:	af02      	add	r7, sp, #8
 800b5ae:	60f8      	str	r0, [r7, #12]
 800b5b0:	60b9      	str	r1, [r7, #8]
 800b5b2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	9300      	str	r3, [sp, #0]
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	2201      	movs	r2, #1
 800b5bc:	2102      	movs	r1, #2
 800b5be:	68f8      	ldr	r0, [r7, #12]
 800b5c0:	f7ff ff18 	bl	800b3f4 <SPI_WaitFlagStateUntilTimeout>
 800b5c4:	4603      	mov	r3, r0
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d007      	beq.n	800b5da <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5ce:	f043 0220 	orr.w	r2, r3, #32
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800b5d6:	2303      	movs	r3, #3
 800b5d8:	e013      	b.n	800b602 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	9300      	str	r3, [sp, #0]
 800b5de:	68bb      	ldr	r3, [r7, #8]
 800b5e0:	2200      	movs	r2, #0
 800b5e2:	2180      	movs	r1, #128	@ 0x80
 800b5e4:	68f8      	ldr	r0, [r7, #12]
 800b5e6:	f7ff ff05 	bl	800b3f4 <SPI_WaitFlagStateUntilTimeout>
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d007      	beq.n	800b600 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5f4:	f043 0220 	orr.w	r2, r3, #32
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800b5fc:	2303      	movs	r3, #3
 800b5fe:	e000      	b.n	800b602 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800b600:	2300      	movs	r3, #0
}
 800b602:	4618      	mov	r0, r3
 800b604:	3710      	adds	r7, #16
 800b606:	46bd      	mov	sp, r7
 800b608:	bd80      	pop	{r7, pc}

0800b60a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b60a:	b580      	push	{r7, lr}
 800b60c:	b082      	sub	sp, #8
 800b60e:	af00      	add	r7, sp, #0
 800b610:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d101      	bne.n	800b61c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b618:	2301      	movs	r3, #1
 800b61a:	e041      	b.n	800b6a0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b622:	b2db      	uxtb	r3, r3
 800b624:	2b00      	cmp	r3, #0
 800b626:	d106      	bne.n	800b636 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	2200      	movs	r2, #0
 800b62c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b630:	6878      	ldr	r0, [r7, #4]
 800b632:	f7f9 faaf 	bl	8004b94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	2202      	movs	r2, #2
 800b63a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681a      	ldr	r2, [r3, #0]
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	3304      	adds	r3, #4
 800b646:	4619      	mov	r1, r3
 800b648:	4610      	mov	r0, r2
 800b64a:	f000 fa89 	bl	800bb60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	2201      	movs	r2, #1
 800b652:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	2201      	movs	r2, #1
 800b65a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	2201      	movs	r2, #1
 800b662:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2201      	movs	r2, #1
 800b66a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	2201      	movs	r2, #1
 800b672:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	2201      	movs	r2, #1
 800b67a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	2201      	movs	r2, #1
 800b682:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	2201      	movs	r2, #1
 800b68a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	2201      	movs	r2, #1
 800b692:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	2201      	movs	r2, #1
 800b69a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b69e:	2300      	movs	r3, #0
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	3708      	adds	r7, #8
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bd80      	pop	{r7, pc}

0800b6a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	b085      	sub	sp, #20
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6b6:	b2db      	uxtb	r3, r3
 800b6b8:	2b01      	cmp	r3, #1
 800b6ba:	d001      	beq.n	800b6c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b6bc:	2301      	movs	r3, #1
 800b6be:	e03a      	b.n	800b736 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2202      	movs	r2, #2
 800b6c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	68da      	ldr	r2, [r3, #12]
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	f042 0201 	orr.w	r2, r2, #1
 800b6d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	4a18      	ldr	r2, [pc, #96]	@ (800b740 <HAL_TIM_Base_Start_IT+0x98>)
 800b6de:	4293      	cmp	r3, r2
 800b6e0:	d00e      	beq.n	800b700 <HAL_TIM_Base_Start_IT+0x58>
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b6ea:	d009      	beq.n	800b700 <HAL_TIM_Base_Start_IT+0x58>
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	4a14      	ldr	r2, [pc, #80]	@ (800b744 <HAL_TIM_Base_Start_IT+0x9c>)
 800b6f2:	4293      	cmp	r3, r2
 800b6f4:	d004      	beq.n	800b700 <HAL_TIM_Base_Start_IT+0x58>
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	4a13      	ldr	r2, [pc, #76]	@ (800b748 <HAL_TIM_Base_Start_IT+0xa0>)
 800b6fc:	4293      	cmp	r3, r2
 800b6fe:	d111      	bne.n	800b724 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	689b      	ldr	r3, [r3, #8]
 800b706:	f003 0307 	and.w	r3, r3, #7
 800b70a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	2b06      	cmp	r3, #6
 800b710:	d010      	beq.n	800b734 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	681a      	ldr	r2, [r3, #0]
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	f042 0201 	orr.w	r2, r2, #1
 800b720:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b722:	e007      	b.n	800b734 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	681a      	ldr	r2, [r3, #0]
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	f042 0201 	orr.w	r2, r2, #1
 800b732:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b734:	2300      	movs	r3, #0
}
 800b736:	4618      	mov	r0, r3
 800b738:	3714      	adds	r7, #20
 800b73a:	46bd      	mov	sp, r7
 800b73c:	bc80      	pop	{r7}
 800b73e:	4770      	bx	lr
 800b740:	40012c00 	.word	0x40012c00
 800b744:	40000400 	.word	0x40000400
 800b748:	40000800 	.word	0x40000800

0800b74c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b74c:	b480      	push	{r7}
 800b74e:	b083      	sub	sp, #12
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	68da      	ldr	r2, [r3, #12]
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	f022 0201 	bic.w	r2, r2, #1
 800b762:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	6a1a      	ldr	r2, [r3, #32]
 800b76a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b76e:	4013      	ands	r3, r2
 800b770:	2b00      	cmp	r3, #0
 800b772:	d10f      	bne.n	800b794 <HAL_TIM_Base_Stop_IT+0x48>
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	6a1a      	ldr	r2, [r3, #32]
 800b77a:	f240 4344 	movw	r3, #1092	@ 0x444
 800b77e:	4013      	ands	r3, r2
 800b780:	2b00      	cmp	r3, #0
 800b782:	d107      	bne.n	800b794 <HAL_TIM_Base_Stop_IT+0x48>
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	681a      	ldr	r2, [r3, #0]
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	f022 0201 	bic.w	r2, r2, #1
 800b792:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2201      	movs	r2, #1
 800b798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b79c:	2300      	movs	r3, #0
}
 800b79e:	4618      	mov	r0, r3
 800b7a0:	370c      	adds	r7, #12
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	bc80      	pop	{r7}
 800b7a6:	4770      	bx	lr

0800b7a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b084      	sub	sp, #16
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	68db      	ldr	r3, [r3, #12]
 800b7b6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	691b      	ldr	r3, [r3, #16]
 800b7be:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	f003 0302 	and.w	r3, r3, #2
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d020      	beq.n	800b80c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	f003 0302 	and.w	r3, r3, #2
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d01b      	beq.n	800b80c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	f06f 0202 	mvn.w	r2, #2
 800b7dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2201      	movs	r2, #1
 800b7e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	699b      	ldr	r3, [r3, #24]
 800b7ea:	f003 0303 	and.w	r3, r3, #3
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d003      	beq.n	800b7fa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b7f2:	6878      	ldr	r0, [r7, #4]
 800b7f4:	f000 f998 	bl	800bb28 <HAL_TIM_IC_CaptureCallback>
 800b7f8:	e005      	b.n	800b806 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b7fa:	6878      	ldr	r0, [r7, #4]
 800b7fc:	f000 f98b 	bl	800bb16 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b800:	6878      	ldr	r0, [r7, #4]
 800b802:	f000 f99a 	bl	800bb3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	2200      	movs	r2, #0
 800b80a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b80c:	68bb      	ldr	r3, [r7, #8]
 800b80e:	f003 0304 	and.w	r3, r3, #4
 800b812:	2b00      	cmp	r3, #0
 800b814:	d020      	beq.n	800b858 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	f003 0304 	and.w	r3, r3, #4
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d01b      	beq.n	800b858 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	f06f 0204 	mvn.w	r2, #4
 800b828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	2202      	movs	r2, #2
 800b82e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	699b      	ldr	r3, [r3, #24]
 800b836:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d003      	beq.n	800b846 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b83e:	6878      	ldr	r0, [r7, #4]
 800b840:	f000 f972 	bl	800bb28 <HAL_TIM_IC_CaptureCallback>
 800b844:	e005      	b.n	800b852 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b846:	6878      	ldr	r0, [r7, #4]
 800b848:	f000 f965 	bl	800bb16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b84c:	6878      	ldr	r0, [r7, #4]
 800b84e:	f000 f974 	bl	800bb3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	2200      	movs	r2, #0
 800b856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b858:	68bb      	ldr	r3, [r7, #8]
 800b85a:	f003 0308 	and.w	r3, r3, #8
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d020      	beq.n	800b8a4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	f003 0308 	and.w	r3, r3, #8
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d01b      	beq.n	800b8a4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	f06f 0208 	mvn.w	r2, #8
 800b874:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	2204      	movs	r2, #4
 800b87a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	69db      	ldr	r3, [r3, #28]
 800b882:	f003 0303 	and.w	r3, r3, #3
 800b886:	2b00      	cmp	r3, #0
 800b888:	d003      	beq.n	800b892 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b88a:	6878      	ldr	r0, [r7, #4]
 800b88c:	f000 f94c 	bl	800bb28 <HAL_TIM_IC_CaptureCallback>
 800b890:	e005      	b.n	800b89e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f000 f93f 	bl	800bb16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b898:	6878      	ldr	r0, [r7, #4]
 800b89a:	f000 f94e 	bl	800bb3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b8a4:	68bb      	ldr	r3, [r7, #8]
 800b8a6:	f003 0310 	and.w	r3, r3, #16
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d020      	beq.n	800b8f0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	f003 0310 	and.w	r3, r3, #16
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d01b      	beq.n	800b8f0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f06f 0210 	mvn.w	r2, #16
 800b8c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	2208      	movs	r2, #8
 800b8c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	69db      	ldr	r3, [r3, #28]
 800b8ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d003      	beq.n	800b8de <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b8d6:	6878      	ldr	r0, [r7, #4]
 800b8d8:	f000 f926 	bl	800bb28 <HAL_TIM_IC_CaptureCallback>
 800b8dc:	e005      	b.n	800b8ea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b8de:	6878      	ldr	r0, [r7, #4]
 800b8e0:	f000 f919 	bl	800bb16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b8e4:	6878      	ldr	r0, [r7, #4]
 800b8e6:	f000 f928 	bl	800bb3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b8f0:	68bb      	ldr	r3, [r7, #8]
 800b8f2:	f003 0301 	and.w	r3, r3, #1
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d00c      	beq.n	800b914 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	f003 0301 	and.w	r3, r3, #1
 800b900:	2b00      	cmp	r3, #0
 800b902:	d007      	beq.n	800b914 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	f06f 0201 	mvn.w	r2, #1
 800b90c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b90e:	6878      	ldr	r0, [r7, #4]
 800b910:	f7f7 fac0 	bl	8002e94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800b914:	68bb      	ldr	r3, [r7, #8]
 800b916:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d00c      	beq.n	800b938 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b924:	2b00      	cmp	r3, #0
 800b926:	d007      	beq.n	800b938 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800b930:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b932:	6878      	ldr	r0, [r7, #4]
 800b934:	f000 fa7f 	bl	800be36 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b938:	68bb      	ldr	r3, [r7, #8]
 800b93a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d00c      	beq.n	800b95c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d007      	beq.n	800b95c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b954:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b956:	6878      	ldr	r0, [r7, #4]
 800b958:	f000 f8f8 	bl	800bb4c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b95c:	68bb      	ldr	r3, [r7, #8]
 800b95e:	f003 0320 	and.w	r3, r3, #32
 800b962:	2b00      	cmp	r3, #0
 800b964:	d00c      	beq.n	800b980 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	f003 0320 	and.w	r3, r3, #32
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d007      	beq.n	800b980 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	f06f 0220 	mvn.w	r2, #32
 800b978:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b97a:	6878      	ldr	r0, [r7, #4]
 800b97c:	f000 fa52 	bl	800be24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b980:	bf00      	nop
 800b982:	3710      	adds	r7, #16
 800b984:	46bd      	mov	sp, r7
 800b986:	bd80      	pop	{r7, pc}

0800b988 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b084      	sub	sp, #16
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
 800b990:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b992:	2300      	movs	r3, #0
 800b994:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b99c:	2b01      	cmp	r3, #1
 800b99e:	d101      	bne.n	800b9a4 <HAL_TIM_ConfigClockSource+0x1c>
 800b9a0:	2302      	movs	r3, #2
 800b9a2:	e0b4      	b.n	800bb0e <HAL_TIM_ConfigClockSource+0x186>
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	2201      	movs	r2, #1
 800b9a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	2202      	movs	r2, #2
 800b9b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	689b      	ldr	r3, [r3, #8]
 800b9ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b9bc:	68bb      	ldr	r3, [r7, #8]
 800b9be:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b9c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b9c4:	68bb      	ldr	r3, [r7, #8]
 800b9c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b9ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	68ba      	ldr	r2, [r7, #8]
 800b9d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b9dc:	d03e      	beq.n	800ba5c <HAL_TIM_ConfigClockSource+0xd4>
 800b9de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b9e2:	f200 8087 	bhi.w	800baf4 <HAL_TIM_ConfigClockSource+0x16c>
 800b9e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b9ea:	f000 8086 	beq.w	800bafa <HAL_TIM_ConfigClockSource+0x172>
 800b9ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b9f2:	d87f      	bhi.n	800baf4 <HAL_TIM_ConfigClockSource+0x16c>
 800b9f4:	2b70      	cmp	r3, #112	@ 0x70
 800b9f6:	d01a      	beq.n	800ba2e <HAL_TIM_ConfigClockSource+0xa6>
 800b9f8:	2b70      	cmp	r3, #112	@ 0x70
 800b9fa:	d87b      	bhi.n	800baf4 <HAL_TIM_ConfigClockSource+0x16c>
 800b9fc:	2b60      	cmp	r3, #96	@ 0x60
 800b9fe:	d050      	beq.n	800baa2 <HAL_TIM_ConfigClockSource+0x11a>
 800ba00:	2b60      	cmp	r3, #96	@ 0x60
 800ba02:	d877      	bhi.n	800baf4 <HAL_TIM_ConfigClockSource+0x16c>
 800ba04:	2b50      	cmp	r3, #80	@ 0x50
 800ba06:	d03c      	beq.n	800ba82 <HAL_TIM_ConfigClockSource+0xfa>
 800ba08:	2b50      	cmp	r3, #80	@ 0x50
 800ba0a:	d873      	bhi.n	800baf4 <HAL_TIM_ConfigClockSource+0x16c>
 800ba0c:	2b40      	cmp	r3, #64	@ 0x40
 800ba0e:	d058      	beq.n	800bac2 <HAL_TIM_ConfigClockSource+0x13a>
 800ba10:	2b40      	cmp	r3, #64	@ 0x40
 800ba12:	d86f      	bhi.n	800baf4 <HAL_TIM_ConfigClockSource+0x16c>
 800ba14:	2b30      	cmp	r3, #48	@ 0x30
 800ba16:	d064      	beq.n	800bae2 <HAL_TIM_ConfigClockSource+0x15a>
 800ba18:	2b30      	cmp	r3, #48	@ 0x30
 800ba1a:	d86b      	bhi.n	800baf4 <HAL_TIM_ConfigClockSource+0x16c>
 800ba1c:	2b20      	cmp	r3, #32
 800ba1e:	d060      	beq.n	800bae2 <HAL_TIM_ConfigClockSource+0x15a>
 800ba20:	2b20      	cmp	r3, #32
 800ba22:	d867      	bhi.n	800baf4 <HAL_TIM_ConfigClockSource+0x16c>
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d05c      	beq.n	800bae2 <HAL_TIM_ConfigClockSource+0x15a>
 800ba28:	2b10      	cmp	r3, #16
 800ba2a:	d05a      	beq.n	800bae2 <HAL_TIM_ConfigClockSource+0x15a>
 800ba2c:	e062      	b.n	800baf4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ba32:	683b      	ldr	r3, [r7, #0]
 800ba34:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ba3a:	683b      	ldr	r3, [r7, #0]
 800ba3c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ba3e:	f000 f974 	bl	800bd2a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	689b      	ldr	r3, [r3, #8]
 800ba48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ba4a:	68bb      	ldr	r3, [r7, #8]
 800ba4c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ba50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	68ba      	ldr	r2, [r7, #8]
 800ba58:	609a      	str	r2, [r3, #8]
      break;
 800ba5a:	e04f      	b.n	800bafc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ba60:	683b      	ldr	r3, [r7, #0]
 800ba62:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ba64:	683b      	ldr	r3, [r7, #0]
 800ba66:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ba6c:	f000 f95d 	bl	800bd2a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	689a      	ldr	r2, [r3, #8]
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ba7e:	609a      	str	r2, [r3, #8]
      break;
 800ba80:	e03c      	b.n	800bafc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ba8a:	683b      	ldr	r3, [r7, #0]
 800ba8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ba8e:	461a      	mov	r2, r3
 800ba90:	f000 f8d4 	bl	800bc3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	2150      	movs	r1, #80	@ 0x50
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	f000 f92b 	bl	800bcf6 <TIM_ITRx_SetConfig>
      break;
 800baa0:	e02c      	b.n	800bafc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800baa6:	683b      	ldr	r3, [r7, #0]
 800baa8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800baaa:	683b      	ldr	r3, [r7, #0]
 800baac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800baae:	461a      	mov	r2, r3
 800bab0:	f000 f8f2 	bl	800bc98 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	2160      	movs	r1, #96	@ 0x60
 800baba:	4618      	mov	r0, r3
 800babc:	f000 f91b 	bl	800bcf6 <TIM_ITRx_SetConfig>
      break;
 800bac0:	e01c      	b.n	800bafc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bace:	461a      	mov	r2, r3
 800bad0:	f000 f8b4 	bl	800bc3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	2140      	movs	r1, #64	@ 0x40
 800bada:	4618      	mov	r0, r3
 800badc:	f000 f90b 	bl	800bcf6 <TIM_ITRx_SetConfig>
      break;
 800bae0:	e00c      	b.n	800bafc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681a      	ldr	r2, [r3, #0]
 800bae6:	683b      	ldr	r3, [r7, #0]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	4619      	mov	r1, r3
 800baec:	4610      	mov	r0, r2
 800baee:	f000 f902 	bl	800bcf6 <TIM_ITRx_SetConfig>
      break;
 800baf2:	e003      	b.n	800bafc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800baf4:	2301      	movs	r3, #1
 800baf6:	73fb      	strb	r3, [r7, #15]
      break;
 800baf8:	e000      	b.n	800bafc <HAL_TIM_ConfigClockSource+0x174>
      break;
 800bafa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2201      	movs	r2, #1
 800bb00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2200      	movs	r2, #0
 800bb08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bb0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb0e:	4618      	mov	r0, r3
 800bb10:	3710      	adds	r7, #16
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bd80      	pop	{r7, pc}

0800bb16 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bb16:	b480      	push	{r7}
 800bb18:	b083      	sub	sp, #12
 800bb1a:	af00      	add	r7, sp, #0
 800bb1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bb1e:	bf00      	nop
 800bb20:	370c      	adds	r7, #12
 800bb22:	46bd      	mov	sp, r7
 800bb24:	bc80      	pop	{r7}
 800bb26:	4770      	bx	lr

0800bb28 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bb28:	b480      	push	{r7}
 800bb2a:	b083      	sub	sp, #12
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bb30:	bf00      	nop
 800bb32:	370c      	adds	r7, #12
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bc80      	pop	{r7}
 800bb38:	4770      	bx	lr

0800bb3a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bb3a:	b480      	push	{r7}
 800bb3c:	b083      	sub	sp, #12
 800bb3e:	af00      	add	r7, sp, #0
 800bb40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bb42:	bf00      	nop
 800bb44:	370c      	adds	r7, #12
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bc80      	pop	{r7}
 800bb4a:	4770      	bx	lr

0800bb4c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bb4c:	b480      	push	{r7}
 800bb4e:	b083      	sub	sp, #12
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bb54:	bf00      	nop
 800bb56:	370c      	adds	r7, #12
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	bc80      	pop	{r7}
 800bb5c:	4770      	bx	lr
	...

0800bb60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bb60:	b480      	push	{r7}
 800bb62:	b085      	sub	sp, #20
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]
 800bb68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	4a2f      	ldr	r2, [pc, #188]	@ (800bc30 <TIM_Base_SetConfig+0xd0>)
 800bb74:	4293      	cmp	r3, r2
 800bb76:	d00b      	beq.n	800bb90 <TIM_Base_SetConfig+0x30>
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb7e:	d007      	beq.n	800bb90 <TIM_Base_SetConfig+0x30>
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	4a2c      	ldr	r2, [pc, #176]	@ (800bc34 <TIM_Base_SetConfig+0xd4>)
 800bb84:	4293      	cmp	r3, r2
 800bb86:	d003      	beq.n	800bb90 <TIM_Base_SetConfig+0x30>
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	4a2b      	ldr	r2, [pc, #172]	@ (800bc38 <TIM_Base_SetConfig+0xd8>)
 800bb8c:	4293      	cmp	r3, r2
 800bb8e:	d108      	bne.n	800bba2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bb98:	683b      	ldr	r3, [r7, #0]
 800bb9a:	685b      	ldr	r3, [r3, #4]
 800bb9c:	68fa      	ldr	r2, [r7, #12]
 800bb9e:	4313      	orrs	r3, r2
 800bba0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	4a22      	ldr	r2, [pc, #136]	@ (800bc30 <TIM_Base_SetConfig+0xd0>)
 800bba6:	4293      	cmp	r3, r2
 800bba8:	d00b      	beq.n	800bbc2 <TIM_Base_SetConfig+0x62>
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bbb0:	d007      	beq.n	800bbc2 <TIM_Base_SetConfig+0x62>
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	4a1f      	ldr	r2, [pc, #124]	@ (800bc34 <TIM_Base_SetConfig+0xd4>)
 800bbb6:	4293      	cmp	r3, r2
 800bbb8:	d003      	beq.n	800bbc2 <TIM_Base_SetConfig+0x62>
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	4a1e      	ldr	r2, [pc, #120]	@ (800bc38 <TIM_Base_SetConfig+0xd8>)
 800bbbe:	4293      	cmp	r3, r2
 800bbc0:	d108      	bne.n	800bbd4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bbc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	68db      	ldr	r3, [r3, #12]
 800bbce:	68fa      	ldr	r2, [r7, #12]
 800bbd0:	4313      	orrs	r3, r2
 800bbd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	695b      	ldr	r3, [r3, #20]
 800bbde:	4313      	orrs	r3, r2
 800bbe0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	68fa      	ldr	r2, [r7, #12]
 800bbe6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	689a      	ldr	r2, [r3, #8]
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bbf0:	683b      	ldr	r3, [r7, #0]
 800bbf2:	681a      	ldr	r2, [r3, #0]
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	4a0d      	ldr	r2, [pc, #52]	@ (800bc30 <TIM_Base_SetConfig+0xd0>)
 800bbfc:	4293      	cmp	r3, r2
 800bbfe:	d103      	bne.n	800bc08 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bc00:	683b      	ldr	r3, [r7, #0]
 800bc02:	691a      	ldr	r2, [r3, #16]
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	2201      	movs	r2, #1
 800bc0c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	691b      	ldr	r3, [r3, #16]
 800bc12:	f003 0301 	and.w	r3, r3, #1
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d005      	beq.n	800bc26 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	691b      	ldr	r3, [r3, #16]
 800bc1e:	f023 0201 	bic.w	r2, r3, #1
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	611a      	str	r2, [r3, #16]
  }
}
 800bc26:	bf00      	nop
 800bc28:	3714      	adds	r7, #20
 800bc2a:	46bd      	mov	sp, r7
 800bc2c:	bc80      	pop	{r7}
 800bc2e:	4770      	bx	lr
 800bc30:	40012c00 	.word	0x40012c00
 800bc34:	40000400 	.word	0x40000400
 800bc38:	40000800 	.word	0x40000800

0800bc3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bc3c:	b480      	push	{r7}
 800bc3e:	b087      	sub	sp, #28
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	60f8      	str	r0, [r7, #12]
 800bc44:	60b9      	str	r1, [r7, #8]
 800bc46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	6a1b      	ldr	r3, [r3, #32]
 800bc4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	6a1b      	ldr	r3, [r3, #32]
 800bc52:	f023 0201 	bic.w	r2, r3, #1
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	699b      	ldr	r3, [r3, #24]
 800bc5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bc60:	693b      	ldr	r3, [r7, #16]
 800bc62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bc66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	011b      	lsls	r3, r3, #4
 800bc6c:	693a      	ldr	r2, [r7, #16]
 800bc6e:	4313      	orrs	r3, r2
 800bc70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bc72:	697b      	ldr	r3, [r7, #20]
 800bc74:	f023 030a 	bic.w	r3, r3, #10
 800bc78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bc7a:	697a      	ldr	r2, [r7, #20]
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	4313      	orrs	r3, r2
 800bc80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	693a      	ldr	r2, [r7, #16]
 800bc86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	697a      	ldr	r2, [r7, #20]
 800bc8c:	621a      	str	r2, [r3, #32]
}
 800bc8e:	bf00      	nop
 800bc90:	371c      	adds	r7, #28
 800bc92:	46bd      	mov	sp, r7
 800bc94:	bc80      	pop	{r7}
 800bc96:	4770      	bx	lr

0800bc98 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bc98:	b480      	push	{r7}
 800bc9a:	b087      	sub	sp, #28
 800bc9c:	af00      	add	r7, sp, #0
 800bc9e:	60f8      	str	r0, [r7, #12]
 800bca0:	60b9      	str	r1, [r7, #8]
 800bca2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	6a1b      	ldr	r3, [r3, #32]
 800bca8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	6a1b      	ldr	r3, [r3, #32]
 800bcae:	f023 0210 	bic.w	r2, r3, #16
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	699b      	ldr	r3, [r3, #24]
 800bcba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bcbc:	693b      	ldr	r3, [r7, #16]
 800bcbe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bcc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	031b      	lsls	r3, r3, #12
 800bcc8:	693a      	ldr	r2, [r7, #16]
 800bcca:	4313      	orrs	r3, r2
 800bccc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bcce:	697b      	ldr	r3, [r7, #20]
 800bcd0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800bcd4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bcd6:	68bb      	ldr	r3, [r7, #8]
 800bcd8:	011b      	lsls	r3, r3, #4
 800bcda:	697a      	ldr	r2, [r7, #20]
 800bcdc:	4313      	orrs	r3, r2
 800bcde:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	693a      	ldr	r2, [r7, #16]
 800bce4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	697a      	ldr	r2, [r7, #20]
 800bcea:	621a      	str	r2, [r3, #32]
}
 800bcec:	bf00      	nop
 800bcee:	371c      	adds	r7, #28
 800bcf0:	46bd      	mov	sp, r7
 800bcf2:	bc80      	pop	{r7}
 800bcf4:	4770      	bx	lr

0800bcf6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bcf6:	b480      	push	{r7}
 800bcf8:	b085      	sub	sp, #20
 800bcfa:	af00      	add	r7, sp, #0
 800bcfc:	6078      	str	r0, [r7, #4]
 800bcfe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	689b      	ldr	r3, [r3, #8]
 800bd04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bd0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bd0e:	683a      	ldr	r2, [r7, #0]
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	4313      	orrs	r3, r2
 800bd14:	f043 0307 	orr.w	r3, r3, #7
 800bd18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	68fa      	ldr	r2, [r7, #12]
 800bd1e:	609a      	str	r2, [r3, #8]
}
 800bd20:	bf00      	nop
 800bd22:	3714      	adds	r7, #20
 800bd24:	46bd      	mov	sp, r7
 800bd26:	bc80      	pop	{r7}
 800bd28:	4770      	bx	lr

0800bd2a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bd2a:	b480      	push	{r7}
 800bd2c:	b087      	sub	sp, #28
 800bd2e:	af00      	add	r7, sp, #0
 800bd30:	60f8      	str	r0, [r7, #12]
 800bd32:	60b9      	str	r1, [r7, #8]
 800bd34:	607a      	str	r2, [r7, #4]
 800bd36:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	689b      	ldr	r3, [r3, #8]
 800bd3c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bd3e:	697b      	ldr	r3, [r7, #20]
 800bd40:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bd44:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	021a      	lsls	r2, r3, #8
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	431a      	orrs	r2, r3
 800bd4e:	68bb      	ldr	r3, [r7, #8]
 800bd50:	4313      	orrs	r3, r2
 800bd52:	697a      	ldr	r2, [r7, #20]
 800bd54:	4313      	orrs	r3, r2
 800bd56:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	697a      	ldr	r2, [r7, #20]
 800bd5c:	609a      	str	r2, [r3, #8]
}
 800bd5e:	bf00      	nop
 800bd60:	371c      	adds	r7, #28
 800bd62:	46bd      	mov	sp, r7
 800bd64:	bc80      	pop	{r7}
 800bd66:	4770      	bx	lr

0800bd68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bd68:	b480      	push	{r7}
 800bd6a:	b085      	sub	sp, #20
 800bd6c:	af00      	add	r7, sp, #0
 800bd6e:	6078      	str	r0, [r7, #4]
 800bd70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bd78:	2b01      	cmp	r3, #1
 800bd7a:	d101      	bne.n	800bd80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bd7c:	2302      	movs	r3, #2
 800bd7e:	e046      	b.n	800be0e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	2201      	movs	r2, #1
 800bd84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	2202      	movs	r2, #2
 800bd8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	685b      	ldr	r3, [r3, #4]
 800bd96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	689b      	ldr	r3, [r3, #8]
 800bd9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bda6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	68fa      	ldr	r2, [r7, #12]
 800bdae:	4313      	orrs	r3, r2
 800bdb0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	68fa      	ldr	r2, [r7, #12]
 800bdb8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	4a16      	ldr	r2, [pc, #88]	@ (800be18 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800bdc0:	4293      	cmp	r3, r2
 800bdc2:	d00e      	beq.n	800bde2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bdcc:	d009      	beq.n	800bde2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	4a12      	ldr	r2, [pc, #72]	@ (800be1c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800bdd4:	4293      	cmp	r3, r2
 800bdd6:	d004      	beq.n	800bde2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	4a10      	ldr	r2, [pc, #64]	@ (800be20 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800bdde:	4293      	cmp	r3, r2
 800bde0:	d10c      	bne.n	800bdfc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bde2:	68bb      	ldr	r3, [r7, #8]
 800bde4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bde8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	685b      	ldr	r3, [r3, #4]
 800bdee:	68ba      	ldr	r2, [r7, #8]
 800bdf0:	4313      	orrs	r3, r2
 800bdf2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	68ba      	ldr	r2, [r7, #8]
 800bdfa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2201      	movs	r2, #1
 800be00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2200      	movs	r2, #0
 800be08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800be0c:	2300      	movs	r3, #0
}
 800be0e:	4618      	mov	r0, r3
 800be10:	3714      	adds	r7, #20
 800be12:	46bd      	mov	sp, r7
 800be14:	bc80      	pop	{r7}
 800be16:	4770      	bx	lr
 800be18:	40012c00 	.word	0x40012c00
 800be1c:	40000400 	.word	0x40000400
 800be20:	40000800 	.word	0x40000800

0800be24 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800be24:	b480      	push	{r7}
 800be26:	b083      	sub	sp, #12
 800be28:	af00      	add	r7, sp, #0
 800be2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800be2c:	bf00      	nop
 800be2e:	370c      	adds	r7, #12
 800be30:	46bd      	mov	sp, r7
 800be32:	bc80      	pop	{r7}
 800be34:	4770      	bx	lr

0800be36 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800be36:	b480      	push	{r7}
 800be38:	b083      	sub	sp, #12
 800be3a:	af00      	add	r7, sp, #0
 800be3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800be3e:	bf00      	nop
 800be40:	370c      	adds	r7, #12
 800be42:	46bd      	mov	sp, r7
 800be44:	bc80      	pop	{r7}
 800be46:	4770      	bx	lr

0800be48 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b082      	sub	sp, #8
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d101      	bne.n	800be5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800be56:	2301      	movs	r3, #1
 800be58:	e042      	b.n	800bee0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800be60:	b2db      	uxtb	r3, r3
 800be62:	2b00      	cmp	r3, #0
 800be64:	d106      	bne.n	800be74 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	2200      	movs	r2, #0
 800be6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800be6e:	6878      	ldr	r0, [r7, #4]
 800be70:	f7f8 fed0 	bl	8004c14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	2224      	movs	r2, #36	@ 0x24
 800be78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	68da      	ldr	r2, [r3, #12]
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800be8a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800be8c:	6878      	ldr	r0, [r7, #4]
 800be8e:	f000 f82b 	bl	800bee8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	691a      	ldr	r2, [r3, #16]
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800bea0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	695a      	ldr	r2, [r3, #20]
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800beb0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	68da      	ldr	r2, [r3, #12]
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800bec0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	2200      	movs	r2, #0
 800bec6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2220      	movs	r2, #32
 800becc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	2220      	movs	r2, #32
 800bed4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	2200      	movs	r2, #0
 800bedc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800bede:	2300      	movs	r3, #0
}
 800bee0:	4618      	mov	r0, r3
 800bee2:	3708      	adds	r7, #8
 800bee4:	46bd      	mov	sp, r7
 800bee6:	bd80      	pop	{r7, pc}

0800bee8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b084      	sub	sp, #16
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	691b      	ldr	r3, [r3, #16]
 800bef6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	68da      	ldr	r2, [r3, #12]
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	430a      	orrs	r2, r1
 800bf04:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	689a      	ldr	r2, [r3, #8]
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	691b      	ldr	r3, [r3, #16]
 800bf0e:	431a      	orrs	r2, r3
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	695b      	ldr	r3, [r3, #20]
 800bf14:	4313      	orrs	r3, r2
 800bf16:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	68db      	ldr	r3, [r3, #12]
 800bf1e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800bf22:	f023 030c 	bic.w	r3, r3, #12
 800bf26:	687a      	ldr	r2, [r7, #4]
 800bf28:	6812      	ldr	r2, [r2, #0]
 800bf2a:	68b9      	ldr	r1, [r7, #8]
 800bf2c:	430b      	orrs	r3, r1
 800bf2e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	695b      	ldr	r3, [r3, #20]
 800bf36:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	699a      	ldr	r2, [r3, #24]
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	430a      	orrs	r2, r1
 800bf44:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	4a2c      	ldr	r2, [pc, #176]	@ (800bffc <UART_SetConfig+0x114>)
 800bf4c:	4293      	cmp	r3, r2
 800bf4e:	d103      	bne.n	800bf58 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800bf50:	f7fd fd3e 	bl	80099d0 <HAL_RCC_GetPCLK2Freq>
 800bf54:	60f8      	str	r0, [r7, #12]
 800bf56:	e002      	b.n	800bf5e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800bf58:	f7fd fd26 	bl	80099a8 <HAL_RCC_GetPCLK1Freq>
 800bf5c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bf5e:	68fa      	ldr	r2, [r7, #12]
 800bf60:	4613      	mov	r3, r2
 800bf62:	009b      	lsls	r3, r3, #2
 800bf64:	4413      	add	r3, r2
 800bf66:	009a      	lsls	r2, r3, #2
 800bf68:	441a      	add	r2, r3
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	685b      	ldr	r3, [r3, #4]
 800bf6e:	009b      	lsls	r3, r3, #2
 800bf70:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf74:	4a22      	ldr	r2, [pc, #136]	@ (800c000 <UART_SetConfig+0x118>)
 800bf76:	fba2 2303 	umull	r2, r3, r2, r3
 800bf7a:	095b      	lsrs	r3, r3, #5
 800bf7c:	0119      	lsls	r1, r3, #4
 800bf7e:	68fa      	ldr	r2, [r7, #12]
 800bf80:	4613      	mov	r3, r2
 800bf82:	009b      	lsls	r3, r3, #2
 800bf84:	4413      	add	r3, r2
 800bf86:	009a      	lsls	r2, r3, #2
 800bf88:	441a      	add	r2, r3
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	685b      	ldr	r3, [r3, #4]
 800bf8e:	009b      	lsls	r3, r3, #2
 800bf90:	fbb2 f2f3 	udiv	r2, r2, r3
 800bf94:	4b1a      	ldr	r3, [pc, #104]	@ (800c000 <UART_SetConfig+0x118>)
 800bf96:	fba3 0302 	umull	r0, r3, r3, r2
 800bf9a:	095b      	lsrs	r3, r3, #5
 800bf9c:	2064      	movs	r0, #100	@ 0x64
 800bf9e:	fb00 f303 	mul.w	r3, r0, r3
 800bfa2:	1ad3      	subs	r3, r2, r3
 800bfa4:	011b      	lsls	r3, r3, #4
 800bfa6:	3332      	adds	r3, #50	@ 0x32
 800bfa8:	4a15      	ldr	r2, [pc, #84]	@ (800c000 <UART_SetConfig+0x118>)
 800bfaa:	fba2 2303 	umull	r2, r3, r2, r3
 800bfae:	095b      	lsrs	r3, r3, #5
 800bfb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800bfb4:	4419      	add	r1, r3
 800bfb6:	68fa      	ldr	r2, [r7, #12]
 800bfb8:	4613      	mov	r3, r2
 800bfba:	009b      	lsls	r3, r3, #2
 800bfbc:	4413      	add	r3, r2
 800bfbe:	009a      	lsls	r2, r3, #2
 800bfc0:	441a      	add	r2, r3
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	685b      	ldr	r3, [r3, #4]
 800bfc6:	009b      	lsls	r3, r3, #2
 800bfc8:	fbb2 f2f3 	udiv	r2, r2, r3
 800bfcc:	4b0c      	ldr	r3, [pc, #48]	@ (800c000 <UART_SetConfig+0x118>)
 800bfce:	fba3 0302 	umull	r0, r3, r3, r2
 800bfd2:	095b      	lsrs	r3, r3, #5
 800bfd4:	2064      	movs	r0, #100	@ 0x64
 800bfd6:	fb00 f303 	mul.w	r3, r0, r3
 800bfda:	1ad3      	subs	r3, r2, r3
 800bfdc:	011b      	lsls	r3, r3, #4
 800bfde:	3332      	adds	r3, #50	@ 0x32
 800bfe0:	4a07      	ldr	r2, [pc, #28]	@ (800c000 <UART_SetConfig+0x118>)
 800bfe2:	fba2 2303 	umull	r2, r3, r2, r3
 800bfe6:	095b      	lsrs	r3, r3, #5
 800bfe8:	f003 020f 	and.w	r2, r3, #15
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	440a      	add	r2, r1
 800bff2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800bff4:	bf00      	nop
 800bff6:	3710      	adds	r7, #16
 800bff8:	46bd      	mov	sp, r7
 800bffa:	bd80      	pop	{r7, pc}
 800bffc:	40013800 	.word	0x40013800
 800c000:	51eb851f 	.word	0x51eb851f

0800c004 <AES_Encrypt>:
* Arguments   : *Data   Data to encrypt is a 16 byte long arry
*               *Key    Key to encrypt data with is a 16 byte long arry
*****************************************************************************************
*/
void AES_Encrypt(unsigned char *Data, unsigned char *Key)
{
 800c004:	b5b0      	push	{r4, r5, r7, lr}
 800c006:	b088      	sub	sp, #32
 800c008:	af00      	add	r7, sp, #0
 800c00a:	6078      	str	r0, [r7, #4]
 800c00c:	6039      	str	r1, [r7, #0]
	unsigned char i;
	unsigned char Row,Collum;
	unsigned char Round = 0x00;
 800c00e:	2300      	movs	r3, #0
 800c010:	773b      	strb	r3, [r7, #28]
	unsigned char Round_Key[16];

	//Copy input to State arry
	for(Collum = 0; Collum < 4; Collum++)
 800c012:	2300      	movs	r3, #0
 800c014:	777b      	strb	r3, [r7, #29]
 800c016:	e01b      	b.n	800c050 <AES_Encrypt+0x4c>
	{
		for(Row = 0; Row < 4; Row++)
 800c018:	2300      	movs	r3, #0
 800c01a:	77bb      	strb	r3, [r7, #30]
 800c01c:	e012      	b.n	800c044 <AES_Encrypt+0x40>
		{
			State[Row][Collum] = Data[Row + (4*Collum)];
 800c01e:	7fba      	ldrb	r2, [r7, #30]
 800c020:	7f7b      	ldrb	r3, [r7, #29]
 800c022:	009b      	lsls	r3, r3, #2
 800c024:	4413      	add	r3, r2
 800c026:	461a      	mov	r2, r3
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	1899      	adds	r1, r3, r2
 800c02c:	7fba      	ldrb	r2, [r7, #30]
 800c02e:	7f7b      	ldrb	r3, [r7, #29]
 800c030:	7808      	ldrb	r0, [r1, #0]
 800c032:	4961      	ldr	r1, [pc, #388]	@ (800c1b8 <AES_Encrypt+0x1b4>)
 800c034:	0092      	lsls	r2, r2, #2
 800c036:	440a      	add	r2, r1
 800c038:	4413      	add	r3, r2
 800c03a:	4602      	mov	r2, r0
 800c03c:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 800c03e:	7fbb      	ldrb	r3, [r7, #30]
 800c040:	3301      	adds	r3, #1
 800c042:	77bb      	strb	r3, [r7, #30]
 800c044:	7fbb      	ldrb	r3, [r7, #30]
 800c046:	2b03      	cmp	r3, #3
 800c048:	d9e9      	bls.n	800c01e <AES_Encrypt+0x1a>
	for(Collum = 0; Collum < 4; Collum++)
 800c04a:	7f7b      	ldrb	r3, [r7, #29]
 800c04c:	3301      	adds	r3, #1
 800c04e:	777b      	strb	r3, [r7, #29]
 800c050:	7f7b      	ldrb	r3, [r7, #29]
 800c052:	2b03      	cmp	r3, #3
 800c054:	d9e0      	bls.n	800c018 <AES_Encrypt+0x14>
		}
	}

	//Copy key to round key
	for(i = 0; i < 16; i++)
 800c056:	2300      	movs	r3, #0
 800c058:	77fb      	strb	r3, [r7, #31]
 800c05a:	e00b      	b.n	800c074 <AES_Encrypt+0x70>
	{
		Round_Key[i] = Key[i];
 800c05c:	7ffb      	ldrb	r3, [r7, #31]
 800c05e:	683a      	ldr	r2, [r7, #0]
 800c060:	441a      	add	r2, r3
 800c062:	7ffb      	ldrb	r3, [r7, #31]
 800c064:	7812      	ldrb	r2, [r2, #0]
 800c066:	3320      	adds	r3, #32
 800c068:	443b      	add	r3, r7
 800c06a:	f803 2c14 	strb.w	r2, [r3, #-20]
	for(i = 0; i < 16; i++)
 800c06e:	7ffb      	ldrb	r3, [r7, #31]
 800c070:	3301      	adds	r3, #1
 800c072:	77fb      	strb	r3, [r7, #31]
 800c074:	7ffb      	ldrb	r3, [r7, #31]
 800c076:	2b0f      	cmp	r3, #15
 800c078:	d9f0      	bls.n	800c05c <AES_Encrypt+0x58>
	}

	//Add round key
	AES_Add_Round_Key(Round_Key);
 800c07a:	f107 030c 	add.w	r3, r7, #12
 800c07e:	4618      	mov	r0, r3
 800c080:	f000 f89c 	bl	800c1bc <AES_Add_Round_Key>

	//Preform 9 full rounds
	for(Round = 1; Round < 10; Round++)
 800c084:	2301      	movs	r3, #1
 800c086:	773b      	strb	r3, [r7, #28]
 800c088:	e038      	b.n	800c0fc <AES_Encrypt+0xf8>
	{
		//Preform Byte substitution with S table
		for(Collum = 0; Collum < 4; Collum++)
 800c08a:	2300      	movs	r3, #0
 800c08c:	777b      	strb	r3, [r7, #29]
 800c08e:	e01f      	b.n	800c0d0 <AES_Encrypt+0xcc>
		{
			for(Row = 0; Row < 4; Row++)
 800c090:	2300      	movs	r3, #0
 800c092:	77bb      	strb	r3, [r7, #30]
 800c094:	e016      	b.n	800c0c4 <AES_Encrypt+0xc0>
			{
				State[Row][Collum] = AES_Sub_Byte(State[Row][Collum]);
 800c096:	7fba      	ldrb	r2, [r7, #30]
 800c098:	7f7b      	ldrb	r3, [r7, #29]
 800c09a:	4947      	ldr	r1, [pc, #284]	@ (800c1b8 <AES_Encrypt+0x1b4>)
 800c09c:	0092      	lsls	r2, r2, #2
 800c09e:	440a      	add	r2, r1
 800c0a0:	4413      	add	r3, r2
 800c0a2:	781b      	ldrb	r3, [r3, #0]
 800c0a4:	7fbd      	ldrb	r5, [r7, #30]
 800c0a6:	7f7c      	ldrb	r4, [r7, #29]
 800c0a8:	4618      	mov	r0, r3
 800c0aa:	f000 f8bf 	bl	800c22c <AES_Sub_Byte>
 800c0ae:	4603      	mov	r3, r0
 800c0b0:	4619      	mov	r1, r3
 800c0b2:	4a41      	ldr	r2, [pc, #260]	@ (800c1b8 <AES_Encrypt+0x1b4>)
 800c0b4:	00ab      	lsls	r3, r5, #2
 800c0b6:	4413      	add	r3, r2
 800c0b8:	4423      	add	r3, r4
 800c0ba:	460a      	mov	r2, r1
 800c0bc:	701a      	strb	r2, [r3, #0]
			for(Row = 0; Row < 4; Row++)
 800c0be:	7fbb      	ldrb	r3, [r7, #30]
 800c0c0:	3301      	adds	r3, #1
 800c0c2:	77bb      	strb	r3, [r7, #30]
 800c0c4:	7fbb      	ldrb	r3, [r7, #30]
 800c0c6:	2b03      	cmp	r3, #3
 800c0c8:	d9e5      	bls.n	800c096 <AES_Encrypt+0x92>
		for(Collum = 0; Collum < 4; Collum++)
 800c0ca:	7f7b      	ldrb	r3, [r7, #29]
 800c0cc:	3301      	adds	r3, #1
 800c0ce:	777b      	strb	r3, [r7, #29]
 800c0d0:	7f7b      	ldrb	r3, [r7, #29]
 800c0d2:	2b03      	cmp	r3, #3
 800c0d4:	d9dc      	bls.n	800c090 <AES_Encrypt+0x8c>
			}
		}

		//Preform Row Shift
		AES_Shift_Rows();
 800c0d6:	f000 f8c5 	bl	800c264 <AES_Shift_Rows>

		//Mix Collums
		AES_Mix_Collums();
 800c0da:	f000 f905 	bl	800c2e8 <AES_Mix_Collums>

		//Calculate new round key
		AES_Calculate_Round_Key(Round,Round_Key);
 800c0de:	f107 020c 	add.w	r2, r7, #12
 800c0e2:	7f3b      	ldrb	r3, [r7, #28]
 800c0e4:	4611      	mov	r1, r2
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	f000 f994 	bl	800c414 <AES_Calculate_Round_Key>

		//Add round key
		AES_Add_Round_Key(Round_Key);
 800c0ec:	f107 030c 	add.w	r3, r7, #12
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	f000 f863 	bl	800c1bc <AES_Add_Round_Key>
	for(Round = 1; Round < 10; Round++)
 800c0f6:	7f3b      	ldrb	r3, [r7, #28]
 800c0f8:	3301      	adds	r3, #1
 800c0fa:	773b      	strb	r3, [r7, #28]
 800c0fc:	7f3b      	ldrb	r3, [r7, #28]
 800c0fe:	2b09      	cmp	r3, #9
 800c100:	d9c3      	bls.n	800c08a <AES_Encrypt+0x86>
	}

	//Last round whitout mix collums
	//Preform Byte substitution with S table
	for(Collum = 0; Collum < 4; Collum++)
 800c102:	2300      	movs	r3, #0
 800c104:	777b      	strb	r3, [r7, #29]
 800c106:	e01f      	b.n	800c148 <AES_Encrypt+0x144>
	{
		for(Row = 0; Row < 4; Row++)
 800c108:	2300      	movs	r3, #0
 800c10a:	77bb      	strb	r3, [r7, #30]
 800c10c:	e016      	b.n	800c13c <AES_Encrypt+0x138>
		{
			State[Row][Collum] = AES_Sub_Byte(State[Row][Collum]);
 800c10e:	7fba      	ldrb	r2, [r7, #30]
 800c110:	7f7b      	ldrb	r3, [r7, #29]
 800c112:	4929      	ldr	r1, [pc, #164]	@ (800c1b8 <AES_Encrypt+0x1b4>)
 800c114:	0092      	lsls	r2, r2, #2
 800c116:	440a      	add	r2, r1
 800c118:	4413      	add	r3, r2
 800c11a:	781b      	ldrb	r3, [r3, #0]
 800c11c:	7fbd      	ldrb	r5, [r7, #30]
 800c11e:	7f7c      	ldrb	r4, [r7, #29]
 800c120:	4618      	mov	r0, r3
 800c122:	f000 f883 	bl	800c22c <AES_Sub_Byte>
 800c126:	4603      	mov	r3, r0
 800c128:	4619      	mov	r1, r3
 800c12a:	4a23      	ldr	r2, [pc, #140]	@ (800c1b8 <AES_Encrypt+0x1b4>)
 800c12c:	00ab      	lsls	r3, r5, #2
 800c12e:	4413      	add	r3, r2
 800c130:	4423      	add	r3, r4
 800c132:	460a      	mov	r2, r1
 800c134:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 800c136:	7fbb      	ldrb	r3, [r7, #30]
 800c138:	3301      	adds	r3, #1
 800c13a:	77bb      	strb	r3, [r7, #30]
 800c13c:	7fbb      	ldrb	r3, [r7, #30]
 800c13e:	2b03      	cmp	r3, #3
 800c140:	d9e5      	bls.n	800c10e <AES_Encrypt+0x10a>
	for(Collum = 0; Collum < 4; Collum++)
 800c142:	7f7b      	ldrb	r3, [r7, #29]
 800c144:	3301      	adds	r3, #1
 800c146:	777b      	strb	r3, [r7, #29]
 800c148:	7f7b      	ldrb	r3, [r7, #29]
 800c14a:	2b03      	cmp	r3, #3
 800c14c:	d9dc      	bls.n	800c108 <AES_Encrypt+0x104>
		}
	}

	//Shift rows
	AES_Shift_Rows();
 800c14e:	f000 f889 	bl	800c264 <AES_Shift_Rows>

	//Calculate new round key
	AES_Calculate_Round_Key(Round,Round_Key);
 800c152:	f107 020c 	add.w	r2, r7, #12
 800c156:	7f3b      	ldrb	r3, [r7, #28]
 800c158:	4611      	mov	r1, r2
 800c15a:	4618      	mov	r0, r3
 800c15c:	f000 f95a 	bl	800c414 <AES_Calculate_Round_Key>

	//Add round Key
	AES_Add_Round_Key(Round_Key);
 800c160:	f107 030c 	add.w	r3, r7, #12
 800c164:	4618      	mov	r0, r3
 800c166:	f000 f829 	bl	800c1bc <AES_Add_Round_Key>

	//Copy the State into the data array
	for(Collum = 0; Collum < 4; Collum++)
 800c16a:	2300      	movs	r3, #0
 800c16c:	777b      	strb	r3, [r7, #29]
 800c16e:	e01a      	b.n	800c1a6 <AES_Encrypt+0x1a2>
	{
		for(Row = 0; Row < 4; Row++)
 800c170:	2300      	movs	r3, #0
 800c172:	77bb      	strb	r3, [r7, #30]
 800c174:	e011      	b.n	800c19a <AES_Encrypt+0x196>
		{
			Data[Row + (4*Collum)] = State[Row][Collum];
 800c176:	7fb9      	ldrb	r1, [r7, #30]
 800c178:	7f7a      	ldrb	r2, [r7, #29]
 800c17a:	7fb8      	ldrb	r0, [r7, #30]
 800c17c:	7f7b      	ldrb	r3, [r7, #29]
 800c17e:	009b      	lsls	r3, r3, #2
 800c180:	4403      	add	r3, r0
 800c182:	4618      	mov	r0, r3
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	4403      	add	r3, r0
 800c188:	480b      	ldr	r0, [pc, #44]	@ (800c1b8 <AES_Encrypt+0x1b4>)
 800c18a:	0089      	lsls	r1, r1, #2
 800c18c:	4401      	add	r1, r0
 800c18e:	440a      	add	r2, r1
 800c190:	7812      	ldrb	r2, [r2, #0]
 800c192:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 800c194:	7fbb      	ldrb	r3, [r7, #30]
 800c196:	3301      	adds	r3, #1
 800c198:	77bb      	strb	r3, [r7, #30]
 800c19a:	7fbb      	ldrb	r3, [r7, #30]
 800c19c:	2b03      	cmp	r3, #3
 800c19e:	d9ea      	bls.n	800c176 <AES_Encrypt+0x172>
	for(Collum = 0; Collum < 4; Collum++)
 800c1a0:	7f7b      	ldrb	r3, [r7, #29]
 800c1a2:	3301      	adds	r3, #1
 800c1a4:	777b      	strb	r3, [r7, #29]
 800c1a6:	7f7b      	ldrb	r3, [r7, #29]
 800c1a8:	2b03      	cmp	r3, #3
 800c1aa:	d9e1      	bls.n	800c170 <AES_Encrypt+0x16c>
		}
	}

}
 800c1ac:	bf00      	nop
 800c1ae:	bf00      	nop
 800c1b0:	3720      	adds	r7, #32
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	bdb0      	pop	{r4, r5, r7, pc}
 800c1b6:	bf00      	nop
 800c1b8:	20000590 	.word	0x20000590

0800c1bc <AES_Add_Round_Key>:
*
* Arguments   : *Round_Key    16 byte long array holding the Round Key
*****************************************************************************************
*/
void AES_Add_Round_Key(unsigned char *Round_Key)
{
 800c1bc:	b480      	push	{r7}
 800c1be:	b085      	sub	sp, #20
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	6078      	str	r0, [r7, #4]
	unsigned char Row,Collum;

	for(Collum = 0; Collum < 4; Collum++)
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	73bb      	strb	r3, [r7, #14]
 800c1c8:	e024      	b.n	800c214 <AES_Add_Round_Key+0x58>
	{
		for(Row = 0; Row < 4; Row++)
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	73fb      	strb	r3, [r7, #15]
 800c1ce:	e01b      	b.n	800c208 <AES_Add_Round_Key+0x4c>
		{
			State[Row][Collum] = State[Row][Collum] ^ Round_Key[Row + (4*Collum)];
 800c1d0:	7bfa      	ldrb	r2, [r7, #15]
 800c1d2:	7bbb      	ldrb	r3, [r7, #14]
 800c1d4:	4914      	ldr	r1, [pc, #80]	@ (800c228 <AES_Add_Round_Key+0x6c>)
 800c1d6:	0092      	lsls	r2, r2, #2
 800c1d8:	440a      	add	r2, r1
 800c1da:	4413      	add	r3, r2
 800c1dc:	7818      	ldrb	r0, [r3, #0]
 800c1de:	7bfa      	ldrb	r2, [r7, #15]
 800c1e0:	7bbb      	ldrb	r3, [r7, #14]
 800c1e2:	009b      	lsls	r3, r3, #2
 800c1e4:	4413      	add	r3, r2
 800c1e6:	461a      	mov	r2, r3
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	4413      	add	r3, r2
 800c1ec:	7819      	ldrb	r1, [r3, #0]
 800c1ee:	7bfa      	ldrb	r2, [r7, #15]
 800c1f0:	7bbb      	ldrb	r3, [r7, #14]
 800c1f2:	4041      	eors	r1, r0
 800c1f4:	b2c8      	uxtb	r0, r1
 800c1f6:	490c      	ldr	r1, [pc, #48]	@ (800c228 <AES_Add_Round_Key+0x6c>)
 800c1f8:	0092      	lsls	r2, r2, #2
 800c1fa:	440a      	add	r2, r1
 800c1fc:	4413      	add	r3, r2
 800c1fe:	4602      	mov	r2, r0
 800c200:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 800c202:	7bfb      	ldrb	r3, [r7, #15]
 800c204:	3301      	adds	r3, #1
 800c206:	73fb      	strb	r3, [r7, #15]
 800c208:	7bfb      	ldrb	r3, [r7, #15]
 800c20a:	2b03      	cmp	r3, #3
 800c20c:	d9e0      	bls.n	800c1d0 <AES_Add_Round_Key+0x14>
	for(Collum = 0; Collum < 4; Collum++)
 800c20e:	7bbb      	ldrb	r3, [r7, #14]
 800c210:	3301      	adds	r3, #1
 800c212:	73bb      	strb	r3, [r7, #14]
 800c214:	7bbb      	ldrb	r3, [r7, #14]
 800c216:	2b03      	cmp	r3, #3
 800c218:	d9d7      	bls.n	800c1ca <AES_Add_Round_Key+0xe>
		}
	}
}
 800c21a:	bf00      	nop
 800c21c:	bf00      	nop
 800c21e:	3714      	adds	r7, #20
 800c220:	46bd      	mov	sp, r7
 800c222:	bc80      	pop	{r7}
 800c224:	4770      	bx	lr
 800c226:	bf00      	nop
 800c228:	20000590 	.word	0x20000590

0800c22c <AES_Sub_Byte>:
*
* Return      : The return is the found byte in the S_Table
*****************************************************************************************
*/
unsigned char AES_Sub_Byte(unsigned char Byte)
{
 800c22c:	b480      	push	{r7}
 800c22e:	b085      	sub	sp, #20
 800c230:	af00      	add	r7, sp, #0
 800c232:	4603      	mov	r3, r0
 800c234:	71fb      	strb	r3, [r7, #7]
	unsigned char S_Row,S_Collum;
	unsigned char S_Byte;

	//Split byte up in Row and Collum
	S_Row = ((Byte >> 4) & 0x0F);
 800c236:	79fb      	ldrb	r3, [r7, #7]
 800c238:	091b      	lsrs	r3, r3, #4
 800c23a:	73fb      	strb	r3, [r7, #15]
	S_Collum = (Byte & 0x0F);
 800c23c:	79fb      	ldrb	r3, [r7, #7]
 800c23e:	f003 030f 	and.w	r3, r3, #15
 800c242:	73bb      	strb	r3, [r7, #14]

	//Find the correct byte in the S_Table
	S_Byte = S_Table[S_Row][S_Collum];
 800c244:	7bfa      	ldrb	r2, [r7, #15]
 800c246:	7bbb      	ldrb	r3, [r7, #14]
 800c248:	4905      	ldr	r1, [pc, #20]	@ (800c260 <AES_Sub_Byte+0x34>)
 800c24a:	0112      	lsls	r2, r2, #4
 800c24c:	440a      	add	r2, r1
 800c24e:	4413      	add	r3, r2
 800c250:	781b      	ldrb	r3, [r3, #0]
 800c252:	737b      	strb	r3, [r7, #13]

	return S_Byte;
 800c254:	7b7b      	ldrb	r3, [r7, #13]
}
 800c256:	4618      	mov	r0, r3
 800c258:	3714      	adds	r7, #20
 800c25a:	46bd      	mov	sp, r7
 800c25c:	bc80      	pop	{r7}
 800c25e:	4770      	bx	lr
 800c260:	20000010 	.word	0x20000010

0800c264 <AES_Shift_Rows>:
*****************************************************************************************
* Description : Function that preforms the shift row operation described in the AES standard
*****************************************************************************************
*/
void AES_Shift_Rows()
{
 800c264:	b480      	push	{r7}
 800c266:	b083      	sub	sp, #12
 800c268:	af00      	add	r7, sp, #0

	//Row 0 doesn't change

	//Shift Row 1 one left
	//Store firt byte in buffer
	Buffer = State[1][0];
 800c26a:	4b1e      	ldr	r3, [pc, #120]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c26c:	791b      	ldrb	r3, [r3, #4]
 800c26e:	71fb      	strb	r3, [r7, #7]
	//Shift all bytes
	State[1][0] = State[1][1];
 800c270:	4b1c      	ldr	r3, [pc, #112]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c272:	795a      	ldrb	r2, [r3, #5]
 800c274:	4b1b      	ldr	r3, [pc, #108]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c276:	711a      	strb	r2, [r3, #4]
	State[1][1] = State[1][2];
 800c278:	4b1a      	ldr	r3, [pc, #104]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c27a:	799a      	ldrb	r2, [r3, #6]
 800c27c:	4b19      	ldr	r3, [pc, #100]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c27e:	715a      	strb	r2, [r3, #5]
	State[1][2] = State[1][3];
 800c280:	4b18      	ldr	r3, [pc, #96]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c282:	79da      	ldrb	r2, [r3, #7]
 800c284:	4b17      	ldr	r3, [pc, #92]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c286:	719a      	strb	r2, [r3, #6]
	State[1][3] = Buffer;
 800c288:	4a16      	ldr	r2, [pc, #88]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c28a:	79fb      	ldrb	r3, [r7, #7]
 800c28c:	71d3      	strb	r3, [r2, #7]

	//Shift row 2 two left
	Buffer = State[2][0];
 800c28e:	4b15      	ldr	r3, [pc, #84]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c290:	7a1b      	ldrb	r3, [r3, #8]
 800c292:	71fb      	strb	r3, [r7, #7]
	State[2][0] = State[2][2];
 800c294:	4b13      	ldr	r3, [pc, #76]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c296:	7a9a      	ldrb	r2, [r3, #10]
 800c298:	4b12      	ldr	r3, [pc, #72]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c29a:	721a      	strb	r2, [r3, #8]
	State[2][2] = Buffer;
 800c29c:	4a11      	ldr	r2, [pc, #68]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c29e:	79fb      	ldrb	r3, [r7, #7]
 800c2a0:	7293      	strb	r3, [r2, #10]
	Buffer = State[2][1];
 800c2a2:	4b10      	ldr	r3, [pc, #64]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c2a4:	7a5b      	ldrb	r3, [r3, #9]
 800c2a6:	71fb      	strb	r3, [r7, #7]
	State[2][1] = State[2][3];
 800c2a8:	4b0e      	ldr	r3, [pc, #56]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c2aa:	7ada      	ldrb	r2, [r3, #11]
 800c2ac:	4b0d      	ldr	r3, [pc, #52]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c2ae:	725a      	strb	r2, [r3, #9]
	State[2][3] = Buffer;
 800c2b0:	4a0c      	ldr	r2, [pc, #48]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c2b2:	79fb      	ldrb	r3, [r7, #7]
 800c2b4:	72d3      	strb	r3, [r2, #11]

	//Shift row 3 three left
	Buffer = State[3][3];
 800c2b6:	4b0b      	ldr	r3, [pc, #44]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c2b8:	7bdb      	ldrb	r3, [r3, #15]
 800c2ba:	71fb      	strb	r3, [r7, #7]
	State[3][3] = State[3][2];
 800c2bc:	4b09      	ldr	r3, [pc, #36]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c2be:	7b9a      	ldrb	r2, [r3, #14]
 800c2c0:	4b08      	ldr	r3, [pc, #32]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c2c2:	73da      	strb	r2, [r3, #15]
	State[3][2] = State[3][1];
 800c2c4:	4b07      	ldr	r3, [pc, #28]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c2c6:	7b5a      	ldrb	r2, [r3, #13]
 800c2c8:	4b06      	ldr	r3, [pc, #24]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c2ca:	739a      	strb	r2, [r3, #14]
	State[3][1] = State[3][0];
 800c2cc:	4b05      	ldr	r3, [pc, #20]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c2ce:	7b1a      	ldrb	r2, [r3, #12]
 800c2d0:	4b04      	ldr	r3, [pc, #16]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c2d2:	735a      	strb	r2, [r3, #13]
	State[3][0] = Buffer;
 800c2d4:	4a03      	ldr	r2, [pc, #12]	@ (800c2e4 <AES_Shift_Rows+0x80>)
 800c2d6:	79fb      	ldrb	r3, [r7, #7]
 800c2d8:	7313      	strb	r3, [r2, #12]
}
 800c2da:	bf00      	nop
 800c2dc:	370c      	adds	r7, #12
 800c2de:	46bd      	mov	sp, r7
 800c2e0:	bc80      	pop	{r7}
 800c2e2:	4770      	bx	lr
 800c2e4:	20000590 	.word	0x20000590

0800c2e8 <AES_Mix_Collums>:
*****************************************************************************************
* Description : Function that preforms the Mix Collums operation described in the AES standard
*****************************************************************************************
*/
void AES_Mix_Collums()
{
 800c2e8:	b480      	push	{r7}
 800c2ea:	b085      	sub	sp, #20
 800c2ec:	af00      	add	r7, sp, #0
	unsigned char Row,Collum;
	unsigned char a[4], b[4];
	for(Collum = 0; Collum < 4; Collum++)
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	73bb      	strb	r3, [r7, #14]
 800c2f2:	e082      	b.n	800c3fa <AES_Mix_Collums+0x112>
	{
		for(Row = 0; Row < 4; Row++)
 800c2f4:	2300      	movs	r3, #0
 800c2f6:	73fb      	strb	r3, [r7, #15]
 800c2f8:	e033      	b.n	800c362 <AES_Mix_Collums+0x7a>
		{
			a[Row] = State[Row][Collum];
 800c2fa:	7bf9      	ldrb	r1, [r7, #15]
 800c2fc:	7bba      	ldrb	r2, [r7, #14]
 800c2fe:	7bfb      	ldrb	r3, [r7, #15]
 800c300:	4843      	ldr	r0, [pc, #268]	@ (800c410 <AES_Mix_Collums+0x128>)
 800c302:	0089      	lsls	r1, r1, #2
 800c304:	4401      	add	r1, r0
 800c306:	440a      	add	r2, r1
 800c308:	7812      	ldrb	r2, [r2, #0]
 800c30a:	3310      	adds	r3, #16
 800c30c:	443b      	add	r3, r7
 800c30e:	f803 2c08 	strb.w	r2, [r3, #-8]
			b[Row] = (State[Row][Collum] << 1);
 800c312:	7bfa      	ldrb	r2, [r7, #15]
 800c314:	7bbb      	ldrb	r3, [r7, #14]
 800c316:	493e      	ldr	r1, [pc, #248]	@ (800c410 <AES_Mix_Collums+0x128>)
 800c318:	0092      	lsls	r2, r2, #2
 800c31a:	440a      	add	r2, r1
 800c31c:	4413      	add	r3, r2
 800c31e:	781a      	ldrb	r2, [r3, #0]
 800c320:	7bfb      	ldrb	r3, [r7, #15]
 800c322:	0052      	lsls	r2, r2, #1
 800c324:	b2d2      	uxtb	r2, r2
 800c326:	3310      	adds	r3, #16
 800c328:	443b      	add	r3, r7
 800c32a:	f803 2c0c 	strb.w	r2, [r3, #-12]

			if((State[Row][Collum] & 0x80) == 0x80)
 800c32e:	7bfa      	ldrb	r2, [r7, #15]
 800c330:	7bbb      	ldrb	r3, [r7, #14]
 800c332:	4937      	ldr	r1, [pc, #220]	@ (800c410 <AES_Mix_Collums+0x128>)
 800c334:	0092      	lsls	r2, r2, #2
 800c336:	440a      	add	r2, r1
 800c338:	4413      	add	r3, r2
 800c33a:	781b      	ldrb	r3, [r3, #0]
 800c33c:	b25b      	sxtb	r3, r3
 800c33e:	2b00      	cmp	r3, #0
 800c340:	da0c      	bge.n	800c35c <AES_Mix_Collums+0x74>
			{
				b[Row] = b[Row] ^ 0x1B;
 800c342:	7bfb      	ldrb	r3, [r7, #15]
 800c344:	3310      	adds	r3, #16
 800c346:	443b      	add	r3, r7
 800c348:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800c34c:	7bfb      	ldrb	r3, [r7, #15]
 800c34e:	f082 021b 	eor.w	r2, r2, #27
 800c352:	b2d2      	uxtb	r2, r2
 800c354:	3310      	adds	r3, #16
 800c356:	443b      	add	r3, r7
 800c358:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(Row = 0; Row < 4; Row++)
 800c35c:	7bfb      	ldrb	r3, [r7, #15]
 800c35e:	3301      	adds	r3, #1
 800c360:	73fb      	strb	r3, [r7, #15]
 800c362:	7bfb      	ldrb	r3, [r7, #15]
 800c364:	2b03      	cmp	r3, #3
 800c366:	d9c8      	bls.n	800c2fa <AES_Mix_Collums+0x12>
			}
		}
		State[0][Collum] = b[0] ^ a[1] ^ b[1] ^ a[2] ^ a[3];
 800c368:	793a      	ldrb	r2, [r7, #4]
 800c36a:	7a7b      	ldrb	r3, [r7, #9]
 800c36c:	4053      	eors	r3, r2
 800c36e:	b2da      	uxtb	r2, r3
 800c370:	797b      	ldrb	r3, [r7, #5]
 800c372:	4053      	eors	r3, r2
 800c374:	b2da      	uxtb	r2, r3
 800c376:	7abb      	ldrb	r3, [r7, #10]
 800c378:	4053      	eors	r3, r2
 800c37a:	b2d9      	uxtb	r1, r3
 800c37c:	7afa      	ldrb	r2, [r7, #11]
 800c37e:	7bbb      	ldrb	r3, [r7, #14]
 800c380:	404a      	eors	r2, r1
 800c382:	b2d1      	uxtb	r1, r2
 800c384:	4a22      	ldr	r2, [pc, #136]	@ (800c410 <AES_Mix_Collums+0x128>)
 800c386:	54d1      	strb	r1, [r2, r3]
		State[1][Collum] = a[0] ^ b[1] ^ a[2] ^ b[2] ^ a[3];
 800c388:	7a3a      	ldrb	r2, [r7, #8]
 800c38a:	797b      	ldrb	r3, [r7, #5]
 800c38c:	4053      	eors	r3, r2
 800c38e:	b2da      	uxtb	r2, r3
 800c390:	7abb      	ldrb	r3, [r7, #10]
 800c392:	4053      	eors	r3, r2
 800c394:	b2da      	uxtb	r2, r3
 800c396:	79bb      	ldrb	r3, [r7, #6]
 800c398:	4053      	eors	r3, r2
 800c39a:	b2d9      	uxtb	r1, r3
 800c39c:	7afa      	ldrb	r2, [r7, #11]
 800c39e:	7bbb      	ldrb	r3, [r7, #14]
 800c3a0:	404a      	eors	r2, r1
 800c3a2:	b2d1      	uxtb	r1, r2
 800c3a4:	4a1a      	ldr	r2, [pc, #104]	@ (800c410 <AES_Mix_Collums+0x128>)
 800c3a6:	4413      	add	r3, r2
 800c3a8:	460a      	mov	r2, r1
 800c3aa:	711a      	strb	r2, [r3, #4]
		State[2][Collum] = a[0] ^ a[1] ^ b[2] ^ a[3] ^ b[3];
 800c3ac:	7a3a      	ldrb	r2, [r7, #8]
 800c3ae:	7a7b      	ldrb	r3, [r7, #9]
 800c3b0:	4053      	eors	r3, r2
 800c3b2:	b2da      	uxtb	r2, r3
 800c3b4:	79bb      	ldrb	r3, [r7, #6]
 800c3b6:	4053      	eors	r3, r2
 800c3b8:	b2da      	uxtb	r2, r3
 800c3ba:	7afb      	ldrb	r3, [r7, #11]
 800c3bc:	4053      	eors	r3, r2
 800c3be:	b2d9      	uxtb	r1, r3
 800c3c0:	79fa      	ldrb	r2, [r7, #7]
 800c3c2:	7bbb      	ldrb	r3, [r7, #14]
 800c3c4:	404a      	eors	r2, r1
 800c3c6:	b2d1      	uxtb	r1, r2
 800c3c8:	4a11      	ldr	r2, [pc, #68]	@ (800c410 <AES_Mix_Collums+0x128>)
 800c3ca:	4413      	add	r3, r2
 800c3cc:	460a      	mov	r2, r1
 800c3ce:	721a      	strb	r2, [r3, #8]
		State[3][Collum] = a[0] ^ b[0] ^ a[1] ^ a[2] ^ b[3];
 800c3d0:	7a3a      	ldrb	r2, [r7, #8]
 800c3d2:	793b      	ldrb	r3, [r7, #4]
 800c3d4:	4053      	eors	r3, r2
 800c3d6:	b2da      	uxtb	r2, r3
 800c3d8:	7a7b      	ldrb	r3, [r7, #9]
 800c3da:	4053      	eors	r3, r2
 800c3dc:	b2da      	uxtb	r2, r3
 800c3de:	7abb      	ldrb	r3, [r7, #10]
 800c3e0:	4053      	eors	r3, r2
 800c3e2:	b2d9      	uxtb	r1, r3
 800c3e4:	79fa      	ldrb	r2, [r7, #7]
 800c3e6:	7bbb      	ldrb	r3, [r7, #14]
 800c3e8:	404a      	eors	r2, r1
 800c3ea:	b2d1      	uxtb	r1, r2
 800c3ec:	4a08      	ldr	r2, [pc, #32]	@ (800c410 <AES_Mix_Collums+0x128>)
 800c3ee:	4413      	add	r3, r2
 800c3f0:	460a      	mov	r2, r1
 800c3f2:	731a      	strb	r2, [r3, #12]
	for(Collum = 0; Collum < 4; Collum++)
 800c3f4:	7bbb      	ldrb	r3, [r7, #14]
 800c3f6:	3301      	adds	r3, #1
 800c3f8:	73bb      	strb	r3, [r7, #14]
 800c3fa:	7bbb      	ldrb	r3, [r7, #14]
 800c3fc:	2b03      	cmp	r3, #3
 800c3fe:	f67f af79 	bls.w	800c2f4 <AES_Mix_Collums+0xc>
	}
}
 800c402:	bf00      	nop
 800c404:	bf00      	nop
 800c406:	3714      	adds	r7, #20
 800c408:	46bd      	mov	sp, r7
 800c40a:	bc80      	pop	{r7}
 800c40c:	4770      	bx	lr
 800c40e:	bf00      	nop
 800c410:	20000590 	.word	0x20000590

0800c414 <AES_Calculate_Round_Key>:
* Arguments   :   Round         Number of current Round
*                *Round_Key     16 byte long array holding the Round Key
*****************************************************************************************
*/
void AES_Calculate_Round_Key(unsigned char Round, unsigned char *Round_Key)
{
 800c414:	b590      	push	{r4, r7, lr}
 800c416:	b087      	sub	sp, #28
 800c418:	af00      	add	r7, sp, #0
 800c41a:	4603      	mov	r3, r0
 800c41c:	6039      	str	r1, [r7, #0]
 800c41e:	71fb      	strb	r3, [r7, #7]
	unsigned char Buffer;
	unsigned char Rcon;

	//Calculate first Temp
	//Copy laste byte from previous key
	for(i = 0; i < 4; i++)
 800c420:	2300      	movs	r3, #0
 800c422:	75fb      	strb	r3, [r7, #23]
 800c424:	e00c      	b.n	800c440 <AES_Calculate_Round_Key+0x2c>
	{
		Temp[i] = Round_Key[i+12];
 800c426:	7dfb      	ldrb	r3, [r7, #23]
 800c428:	330c      	adds	r3, #12
 800c42a:	683a      	ldr	r2, [r7, #0]
 800c42c:	441a      	add	r2, r3
 800c42e:	7dfb      	ldrb	r3, [r7, #23]
 800c430:	7812      	ldrb	r2, [r2, #0]
 800c432:	3318      	adds	r3, #24
 800c434:	443b      	add	r3, r7
 800c436:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i = 0; i < 4; i++)
 800c43a:	7dfb      	ldrb	r3, [r7, #23]
 800c43c:	3301      	adds	r3, #1
 800c43e:	75fb      	strb	r3, [r7, #23]
 800c440:	7dfb      	ldrb	r3, [r7, #23]
 800c442:	2b03      	cmp	r3, #3
 800c444:	d9ef      	bls.n	800c426 <AES_Calculate_Round_Key+0x12>
	}

	//Rotate Temp
	Buffer = Temp[0];
 800c446:	7b3b      	ldrb	r3, [r7, #12]
 800c448:	753b      	strb	r3, [r7, #20]
	Temp[0] = Temp[1];
 800c44a:	7b7b      	ldrb	r3, [r7, #13]
 800c44c:	733b      	strb	r3, [r7, #12]
	Temp[1] = Temp[2];
 800c44e:	7bbb      	ldrb	r3, [r7, #14]
 800c450:	737b      	strb	r3, [r7, #13]
	Temp[2] = Temp[3];
 800c452:	7bfb      	ldrb	r3, [r7, #15]
 800c454:	73bb      	strb	r3, [r7, #14]
	Temp[3] = Buffer;
 800c456:	7d3b      	ldrb	r3, [r7, #20]
 800c458:	73fb      	strb	r3, [r7, #15]

	//Substitute Temp
	for(i = 0; i < 4; i++)
 800c45a:	2300      	movs	r3, #0
 800c45c:	75fb      	strb	r3, [r7, #23]
 800c45e:	e012      	b.n	800c486 <AES_Calculate_Round_Key+0x72>
	{
		Temp[i] = AES_Sub_Byte(Temp[i]);
 800c460:	7dfb      	ldrb	r3, [r7, #23]
 800c462:	3318      	adds	r3, #24
 800c464:	443b      	add	r3, r7
 800c466:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800c46a:	7dfc      	ldrb	r4, [r7, #23]
 800c46c:	4618      	mov	r0, r3
 800c46e:	f7ff fedd 	bl	800c22c <AES_Sub_Byte>
 800c472:	4603      	mov	r3, r0
 800c474:	461a      	mov	r2, r3
 800c476:	f104 0318 	add.w	r3, r4, #24
 800c47a:	443b      	add	r3, r7
 800c47c:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i = 0; i < 4; i++)
 800c480:	7dfb      	ldrb	r3, [r7, #23]
 800c482:	3301      	adds	r3, #1
 800c484:	75fb      	strb	r3, [r7, #23]
 800c486:	7dfb      	ldrb	r3, [r7, #23]
 800c488:	2b03      	cmp	r3, #3
 800c48a:	d9e9      	bls.n	800c460 <AES_Calculate_Round_Key+0x4c>
	}

	//Calculate Rcon
	Rcon = 0x01;
 800c48c:	2301      	movs	r3, #1
 800c48e:	757b      	strb	r3, [r7, #21]
	while(Round != 1)
 800c490:	e010      	b.n	800c4b4 <AES_Calculate_Round_Key+0xa0>
	{
		b = Rcon & 0x80;
 800c492:	7d7b      	ldrb	r3, [r7, #21]
 800c494:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c498:	74fb      	strb	r3, [r7, #19]
		Rcon = Rcon << 1;
 800c49a:	7d7b      	ldrb	r3, [r7, #21]
 800c49c:	005b      	lsls	r3, r3, #1
 800c49e:	757b      	strb	r3, [r7, #21]
		if(b == 0x80)
 800c4a0:	7cfb      	ldrb	r3, [r7, #19]
 800c4a2:	2b80      	cmp	r3, #128	@ 0x80
 800c4a4:	d103      	bne.n	800c4ae <AES_Calculate_Round_Key+0x9a>
		{
			Rcon = Rcon ^ 0x1b;
 800c4a6:	7d7b      	ldrb	r3, [r7, #21]
 800c4a8:	f083 031b 	eor.w	r3, r3, #27
 800c4ac:	757b      	strb	r3, [r7, #21]
		}
		Round--;
 800c4ae:	79fb      	ldrb	r3, [r7, #7]
 800c4b0:	3b01      	subs	r3, #1
 800c4b2:	71fb      	strb	r3, [r7, #7]
	while(Round != 1)
 800c4b4:	79fb      	ldrb	r3, [r7, #7]
 800c4b6:	2b01      	cmp	r3, #1
 800c4b8:	d1eb      	bne.n	800c492 <AES_Calculate_Round_Key+0x7e>
	}

	//XOR Rcon
	Temp[0] = Temp[0] ^ Rcon;
 800c4ba:	7b3a      	ldrb	r2, [r7, #12]
 800c4bc:	7d7b      	ldrb	r3, [r7, #21]
 800c4be:	4053      	eors	r3, r2
 800c4c0:	b2db      	uxtb	r3, r3
 800c4c2:	733b      	strb	r3, [r7, #12]

	//Calculate new key
	for(i = 0; i < 4; i++)
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	75fb      	strb	r3, [r7, #23]
 800c4c8:	e02f      	b.n	800c52a <AES_Calculate_Round_Key+0x116>
	{
		for(j = 0; j < 4; j++)
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	75bb      	strb	r3, [r7, #22]
 800c4ce:	e026      	b.n	800c51e <AES_Calculate_Round_Key+0x10a>
		{
			Round_Key[j + (4*i)] = Round_Key[j + (4*i)] ^ Temp[j];
 800c4d0:	7dba      	ldrb	r2, [r7, #22]
 800c4d2:	7dfb      	ldrb	r3, [r7, #23]
 800c4d4:	009b      	lsls	r3, r3, #2
 800c4d6:	4413      	add	r3, r2
 800c4d8:	461a      	mov	r2, r3
 800c4da:	683b      	ldr	r3, [r7, #0]
 800c4dc:	4413      	add	r3, r2
 800c4de:	7819      	ldrb	r1, [r3, #0]
 800c4e0:	7dbb      	ldrb	r3, [r7, #22]
 800c4e2:	3318      	adds	r3, #24
 800c4e4:	443b      	add	r3, r7
 800c4e6:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800c4ea:	7db8      	ldrb	r0, [r7, #22]
 800c4ec:	7dfb      	ldrb	r3, [r7, #23]
 800c4ee:	009b      	lsls	r3, r3, #2
 800c4f0:	4403      	add	r3, r0
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	683b      	ldr	r3, [r7, #0]
 800c4f6:	4403      	add	r3, r0
 800c4f8:	404a      	eors	r2, r1
 800c4fa:	b2d2      	uxtb	r2, r2
 800c4fc:	701a      	strb	r2, [r3, #0]
			Temp[j] = Round_Key[j + (4*i)];
 800c4fe:	7dba      	ldrb	r2, [r7, #22]
 800c500:	7dfb      	ldrb	r3, [r7, #23]
 800c502:	009b      	lsls	r3, r3, #2
 800c504:	4413      	add	r3, r2
 800c506:	461a      	mov	r2, r3
 800c508:	683b      	ldr	r3, [r7, #0]
 800c50a:	441a      	add	r2, r3
 800c50c:	7dbb      	ldrb	r3, [r7, #22]
 800c50e:	7812      	ldrb	r2, [r2, #0]
 800c510:	3318      	adds	r3, #24
 800c512:	443b      	add	r3, r7
 800c514:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(j = 0; j < 4; j++)
 800c518:	7dbb      	ldrb	r3, [r7, #22]
 800c51a:	3301      	adds	r3, #1
 800c51c:	75bb      	strb	r3, [r7, #22]
 800c51e:	7dbb      	ldrb	r3, [r7, #22]
 800c520:	2b03      	cmp	r3, #3
 800c522:	d9d5      	bls.n	800c4d0 <AES_Calculate_Round_Key+0xbc>
	for(i = 0; i < 4; i++)
 800c524:	7dfb      	ldrb	r3, [r7, #23]
 800c526:	3301      	adds	r3, #1
 800c528:	75fb      	strb	r3, [r7, #23]
 800c52a:	7dfb      	ldrb	r3, [r7, #23]
 800c52c:	2b03      	cmp	r3, #3
 800c52e:	d9cc      	bls.n	800c4ca <AES_Calculate_Round_Key+0xb6>
		}
	}
}
 800c530:	bf00      	nop
 800c532:	bf00      	nop
 800c534:	371c      	adds	r7, #28
 800c536:	46bd      	mov	sp, r7
 800c538:	bd90      	pop	{r4, r7, pc}

0800c53a <Encrypt_Payload>:
#include "Encrypt_V31.h"
#include "AES-128_V10.h"

void Encrypt_Payload(unsigned char *Data, unsigned char Data_Length, unsigned int Frame_Counter,
                     unsigned char Direction, unsigned char Key[16], unsigned char DevAddr[4])
{
 800c53a:	b580      	push	{r7, lr}
 800c53c:	b08a      	sub	sp, #40	@ 0x28
 800c53e:	af00      	add	r7, sp, #0
 800c540:	60f8      	str	r0, [r7, #12]
 800c542:	607a      	str	r2, [r7, #4]
 800c544:	461a      	mov	r2, r3
 800c546:	460b      	mov	r3, r1
 800c548:	72fb      	strb	r3, [r7, #11]
 800c54a:	4613      	mov	r3, r2
 800c54c:	72bb      	strb	r3, [r7, #10]
	unsigned char i = 0x00;
 800c54e:	2300      	movs	r3, #0
 800c550:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	unsigned char j;
	unsigned char Number_of_Blocks = 0x00;
 800c554:	2300      	movs	r3, #0
 800c556:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	unsigned char Incomplete_Block_Size = 0x00;
 800c55a:	2300      	movs	r3, #0
 800c55c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

	unsigned char Block_A[16];

	//Calculate number of blocks
	Number_of_Blocks = Data_Length / 16;
 800c560:	7afb      	ldrb	r3, [r7, #11]
 800c562:	091b      	lsrs	r3, r3, #4
 800c564:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	Incomplete_Block_Size = Data_Length % 16;
 800c568:	7afb      	ldrb	r3, [r7, #11]
 800c56a:	f003 030f 	and.w	r3, r3, #15
 800c56e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	if(Incomplete_Block_Size != 0)
 800c572:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c576:	2b00      	cmp	r3, #0
 800c578:	d004      	beq.n	800c584 <Encrypt_Payload+0x4a>
	{
		Number_of_Blocks++;
 800c57a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c57e:	3301      	adds	r3, #1
 800c580:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	}

	for(i = 1; i <= Number_of_Blocks; i++)
 800c584:	2301      	movs	r3, #1
 800c586:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c58a:	e07e      	b.n	800c68a <Encrypt_Payload+0x150>
	{
		Block_A[0] = 0x01;
 800c58c:	2301      	movs	r3, #1
 800c58e:	753b      	strb	r3, [r7, #20]
		Block_A[1] = 0x00;
 800c590:	2300      	movs	r3, #0
 800c592:	757b      	strb	r3, [r7, #21]
		Block_A[2] = 0x00;
 800c594:	2300      	movs	r3, #0
 800c596:	75bb      	strb	r3, [r7, #22]
		Block_A[3] = 0x00;
 800c598:	2300      	movs	r3, #0
 800c59a:	75fb      	strb	r3, [r7, #23]
		Block_A[4] = 0x00;
 800c59c:	2300      	movs	r3, #0
 800c59e:	763b      	strb	r3, [r7, #24]

		Block_A[5] = Direction;
 800c5a0:	7abb      	ldrb	r3, [r7, #10]
 800c5a2:	767b      	strb	r3, [r7, #25]

		Block_A[6] = DevAddr[3];
 800c5a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5a6:	78db      	ldrb	r3, [r3, #3]
 800c5a8:	76bb      	strb	r3, [r7, #26]
		Block_A[7] = DevAddr[2];
 800c5aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5ac:	789b      	ldrb	r3, [r3, #2]
 800c5ae:	76fb      	strb	r3, [r7, #27]
		Block_A[8] = DevAddr[1];
 800c5b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5b2:	785b      	ldrb	r3, [r3, #1]
 800c5b4:	773b      	strb	r3, [r7, #28]
		Block_A[9] = DevAddr[0];
 800c5b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5b8:	781b      	ldrb	r3, [r3, #0]
 800c5ba:	777b      	strb	r3, [r7, #29]

		Block_A[10] = (Frame_Counter & 0x00FF);
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	b2db      	uxtb	r3, r3
 800c5c0:	77bb      	strb	r3, [r7, #30]
		Block_A[11] = ((Frame_Counter >> 8) & 0x00FF);
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	0a1b      	lsrs	r3, r3, #8
 800c5c6:	b2db      	uxtb	r3, r3
 800c5c8:	77fb      	strb	r3, [r7, #31]

		Block_A[12] = 0x00; //Frame counter upper Bytes
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	f887 3020 	strb.w	r3, [r7, #32]
		Block_A[13] = 0x00;
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

		Block_A[14] = 0x00;
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		Block_A[15] = i;
 800c5dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c5e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

		//Calculate S
		AES_Encrypt(Block_A, Key);
 800c5e4:	f107 0314 	add.w	r3, r7, #20
 800c5e8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	f7ff fd0a 	bl	800c004 <AES_Encrypt>

		//Check for last block
		if(i != Number_of_Blocks)
 800c5f0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c5f4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c5f8:	429a      	cmp	r2, r3
 800c5fa:	d01c      	beq.n	800c636 <Encrypt_Payload+0xfc>
		{
			for(j = 0; j < 16; j++)
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c602:	e013      	b.n	800c62c <Encrypt_Payload+0xf2>
			{
				*Data = *Data ^ Block_A[j];
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	781a      	ldrb	r2, [r3, #0]
 800c608:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c60c:	3328      	adds	r3, #40	@ 0x28
 800c60e:	443b      	add	r3, r7
 800c610:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800c614:	4053      	eors	r3, r2
 800c616:	b2da      	uxtb	r2, r3
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	701a      	strb	r2, [r3, #0]
				Data++;
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	3301      	adds	r3, #1
 800c620:	60fb      	str	r3, [r7, #12]
			for(j = 0; j < 16; j++)
 800c622:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c626:	3301      	adds	r3, #1
 800c628:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c62c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c630:	2b0f      	cmp	r3, #15
 800c632:	d9e7      	bls.n	800c604 <Encrypt_Payload+0xca>
 800c634:	e024      	b.n	800c680 <Encrypt_Payload+0x146>
			}
		}
		else
		{
			if(Incomplete_Block_Size == 0)
 800c636:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d102      	bne.n	800c644 <Encrypt_Payload+0x10a>
			{
				Incomplete_Block_Size = 16;
 800c63e:	2310      	movs	r3, #16
 800c640:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
			}
			for(j = 0; j < Incomplete_Block_Size; j++)
 800c644:	2300      	movs	r3, #0
 800c646:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c64a:	e013      	b.n	800c674 <Encrypt_Payload+0x13a>
			{
				*Data = *Data ^ Block_A[j];
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	781a      	ldrb	r2, [r3, #0]
 800c650:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c654:	3328      	adds	r3, #40	@ 0x28
 800c656:	443b      	add	r3, r7
 800c658:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800c65c:	4053      	eors	r3, r2
 800c65e:	b2da      	uxtb	r2, r3
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	701a      	strb	r2, [r3, #0]
				Data++;
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	3301      	adds	r3, #1
 800c668:	60fb      	str	r3, [r7, #12]
			for(j = 0; j < Incomplete_Block_Size; j++)
 800c66a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c66e:	3301      	adds	r3, #1
 800c670:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c674:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800c678:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c67c:	429a      	cmp	r2, r3
 800c67e:	d3e5      	bcc.n	800c64c <Encrypt_Payload+0x112>
	for(i = 1; i <= Number_of_Blocks; i++)
 800c680:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c684:	3301      	adds	r3, #1
 800c686:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c68a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c68e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c692:	429a      	cmp	r2, r3
 800c694:	f67f af7a 	bls.w	800c58c <Encrypt_Payload+0x52>
			}
		}
	}
}
 800c698:	bf00      	nop
 800c69a:	bf00      	nop
 800c69c:	3728      	adds	r7, #40	@ 0x28
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	bd80      	pop	{r7, pc}

0800c6a2 <Calculate_MIC>:

void Calculate_MIC(unsigned char *Data, unsigned char *Final_MIC, unsigned char Data_Length, unsigned int Frame_Counter,
                   unsigned char Direction, unsigned char NwkSkey[16], unsigned char DevAddr[4])
{
 800c6a2:	b580      	push	{r7, lr}
 800c6a4:	b09a      	sub	sp, #104	@ 0x68
 800c6a6:	af00      	add	r7, sp, #0
 800c6a8:	60f8      	str	r0, [r7, #12]
 800c6aa:	60b9      	str	r1, [r7, #8]
 800c6ac:	603b      	str	r3, [r7, #0]
 800c6ae:	4613      	mov	r3, r2
 800c6b0:	71fb      	strb	r3, [r7, #7]
	unsigned char i;
	unsigned char Block_B[16];
	unsigned char Key_K1[16] = {
 800c6b2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	601a      	str	r2, [r3, #0]
 800c6ba:	605a      	str	r2, [r3, #4]
 800c6bc:	609a      	str	r2, [r3, #8]
 800c6be:	60da      	str	r2, [r3, #12]
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};
	unsigned char Key_K2[16] = {
 800c6c0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	601a      	str	r2, [r3, #0]
 800c6c8:	605a      	str	r2, [r3, #4]
 800c6ca:	609a      	str	r2, [r3, #8]
 800c6cc:	60da      	str	r2, [r3, #12]
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};

	//unsigned char Data_Copy[16];

	unsigned char Old_Data[16] = {
 800c6ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c6d2:	2200      	movs	r2, #0
 800c6d4:	601a      	str	r2, [r3, #0]
 800c6d6:	605a      	str	r2, [r3, #4]
 800c6d8:	609a      	str	r2, [r3, #8]
 800c6da:	60da      	str	r2, [r3, #12]
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};
	unsigned char New_Data[16] = {
 800c6dc:	f107 0314 	add.w	r3, r7, #20
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	601a      	str	r2, [r3, #0]
 800c6e4:	605a      	str	r2, [r3, #4]
 800c6e6:	609a      	str	r2, [r3, #8]
 800c6e8:	60da      	str	r2, [r3, #12]
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};

	unsigned char Number_of_Blocks = 0x00;
 800c6ea:	2300      	movs	r3, #0
 800c6ec:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	unsigned char Incomplete_Block_Size = 0x00;
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
	unsigned char Block_Counter = 0x01;
 800c6f6:	2301      	movs	r3, #1
 800c6f8:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

	//Create Block_B
	Block_B[0] = 0x49;
 800c6fc:	2349      	movs	r3, #73	@ 0x49
 800c6fe:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
	Block_B[1] = 0x00;
 800c702:	2300      	movs	r3, #0
 800c704:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
	Block_B[2] = 0x00;
 800c708:	2300      	movs	r3, #0
 800c70a:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
	Block_B[3] = 0x00;
 800c70e:	2300      	movs	r3, #0
 800c710:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Block_B[4] = 0x00;
 800c714:	2300      	movs	r3, #0
 800c716:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58

	Block_B[5] = Direction;
 800c71a:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 800c71e:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59

	Block_B[6] = DevAddr[3];
 800c722:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c724:	78db      	ldrb	r3, [r3, #3]
 800c726:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
	Block_B[7] = DevAddr[2];
 800c72a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c72c:	789b      	ldrb	r3, [r3, #2]
 800c72e:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
	Block_B[8] = DevAddr[1];
 800c732:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c734:	785b      	ldrb	r3, [r3, #1]
 800c736:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
	Block_B[9] = DevAddr[0];
 800c73a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c73c:	781b      	ldrb	r3, [r3, #0]
 800c73e:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

	Block_B[10] = (Frame_Counter & 0x00FF);
 800c742:	683b      	ldr	r3, [r7, #0]
 800c744:	b2db      	uxtb	r3, r3
 800c746:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	Block_B[11] = ((Frame_Counter >> 8) & 0x00FF);
 800c74a:	683b      	ldr	r3, [r7, #0]
 800c74c:	0a1b      	lsrs	r3, r3, #8
 800c74e:	b2db      	uxtb	r3, r3
 800c750:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

	Block_B[12] = 0x00; //Frame counter upper bytes
 800c754:	2300      	movs	r3, #0
 800c756:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
	Block_B[13] = 0x00;
 800c75a:	2300      	movs	r3, #0
 800c75c:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61

	Block_B[14] = 0x00;
 800c760:	2300      	movs	r3, #0
 800c762:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
	Block_B[15] = Data_Length;
 800c766:	79fb      	ldrb	r3, [r7, #7]
 800c768:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63

	//Calculate number of Blocks and blocksize of last block
	Number_of_Blocks = Data_Length / 16;
 800c76c:	79fb      	ldrb	r3, [r7, #7]
 800c76e:	091b      	lsrs	r3, r3, #4
 800c770:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	Incomplete_Block_Size = Data_Length % 16;
 800c774:	79fb      	ldrb	r3, [r7, #7]
 800c776:	f003 030f 	and.w	r3, r3, #15
 800c77a:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

	if(Incomplete_Block_Size != 0)
 800c77e:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800c782:	2b00      	cmp	r3, #0
 800c784:	d004      	beq.n	800c790 <Calculate_MIC+0xee>
	{
		Number_of_Blocks++;
 800c786:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800c78a:	3301      	adds	r3, #1
 800c78c:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	}

	Generate_Keys(Key_K1, Key_K2, NwkSkey);
 800c790:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 800c794:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800c798:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c79a:	4618      	mov	r0, r3
 800c79c:	f000 f8fe 	bl	800c99c <Generate_Keys>

	//Preform Calculation on Block B0

	//Preform AES encryption
	AES_Encrypt(Block_B, NwkSkey);
 800c7a0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800c7a4:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800c7a6:	4618      	mov	r0, r3
 800c7a8:	f7ff fc2c 	bl	800c004 <AES_Encrypt>

	//Copy Block_B to Old_Data
	for(i = 0; i < 16; i++)
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800c7b2:	e010      	b.n	800c7d6 <Calculate_MIC+0x134>
	{
		Old_Data[i] = Block_B[i];
 800c7b4:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800c7b8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c7bc:	3268      	adds	r2, #104	@ 0x68
 800c7be:	443a      	add	r2, r7
 800c7c0:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800c7c4:	3368      	adds	r3, #104	@ 0x68
 800c7c6:	443b      	add	r3, r7
 800c7c8:	f803 2c44 	strb.w	r2, [r3, #-68]
	for(i = 0; i < 16; i++)
 800c7cc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c7d0:	3301      	adds	r3, #1
 800c7d2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800c7d6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c7da:	2b0f      	cmp	r3, #15
 800c7dc:	d9ea      	bls.n	800c7b4 <Calculate_MIC+0x112>
	}

	//Preform full calculating until n-1 messsage blocks
	while(Block_Counter < Number_of_Blocks)
 800c7de:	e043      	b.n	800c868 <Calculate_MIC+0x1c6>
	{
		//Copy data into array
		for(i = 0; i < 16; i++)
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800c7e6:	e00f      	b.n	800c808 <Calculate_MIC+0x166>
		{
			New_Data[i] = *Data;
 800c7e8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c7ec:	68fa      	ldr	r2, [r7, #12]
 800c7ee:	7812      	ldrb	r2, [r2, #0]
 800c7f0:	3368      	adds	r3, #104	@ 0x68
 800c7f2:	443b      	add	r3, r7
 800c7f4:	f803 2c54 	strb.w	r2, [r3, #-84]
			Data++;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	3301      	adds	r3, #1
 800c7fc:	60fb      	str	r3, [r7, #12]
		for(i = 0; i < 16; i++)
 800c7fe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c802:	3301      	adds	r3, #1
 800c804:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800c808:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c80c:	2b0f      	cmp	r3, #15
 800c80e:	d9eb      	bls.n	800c7e8 <Calculate_MIC+0x146>
		}

		//Preform XOR with old data
		XOR(New_Data,Old_Data);
 800c810:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800c814:	f107 0314 	add.w	r3, r7, #20
 800c818:	4611      	mov	r1, r2
 800c81a:	4618      	mov	r0, r3
 800c81c:	f000 f946 	bl	800caac <XOR>

		//Preform AES encryption
		AES_Encrypt(New_Data, NwkSkey);
 800c820:	f107 0314 	add.w	r3, r7, #20
 800c824:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800c826:	4618      	mov	r0, r3
 800c828:	f7ff fbec 	bl	800c004 <AES_Encrypt>

		//Copy New_Data to Old_Data
		for(i = 0; i < 16; i++)
 800c82c:	2300      	movs	r3, #0
 800c82e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800c832:	e010      	b.n	800c856 <Calculate_MIC+0x1b4>
		{
			Old_Data[i] = New_Data[i];
 800c834:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800c838:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c83c:	3268      	adds	r2, #104	@ 0x68
 800c83e:	443a      	add	r2, r7
 800c840:	f812 2c54 	ldrb.w	r2, [r2, #-84]
 800c844:	3368      	adds	r3, #104	@ 0x68
 800c846:	443b      	add	r3, r7
 800c848:	f803 2c44 	strb.w	r2, [r3, #-68]
		for(i = 0; i < 16; i++)
 800c84c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c850:	3301      	adds	r3, #1
 800c852:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800c856:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c85a:	2b0f      	cmp	r3, #15
 800c85c:	d9ea      	bls.n	800c834 <Calculate_MIC+0x192>
		}

		//Raise Block counter
		Block_Counter++;
 800c85e:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 800c862:	3301      	adds	r3, #1
 800c864:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
	while(Block_Counter < Number_of_Blocks)
 800c868:	f897 2065 	ldrb.w	r2, [r7, #101]	@ 0x65
 800c86c:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800c870:	429a      	cmp	r2, r3
 800c872:	d3b5      	bcc.n	800c7e0 <Calculate_MIC+0x13e>
	}

	//Perform calculation on last block
	//Check if Datalength is a multiple of 16
	if(Incomplete_Block_Size == 0)
 800c874:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d12e      	bne.n	800c8da <Calculate_MIC+0x238>
	{
		//Copy last data into array
		for(i = 0; i < 16; i++)
 800c87c:	2300      	movs	r3, #0
 800c87e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800c882:	e00f      	b.n	800c8a4 <Calculate_MIC+0x202>
		{
			New_Data[i] = *Data;
 800c884:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c888:	68fa      	ldr	r2, [r7, #12]
 800c88a:	7812      	ldrb	r2, [r2, #0]
 800c88c:	3368      	adds	r3, #104	@ 0x68
 800c88e:	443b      	add	r3, r7
 800c890:	f803 2c54 	strb.w	r2, [r3, #-84]
			Data++;
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	3301      	adds	r3, #1
 800c898:	60fb      	str	r3, [r7, #12]
		for(i = 0; i < 16; i++)
 800c89a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c89e:	3301      	adds	r3, #1
 800c8a0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800c8a4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c8a8:	2b0f      	cmp	r3, #15
 800c8aa:	d9eb      	bls.n	800c884 <Calculate_MIC+0x1e2>
		}

		//Preform XOR with Key 1
		XOR(New_Data,Key_K1);
 800c8ac:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 800c8b0:	f107 0314 	add.w	r3, r7, #20
 800c8b4:	4611      	mov	r1, r2
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	f000 f8f8 	bl	800caac <XOR>

		//Preform XOR with old data
		XOR(New_Data,Old_Data);
 800c8bc:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800c8c0:	f107 0314 	add.w	r3, r7, #20
 800c8c4:	4611      	mov	r1, r2
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	f000 f8f0 	bl	800caac <XOR>

		//Preform last AES routine
		AES_Encrypt(New_Data, NwkSkey);
 800c8cc:	f107 0314 	add.w	r3, r7, #20
 800c8d0:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800c8d2:	4618      	mov	r0, r3
 800c8d4:	f7ff fb96 	bl	800c004 <AES_Encrypt>
 800c8d8:	e04d      	b.n	800c976 <Calculate_MIC+0x2d4>
	}
	else
	{
		//Copy the remaining data and fill the rest
		for(i =  0; i < 16; i++)
 800c8da:	2300      	movs	r3, #0
 800c8dc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800c8e0:	e02f      	b.n	800c942 <Calculate_MIC+0x2a0>
		{
			if(i < Incomplete_Block_Size)
 800c8e2:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800c8e6:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800c8ea:	429a      	cmp	r2, r3
 800c8ec:	d20a      	bcs.n	800c904 <Calculate_MIC+0x262>
			{
				New_Data[i] = *Data;
 800c8ee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c8f2:	68fa      	ldr	r2, [r7, #12]
 800c8f4:	7812      	ldrb	r2, [r2, #0]
 800c8f6:	3368      	adds	r3, #104	@ 0x68
 800c8f8:	443b      	add	r3, r7
 800c8fa:	f803 2c54 	strb.w	r2, [r3, #-84]
				Data++;
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	3301      	adds	r3, #1
 800c902:	60fb      	str	r3, [r7, #12]
			}
			if(i == Incomplete_Block_Size)
 800c904:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800c908:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800c90c:	429a      	cmp	r2, r3
 800c90e:	d106      	bne.n	800c91e <Calculate_MIC+0x27c>
			{
				New_Data[i] = 0x80;
 800c910:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c914:	3368      	adds	r3, #104	@ 0x68
 800c916:	443b      	add	r3, r7
 800c918:	2280      	movs	r2, #128	@ 0x80
 800c91a:	f803 2c54 	strb.w	r2, [r3, #-84]
			}
			if(i > Incomplete_Block_Size)
 800c91e:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800c922:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800c926:	429a      	cmp	r2, r3
 800c928:	d906      	bls.n	800c938 <Calculate_MIC+0x296>
			{
				New_Data[i] = 0x00;
 800c92a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c92e:	3368      	adds	r3, #104	@ 0x68
 800c930:	443b      	add	r3, r7
 800c932:	2200      	movs	r2, #0
 800c934:	f803 2c54 	strb.w	r2, [r3, #-84]
		for(i =  0; i < 16; i++)
 800c938:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c93c:	3301      	adds	r3, #1
 800c93e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800c942:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c946:	2b0f      	cmp	r3, #15
 800c948:	d9cb      	bls.n	800c8e2 <Calculate_MIC+0x240>
			}
		}

		//Preform XOR with Key 2
		XOR(New_Data,Key_K2);
 800c94a:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800c94e:	f107 0314 	add.w	r3, r7, #20
 800c952:	4611      	mov	r1, r2
 800c954:	4618      	mov	r0, r3
 800c956:	f000 f8a9 	bl	800caac <XOR>

		//Preform XOR with Old data
		XOR(New_Data,Old_Data);
 800c95a:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800c95e:	f107 0314 	add.w	r3, r7, #20
 800c962:	4611      	mov	r1, r2
 800c964:	4618      	mov	r0, r3
 800c966:	f000 f8a1 	bl	800caac <XOR>

		//Preform last AES routine
		AES_Encrypt(New_Data, NwkSkey);
 800c96a:	f107 0314 	add.w	r3, r7, #20
 800c96e:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800c970:	4618      	mov	r0, r3
 800c972:	f7ff fb47 	bl	800c004 <AES_Encrypt>
	}

	Final_MIC[0] = New_Data[0];
 800c976:	7d3a      	ldrb	r2, [r7, #20]
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	701a      	strb	r2, [r3, #0]
	Final_MIC[1] = New_Data[1];
 800c97c:	68bb      	ldr	r3, [r7, #8]
 800c97e:	3301      	adds	r3, #1
 800c980:	7d7a      	ldrb	r2, [r7, #21]
 800c982:	701a      	strb	r2, [r3, #0]
	Final_MIC[2] = New_Data[2];
 800c984:	68bb      	ldr	r3, [r7, #8]
 800c986:	3302      	adds	r3, #2
 800c988:	7dba      	ldrb	r2, [r7, #22]
 800c98a:	701a      	strb	r2, [r3, #0]
	Final_MIC[3] = New_Data[3];
 800c98c:	68bb      	ldr	r3, [r7, #8]
 800c98e:	3303      	adds	r3, #3
 800c990:	7dfa      	ldrb	r2, [r7, #23]
 800c992:	701a      	strb	r2, [r3, #0]
}
 800c994:	bf00      	nop
 800c996:	3768      	adds	r7, #104	@ 0x68
 800c998:	46bd      	mov	sp, r7
 800c99a:	bd80      	pop	{r7, pc}

0800c99c <Generate_Keys>:

void Generate_Keys(unsigned char *K1, unsigned char *K2, unsigned char NwkSkey[16])
{
 800c99c:	b580      	push	{r7, lr}
 800c99e:	b086      	sub	sp, #24
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	60f8      	str	r0, [r7, #12]
 800c9a4:	60b9      	str	r1, [r7, #8]
 800c9a6:	607a      	str	r2, [r7, #4]
	unsigned char i;
	unsigned char MSB_Key;

	//Encrypt the zeros in K1 with the NwkSkey
	AES_Encrypt(K1, NwkSkey);
 800c9a8:	6879      	ldr	r1, [r7, #4]
 800c9aa:	68f8      	ldr	r0, [r7, #12]
 800c9ac:	f7ff fb2a 	bl	800c004 <AES_Encrypt>

	//Create K1
	//Check if MSB is 1
	if((K1[0] & 0x80) == 0x80)
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	781b      	ldrb	r3, [r3, #0]
 800c9b4:	b25b      	sxtb	r3, r3
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	da02      	bge.n	800c9c0 <Generate_Keys+0x24>
	{
		MSB_Key = 1;
 800c9ba:	2301      	movs	r3, #1
 800c9bc:	75bb      	strb	r3, [r7, #22]
 800c9be:	e001      	b.n	800c9c4 <Generate_Keys+0x28>
	}
	else
	{
		MSB_Key = 0;
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	75bb      	strb	r3, [r7, #22]
	}

	//Shift K1 one bit left
	Shift_Left(K1);
 800c9c4:	68f8      	ldr	r0, [r7, #12]
 800c9c6:	f000 f83c 	bl	800ca42 <Shift_Left>

	//if MSB was 1
	if(MSB_Key == 1)
 800c9ca:	7dbb      	ldrb	r3, [r7, #22]
 800c9cc:	2b01      	cmp	r3, #1
 800c9ce:	d109      	bne.n	800c9e4 <Generate_Keys+0x48>
	{
		K1[15] = K1[15] ^ 0x87;
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	330f      	adds	r3, #15
 800c9d4:	781b      	ldrb	r3, [r3, #0]
 800c9d6:	68fa      	ldr	r2, [r7, #12]
 800c9d8:	320f      	adds	r2, #15
 800c9da:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800c9de:	43db      	mvns	r3, r3
 800c9e0:	b2db      	uxtb	r3, r3
 800c9e2:	7013      	strb	r3, [r2, #0]
	}

	//Copy K1 to K2
	for( i = 0; i < 16; i++)
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	75fb      	strb	r3, [r7, #23]
 800c9e8:	e00a      	b.n	800ca00 <Generate_Keys+0x64>
	{
		K2[i] = K1[i];
 800c9ea:	7dfb      	ldrb	r3, [r7, #23]
 800c9ec:	68fa      	ldr	r2, [r7, #12]
 800c9ee:	441a      	add	r2, r3
 800c9f0:	7dfb      	ldrb	r3, [r7, #23]
 800c9f2:	68b9      	ldr	r1, [r7, #8]
 800c9f4:	440b      	add	r3, r1
 800c9f6:	7812      	ldrb	r2, [r2, #0]
 800c9f8:	701a      	strb	r2, [r3, #0]
	for( i = 0; i < 16; i++)
 800c9fa:	7dfb      	ldrb	r3, [r7, #23]
 800c9fc:	3301      	adds	r3, #1
 800c9fe:	75fb      	strb	r3, [r7, #23]
 800ca00:	7dfb      	ldrb	r3, [r7, #23]
 800ca02:	2b0f      	cmp	r3, #15
 800ca04:	d9f1      	bls.n	800c9ea <Generate_Keys+0x4e>
	}

	//Check if MSB is 1
	if((K2[0] & 0x80) == 0x80)
 800ca06:	68bb      	ldr	r3, [r7, #8]
 800ca08:	781b      	ldrb	r3, [r3, #0]
 800ca0a:	b25b      	sxtb	r3, r3
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	da02      	bge.n	800ca16 <Generate_Keys+0x7a>
	{
		MSB_Key = 1;
 800ca10:	2301      	movs	r3, #1
 800ca12:	75bb      	strb	r3, [r7, #22]
 800ca14:	e001      	b.n	800ca1a <Generate_Keys+0x7e>
	}
	else
	{
		MSB_Key = 0;
 800ca16:	2300      	movs	r3, #0
 800ca18:	75bb      	strb	r3, [r7, #22]
	}

	//Shift K2 one bit left
	Shift_Left(K2);
 800ca1a:	68b8      	ldr	r0, [r7, #8]
 800ca1c:	f000 f811 	bl	800ca42 <Shift_Left>

	//Check if MSB was 1
	if(MSB_Key == 1)
 800ca20:	7dbb      	ldrb	r3, [r7, #22]
 800ca22:	2b01      	cmp	r3, #1
 800ca24:	d109      	bne.n	800ca3a <Generate_Keys+0x9e>
	{
		K2[15] = K2[15] ^ 0x87;
 800ca26:	68bb      	ldr	r3, [r7, #8]
 800ca28:	330f      	adds	r3, #15
 800ca2a:	781b      	ldrb	r3, [r3, #0]
 800ca2c:	68ba      	ldr	r2, [r7, #8]
 800ca2e:	320f      	adds	r2, #15
 800ca30:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800ca34:	43db      	mvns	r3, r3
 800ca36:	b2db      	uxtb	r3, r3
 800ca38:	7013      	strb	r3, [r2, #0]
	}
}
 800ca3a:	bf00      	nop
 800ca3c:	3718      	adds	r7, #24
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	bd80      	pop	{r7, pc}

0800ca42 <Shift_Left>:

void Shift_Left(unsigned char *Data)
{
 800ca42:	b480      	push	{r7}
 800ca44:	b085      	sub	sp, #20
 800ca46:	af00      	add	r7, sp, #0
 800ca48:	6078      	str	r0, [r7, #4]
	unsigned char i;
	unsigned char Overflow = 0;
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	73bb      	strb	r3, [r7, #14]
	//unsigned char High_Byte, Low_Byte;

	for(i = 0; i < 16; i++)
 800ca4e:	2300      	movs	r3, #0
 800ca50:	73fb      	strb	r3, [r7, #15]
 800ca52:	e022      	b.n	800ca9a <Shift_Left+0x58>
	{
		//Check for overflow on next byte except for the last byte
		if(i < 15)
 800ca54:	7bfb      	ldrb	r3, [r7, #15]
 800ca56:	2b0e      	cmp	r3, #14
 800ca58:	d80d      	bhi.n	800ca76 <Shift_Left+0x34>
		{
			//Check if upper bit is one
			if((Data[i+1] & 0x80) == 0x80)
 800ca5a:	7bfb      	ldrb	r3, [r7, #15]
 800ca5c:	3301      	adds	r3, #1
 800ca5e:	687a      	ldr	r2, [r7, #4]
 800ca60:	4413      	add	r3, r2
 800ca62:	781b      	ldrb	r3, [r3, #0]
 800ca64:	b25b      	sxtb	r3, r3
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	da02      	bge.n	800ca70 <Shift_Left+0x2e>
			{
				Overflow = 1;
 800ca6a:	2301      	movs	r3, #1
 800ca6c:	73bb      	strb	r3, [r7, #14]
 800ca6e:	e004      	b.n	800ca7a <Shift_Left+0x38>
			}
			else
			{
				Overflow = 0;
 800ca70:	2300      	movs	r3, #0
 800ca72:	73bb      	strb	r3, [r7, #14]
 800ca74:	e001      	b.n	800ca7a <Shift_Left+0x38>
			}
		}
		else
		{
			Overflow = 0;
 800ca76:	2300      	movs	r3, #0
 800ca78:	73bb      	strb	r3, [r7, #14]
		}

		//Shift one left
		Data[i] = (Data[i] << 1) + Overflow;
 800ca7a:	7bfb      	ldrb	r3, [r7, #15]
 800ca7c:	687a      	ldr	r2, [r7, #4]
 800ca7e:	4413      	add	r3, r2
 800ca80:	781b      	ldrb	r3, [r3, #0]
 800ca82:	005b      	lsls	r3, r3, #1
 800ca84:	b2d9      	uxtb	r1, r3
 800ca86:	7bfb      	ldrb	r3, [r7, #15]
 800ca88:	687a      	ldr	r2, [r7, #4]
 800ca8a:	4413      	add	r3, r2
 800ca8c:	7bba      	ldrb	r2, [r7, #14]
 800ca8e:	440a      	add	r2, r1
 800ca90:	b2d2      	uxtb	r2, r2
 800ca92:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 16; i++)
 800ca94:	7bfb      	ldrb	r3, [r7, #15]
 800ca96:	3301      	adds	r3, #1
 800ca98:	73fb      	strb	r3, [r7, #15]
 800ca9a:	7bfb      	ldrb	r3, [r7, #15]
 800ca9c:	2b0f      	cmp	r3, #15
 800ca9e:	d9d9      	bls.n	800ca54 <Shift_Left+0x12>
	}
}
 800caa0:	bf00      	nop
 800caa2:	bf00      	nop
 800caa4:	3714      	adds	r7, #20
 800caa6:	46bd      	mov	sp, r7
 800caa8:	bc80      	pop	{r7}
 800caaa:	4770      	bx	lr

0800caac <XOR>:

void XOR(unsigned char *New_Data,unsigned char *Old_Data)
{
 800caac:	b480      	push	{r7}
 800caae:	b085      	sub	sp, #20
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	6078      	str	r0, [r7, #4]
 800cab4:	6039      	str	r1, [r7, #0]
	unsigned char i;

	for(i = 0; i < 16; i++)
 800cab6:	2300      	movs	r3, #0
 800cab8:	73fb      	strb	r3, [r7, #15]
 800caba:	e010      	b.n	800cade <XOR+0x32>
	{
		New_Data[i] = New_Data[i] ^ Old_Data[i];
 800cabc:	7bfb      	ldrb	r3, [r7, #15]
 800cabe:	687a      	ldr	r2, [r7, #4]
 800cac0:	4413      	add	r3, r2
 800cac2:	7819      	ldrb	r1, [r3, #0]
 800cac4:	7bfb      	ldrb	r3, [r7, #15]
 800cac6:	683a      	ldr	r2, [r7, #0]
 800cac8:	4413      	add	r3, r2
 800caca:	781a      	ldrb	r2, [r3, #0]
 800cacc:	7bfb      	ldrb	r3, [r7, #15]
 800cace:	6878      	ldr	r0, [r7, #4]
 800cad0:	4403      	add	r3, r0
 800cad2:	404a      	eors	r2, r1
 800cad4:	b2d2      	uxtb	r2, r2
 800cad6:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 16; i++)
 800cad8:	7bfb      	ldrb	r3, [r7, #15]
 800cada:	3301      	adds	r3, #1
 800cadc:	73fb      	strb	r3, [r7, #15]
 800cade:	7bfb      	ldrb	r3, [r7, #15]
 800cae0:	2b0f      	cmp	r3, #15
 800cae2:	d9eb      	bls.n	800cabc <XOR+0x10>
	}
}
 800cae4:	bf00      	nop
 800cae6:	bf00      	nop
 800cae8:	3714      	adds	r7, #20
 800caea:	46bd      	mov	sp, r7
 800caec:	bc80      	pop	{r7}
 800caee:	4770      	bx	lr

0800caf0 <__assert_func>:
 800caf0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800caf2:	4614      	mov	r4, r2
 800caf4:	461a      	mov	r2, r3
 800caf6:	4b09      	ldr	r3, [pc, #36]	@ (800cb1c <__assert_func+0x2c>)
 800caf8:	4605      	mov	r5, r0
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	68d8      	ldr	r0, [r3, #12]
 800cafe:	b14c      	cbz	r4, 800cb14 <__assert_func+0x24>
 800cb00:	4b07      	ldr	r3, [pc, #28]	@ (800cb20 <__assert_func+0x30>)
 800cb02:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cb06:	9100      	str	r1, [sp, #0]
 800cb08:	462b      	mov	r3, r5
 800cb0a:	4906      	ldr	r1, [pc, #24]	@ (800cb24 <__assert_func+0x34>)
 800cb0c:	f000 f8b2 	bl	800cc74 <fiprintf>
 800cb10:	f000 f9bd 	bl	800ce8e <abort>
 800cb14:	4b04      	ldr	r3, [pc, #16]	@ (800cb28 <__assert_func+0x38>)
 800cb16:	461c      	mov	r4, r3
 800cb18:	e7f3      	b.n	800cb02 <__assert_func+0x12>
 800cb1a:	bf00      	nop
 800cb1c:	2000011c 	.word	0x2000011c
 800cb20:	0800dd9e 	.word	0x0800dd9e
 800cb24:	0800ddab 	.word	0x0800ddab
 800cb28:	0800ddd9 	.word	0x0800ddd9

0800cb2c <std>:
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	b510      	push	{r4, lr}
 800cb30:	4604      	mov	r4, r0
 800cb32:	e9c0 3300 	strd	r3, r3, [r0]
 800cb36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cb3a:	6083      	str	r3, [r0, #8]
 800cb3c:	8181      	strh	r1, [r0, #12]
 800cb3e:	6643      	str	r3, [r0, #100]	@ 0x64
 800cb40:	81c2      	strh	r2, [r0, #14]
 800cb42:	6183      	str	r3, [r0, #24]
 800cb44:	4619      	mov	r1, r3
 800cb46:	2208      	movs	r2, #8
 800cb48:	305c      	adds	r0, #92	@ 0x5c
 800cb4a:	f000 f916 	bl	800cd7a <memset>
 800cb4e:	4b0d      	ldr	r3, [pc, #52]	@ (800cb84 <std+0x58>)
 800cb50:	6224      	str	r4, [r4, #32]
 800cb52:	6263      	str	r3, [r4, #36]	@ 0x24
 800cb54:	4b0c      	ldr	r3, [pc, #48]	@ (800cb88 <std+0x5c>)
 800cb56:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cb58:	4b0c      	ldr	r3, [pc, #48]	@ (800cb8c <std+0x60>)
 800cb5a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cb5c:	4b0c      	ldr	r3, [pc, #48]	@ (800cb90 <std+0x64>)
 800cb5e:	6323      	str	r3, [r4, #48]	@ 0x30
 800cb60:	4b0c      	ldr	r3, [pc, #48]	@ (800cb94 <std+0x68>)
 800cb62:	429c      	cmp	r4, r3
 800cb64:	d006      	beq.n	800cb74 <std+0x48>
 800cb66:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cb6a:	4294      	cmp	r4, r2
 800cb6c:	d002      	beq.n	800cb74 <std+0x48>
 800cb6e:	33d0      	adds	r3, #208	@ 0xd0
 800cb70:	429c      	cmp	r4, r3
 800cb72:	d105      	bne.n	800cb80 <std+0x54>
 800cb74:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cb78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb7c:	f000 b976 	b.w	800ce6c <__retarget_lock_init_recursive>
 800cb80:	bd10      	pop	{r4, pc}
 800cb82:	bf00      	nop
 800cb84:	0800ccd5 	.word	0x0800ccd5
 800cb88:	0800ccf7 	.word	0x0800ccf7
 800cb8c:	0800cd2f 	.word	0x0800cd2f
 800cb90:	0800cd53 	.word	0x0800cd53
 800cb94:	200005a0 	.word	0x200005a0

0800cb98 <stdio_exit_handler>:
 800cb98:	4a02      	ldr	r2, [pc, #8]	@ (800cba4 <stdio_exit_handler+0xc>)
 800cb9a:	4903      	ldr	r1, [pc, #12]	@ (800cba8 <stdio_exit_handler+0x10>)
 800cb9c:	4803      	ldr	r0, [pc, #12]	@ (800cbac <stdio_exit_handler+0x14>)
 800cb9e:	f000 b87b 	b.w	800cc98 <_fwalk_sglue>
 800cba2:	bf00      	nop
 800cba4:	20000110 	.word	0x20000110
 800cba8:	0800d729 	.word	0x0800d729
 800cbac:	20000120 	.word	0x20000120

0800cbb0 <cleanup_stdio>:
 800cbb0:	6841      	ldr	r1, [r0, #4]
 800cbb2:	4b0c      	ldr	r3, [pc, #48]	@ (800cbe4 <cleanup_stdio+0x34>)
 800cbb4:	b510      	push	{r4, lr}
 800cbb6:	4299      	cmp	r1, r3
 800cbb8:	4604      	mov	r4, r0
 800cbba:	d001      	beq.n	800cbc0 <cleanup_stdio+0x10>
 800cbbc:	f000 fdb4 	bl	800d728 <_fflush_r>
 800cbc0:	68a1      	ldr	r1, [r4, #8]
 800cbc2:	4b09      	ldr	r3, [pc, #36]	@ (800cbe8 <cleanup_stdio+0x38>)
 800cbc4:	4299      	cmp	r1, r3
 800cbc6:	d002      	beq.n	800cbce <cleanup_stdio+0x1e>
 800cbc8:	4620      	mov	r0, r4
 800cbca:	f000 fdad 	bl	800d728 <_fflush_r>
 800cbce:	68e1      	ldr	r1, [r4, #12]
 800cbd0:	4b06      	ldr	r3, [pc, #24]	@ (800cbec <cleanup_stdio+0x3c>)
 800cbd2:	4299      	cmp	r1, r3
 800cbd4:	d004      	beq.n	800cbe0 <cleanup_stdio+0x30>
 800cbd6:	4620      	mov	r0, r4
 800cbd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cbdc:	f000 bda4 	b.w	800d728 <_fflush_r>
 800cbe0:	bd10      	pop	{r4, pc}
 800cbe2:	bf00      	nop
 800cbe4:	200005a0 	.word	0x200005a0
 800cbe8:	20000608 	.word	0x20000608
 800cbec:	20000670 	.word	0x20000670

0800cbf0 <global_stdio_init.part.0>:
 800cbf0:	b510      	push	{r4, lr}
 800cbf2:	4b0b      	ldr	r3, [pc, #44]	@ (800cc20 <global_stdio_init.part.0+0x30>)
 800cbf4:	4c0b      	ldr	r4, [pc, #44]	@ (800cc24 <global_stdio_init.part.0+0x34>)
 800cbf6:	4a0c      	ldr	r2, [pc, #48]	@ (800cc28 <global_stdio_init.part.0+0x38>)
 800cbf8:	4620      	mov	r0, r4
 800cbfa:	601a      	str	r2, [r3, #0]
 800cbfc:	2104      	movs	r1, #4
 800cbfe:	2200      	movs	r2, #0
 800cc00:	f7ff ff94 	bl	800cb2c <std>
 800cc04:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cc08:	2201      	movs	r2, #1
 800cc0a:	2109      	movs	r1, #9
 800cc0c:	f7ff ff8e 	bl	800cb2c <std>
 800cc10:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cc14:	2202      	movs	r2, #2
 800cc16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc1a:	2112      	movs	r1, #18
 800cc1c:	f7ff bf86 	b.w	800cb2c <std>
 800cc20:	200006d8 	.word	0x200006d8
 800cc24:	200005a0 	.word	0x200005a0
 800cc28:	0800cb99 	.word	0x0800cb99

0800cc2c <__sfp_lock_acquire>:
 800cc2c:	4801      	ldr	r0, [pc, #4]	@ (800cc34 <__sfp_lock_acquire+0x8>)
 800cc2e:	f000 b91e 	b.w	800ce6e <__retarget_lock_acquire_recursive>
 800cc32:	bf00      	nop
 800cc34:	200006e1 	.word	0x200006e1

0800cc38 <__sfp_lock_release>:
 800cc38:	4801      	ldr	r0, [pc, #4]	@ (800cc40 <__sfp_lock_release+0x8>)
 800cc3a:	f000 b919 	b.w	800ce70 <__retarget_lock_release_recursive>
 800cc3e:	bf00      	nop
 800cc40:	200006e1 	.word	0x200006e1

0800cc44 <__sinit>:
 800cc44:	b510      	push	{r4, lr}
 800cc46:	4604      	mov	r4, r0
 800cc48:	f7ff fff0 	bl	800cc2c <__sfp_lock_acquire>
 800cc4c:	6a23      	ldr	r3, [r4, #32]
 800cc4e:	b11b      	cbz	r3, 800cc58 <__sinit+0x14>
 800cc50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc54:	f7ff bff0 	b.w	800cc38 <__sfp_lock_release>
 800cc58:	4b04      	ldr	r3, [pc, #16]	@ (800cc6c <__sinit+0x28>)
 800cc5a:	6223      	str	r3, [r4, #32]
 800cc5c:	4b04      	ldr	r3, [pc, #16]	@ (800cc70 <__sinit+0x2c>)
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d1f5      	bne.n	800cc50 <__sinit+0xc>
 800cc64:	f7ff ffc4 	bl	800cbf0 <global_stdio_init.part.0>
 800cc68:	e7f2      	b.n	800cc50 <__sinit+0xc>
 800cc6a:	bf00      	nop
 800cc6c:	0800cbb1 	.word	0x0800cbb1
 800cc70:	200006d8 	.word	0x200006d8

0800cc74 <fiprintf>:
 800cc74:	b40e      	push	{r1, r2, r3}
 800cc76:	b503      	push	{r0, r1, lr}
 800cc78:	4601      	mov	r1, r0
 800cc7a:	ab03      	add	r3, sp, #12
 800cc7c:	4805      	ldr	r0, [pc, #20]	@ (800cc94 <fiprintf+0x20>)
 800cc7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc82:	6800      	ldr	r0, [r0, #0]
 800cc84:	9301      	str	r3, [sp, #4]
 800cc86:	f000 fa27 	bl	800d0d8 <_vfiprintf_r>
 800cc8a:	b002      	add	sp, #8
 800cc8c:	f85d eb04 	ldr.w	lr, [sp], #4
 800cc90:	b003      	add	sp, #12
 800cc92:	4770      	bx	lr
 800cc94:	2000011c 	.word	0x2000011c

0800cc98 <_fwalk_sglue>:
 800cc98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc9c:	4607      	mov	r7, r0
 800cc9e:	4688      	mov	r8, r1
 800cca0:	4614      	mov	r4, r2
 800cca2:	2600      	movs	r6, #0
 800cca4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cca8:	f1b9 0901 	subs.w	r9, r9, #1
 800ccac:	d505      	bpl.n	800ccba <_fwalk_sglue+0x22>
 800ccae:	6824      	ldr	r4, [r4, #0]
 800ccb0:	2c00      	cmp	r4, #0
 800ccb2:	d1f7      	bne.n	800cca4 <_fwalk_sglue+0xc>
 800ccb4:	4630      	mov	r0, r6
 800ccb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccba:	89ab      	ldrh	r3, [r5, #12]
 800ccbc:	2b01      	cmp	r3, #1
 800ccbe:	d907      	bls.n	800ccd0 <_fwalk_sglue+0x38>
 800ccc0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ccc4:	3301      	adds	r3, #1
 800ccc6:	d003      	beq.n	800ccd0 <_fwalk_sglue+0x38>
 800ccc8:	4629      	mov	r1, r5
 800ccca:	4638      	mov	r0, r7
 800cccc:	47c0      	blx	r8
 800ccce:	4306      	orrs	r6, r0
 800ccd0:	3568      	adds	r5, #104	@ 0x68
 800ccd2:	e7e9      	b.n	800cca8 <_fwalk_sglue+0x10>

0800ccd4 <__sread>:
 800ccd4:	b510      	push	{r4, lr}
 800ccd6:	460c      	mov	r4, r1
 800ccd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccdc:	f000 f878 	bl	800cdd0 <_read_r>
 800cce0:	2800      	cmp	r0, #0
 800cce2:	bfab      	itete	ge
 800cce4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cce6:	89a3      	ldrhlt	r3, [r4, #12]
 800cce8:	181b      	addge	r3, r3, r0
 800ccea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ccee:	bfac      	ite	ge
 800ccf0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ccf2:	81a3      	strhlt	r3, [r4, #12]
 800ccf4:	bd10      	pop	{r4, pc}

0800ccf6 <__swrite>:
 800ccf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccfa:	461f      	mov	r7, r3
 800ccfc:	898b      	ldrh	r3, [r1, #12]
 800ccfe:	4605      	mov	r5, r0
 800cd00:	05db      	lsls	r3, r3, #23
 800cd02:	460c      	mov	r4, r1
 800cd04:	4616      	mov	r6, r2
 800cd06:	d505      	bpl.n	800cd14 <__swrite+0x1e>
 800cd08:	2302      	movs	r3, #2
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd10:	f000 f84c 	bl	800cdac <_lseek_r>
 800cd14:	89a3      	ldrh	r3, [r4, #12]
 800cd16:	4632      	mov	r2, r6
 800cd18:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cd1c:	81a3      	strh	r3, [r4, #12]
 800cd1e:	4628      	mov	r0, r5
 800cd20:	463b      	mov	r3, r7
 800cd22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cd2a:	f000 b863 	b.w	800cdf4 <_write_r>

0800cd2e <__sseek>:
 800cd2e:	b510      	push	{r4, lr}
 800cd30:	460c      	mov	r4, r1
 800cd32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd36:	f000 f839 	bl	800cdac <_lseek_r>
 800cd3a:	1c43      	adds	r3, r0, #1
 800cd3c:	89a3      	ldrh	r3, [r4, #12]
 800cd3e:	bf15      	itete	ne
 800cd40:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cd42:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cd46:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cd4a:	81a3      	strheq	r3, [r4, #12]
 800cd4c:	bf18      	it	ne
 800cd4e:	81a3      	strhne	r3, [r4, #12]
 800cd50:	bd10      	pop	{r4, pc}

0800cd52 <__sclose>:
 800cd52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd56:	f000 b819 	b.w	800cd8c <_close_r>

0800cd5a <memcmp>:
 800cd5a:	b510      	push	{r4, lr}
 800cd5c:	3901      	subs	r1, #1
 800cd5e:	4402      	add	r2, r0
 800cd60:	4290      	cmp	r0, r2
 800cd62:	d101      	bne.n	800cd68 <memcmp+0xe>
 800cd64:	2000      	movs	r0, #0
 800cd66:	e005      	b.n	800cd74 <memcmp+0x1a>
 800cd68:	7803      	ldrb	r3, [r0, #0]
 800cd6a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800cd6e:	42a3      	cmp	r3, r4
 800cd70:	d001      	beq.n	800cd76 <memcmp+0x1c>
 800cd72:	1b18      	subs	r0, r3, r4
 800cd74:	bd10      	pop	{r4, pc}
 800cd76:	3001      	adds	r0, #1
 800cd78:	e7f2      	b.n	800cd60 <memcmp+0x6>

0800cd7a <memset>:
 800cd7a:	4603      	mov	r3, r0
 800cd7c:	4402      	add	r2, r0
 800cd7e:	4293      	cmp	r3, r2
 800cd80:	d100      	bne.n	800cd84 <memset+0xa>
 800cd82:	4770      	bx	lr
 800cd84:	f803 1b01 	strb.w	r1, [r3], #1
 800cd88:	e7f9      	b.n	800cd7e <memset+0x4>
	...

0800cd8c <_close_r>:
 800cd8c:	b538      	push	{r3, r4, r5, lr}
 800cd8e:	2300      	movs	r3, #0
 800cd90:	4d05      	ldr	r5, [pc, #20]	@ (800cda8 <_close_r+0x1c>)
 800cd92:	4604      	mov	r4, r0
 800cd94:	4608      	mov	r0, r1
 800cd96:	602b      	str	r3, [r5, #0]
 800cd98:	f7f8 f851 	bl	8004e3e <_close>
 800cd9c:	1c43      	adds	r3, r0, #1
 800cd9e:	d102      	bne.n	800cda6 <_close_r+0x1a>
 800cda0:	682b      	ldr	r3, [r5, #0]
 800cda2:	b103      	cbz	r3, 800cda6 <_close_r+0x1a>
 800cda4:	6023      	str	r3, [r4, #0]
 800cda6:	bd38      	pop	{r3, r4, r5, pc}
 800cda8:	200006dc 	.word	0x200006dc

0800cdac <_lseek_r>:
 800cdac:	b538      	push	{r3, r4, r5, lr}
 800cdae:	4604      	mov	r4, r0
 800cdb0:	4608      	mov	r0, r1
 800cdb2:	4611      	mov	r1, r2
 800cdb4:	2200      	movs	r2, #0
 800cdb6:	4d05      	ldr	r5, [pc, #20]	@ (800cdcc <_lseek_r+0x20>)
 800cdb8:	602a      	str	r2, [r5, #0]
 800cdba:	461a      	mov	r2, r3
 800cdbc:	f7f8 f863 	bl	8004e86 <_lseek>
 800cdc0:	1c43      	adds	r3, r0, #1
 800cdc2:	d102      	bne.n	800cdca <_lseek_r+0x1e>
 800cdc4:	682b      	ldr	r3, [r5, #0]
 800cdc6:	b103      	cbz	r3, 800cdca <_lseek_r+0x1e>
 800cdc8:	6023      	str	r3, [r4, #0]
 800cdca:	bd38      	pop	{r3, r4, r5, pc}
 800cdcc:	200006dc 	.word	0x200006dc

0800cdd0 <_read_r>:
 800cdd0:	b538      	push	{r3, r4, r5, lr}
 800cdd2:	4604      	mov	r4, r0
 800cdd4:	4608      	mov	r0, r1
 800cdd6:	4611      	mov	r1, r2
 800cdd8:	2200      	movs	r2, #0
 800cdda:	4d05      	ldr	r5, [pc, #20]	@ (800cdf0 <_read_r+0x20>)
 800cddc:	602a      	str	r2, [r5, #0]
 800cdde:	461a      	mov	r2, r3
 800cde0:	f7f7 fff4 	bl	8004dcc <_read>
 800cde4:	1c43      	adds	r3, r0, #1
 800cde6:	d102      	bne.n	800cdee <_read_r+0x1e>
 800cde8:	682b      	ldr	r3, [r5, #0]
 800cdea:	b103      	cbz	r3, 800cdee <_read_r+0x1e>
 800cdec:	6023      	str	r3, [r4, #0]
 800cdee:	bd38      	pop	{r3, r4, r5, pc}
 800cdf0:	200006dc 	.word	0x200006dc

0800cdf4 <_write_r>:
 800cdf4:	b538      	push	{r3, r4, r5, lr}
 800cdf6:	4604      	mov	r4, r0
 800cdf8:	4608      	mov	r0, r1
 800cdfa:	4611      	mov	r1, r2
 800cdfc:	2200      	movs	r2, #0
 800cdfe:	4d05      	ldr	r5, [pc, #20]	@ (800ce14 <_write_r+0x20>)
 800ce00:	602a      	str	r2, [r5, #0]
 800ce02:	461a      	mov	r2, r3
 800ce04:	f7f7 ffff 	bl	8004e06 <_write>
 800ce08:	1c43      	adds	r3, r0, #1
 800ce0a:	d102      	bne.n	800ce12 <_write_r+0x1e>
 800ce0c:	682b      	ldr	r3, [r5, #0]
 800ce0e:	b103      	cbz	r3, 800ce12 <_write_r+0x1e>
 800ce10:	6023      	str	r3, [r4, #0]
 800ce12:	bd38      	pop	{r3, r4, r5, pc}
 800ce14:	200006dc 	.word	0x200006dc

0800ce18 <__errno>:
 800ce18:	4b01      	ldr	r3, [pc, #4]	@ (800ce20 <__errno+0x8>)
 800ce1a:	6818      	ldr	r0, [r3, #0]
 800ce1c:	4770      	bx	lr
 800ce1e:	bf00      	nop
 800ce20:	2000011c 	.word	0x2000011c

0800ce24 <__libc_init_array>:
 800ce24:	b570      	push	{r4, r5, r6, lr}
 800ce26:	2600      	movs	r6, #0
 800ce28:	4d0c      	ldr	r5, [pc, #48]	@ (800ce5c <__libc_init_array+0x38>)
 800ce2a:	4c0d      	ldr	r4, [pc, #52]	@ (800ce60 <__libc_init_array+0x3c>)
 800ce2c:	1b64      	subs	r4, r4, r5
 800ce2e:	10a4      	asrs	r4, r4, #2
 800ce30:	42a6      	cmp	r6, r4
 800ce32:	d109      	bne.n	800ce48 <__libc_init_array+0x24>
 800ce34:	f000 fe1a 	bl	800da6c <_init>
 800ce38:	2600      	movs	r6, #0
 800ce3a:	4d0a      	ldr	r5, [pc, #40]	@ (800ce64 <__libc_init_array+0x40>)
 800ce3c:	4c0a      	ldr	r4, [pc, #40]	@ (800ce68 <__libc_init_array+0x44>)
 800ce3e:	1b64      	subs	r4, r4, r5
 800ce40:	10a4      	asrs	r4, r4, #2
 800ce42:	42a6      	cmp	r6, r4
 800ce44:	d105      	bne.n	800ce52 <__libc_init_array+0x2e>
 800ce46:	bd70      	pop	{r4, r5, r6, pc}
 800ce48:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce4c:	4798      	blx	r3
 800ce4e:	3601      	adds	r6, #1
 800ce50:	e7ee      	b.n	800ce30 <__libc_init_array+0xc>
 800ce52:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce56:	4798      	blx	r3
 800ce58:	3601      	adds	r6, #1
 800ce5a:	e7f2      	b.n	800ce42 <__libc_init_array+0x1e>
 800ce5c:	0800de18 	.word	0x0800de18
 800ce60:	0800de18 	.word	0x0800de18
 800ce64:	0800de18 	.word	0x0800de18
 800ce68:	0800de1c 	.word	0x0800de1c

0800ce6c <__retarget_lock_init_recursive>:
 800ce6c:	4770      	bx	lr

0800ce6e <__retarget_lock_acquire_recursive>:
 800ce6e:	4770      	bx	lr

0800ce70 <__retarget_lock_release_recursive>:
 800ce70:	4770      	bx	lr

0800ce72 <memcpy>:
 800ce72:	440a      	add	r2, r1
 800ce74:	4291      	cmp	r1, r2
 800ce76:	f100 33ff 	add.w	r3, r0, #4294967295
 800ce7a:	d100      	bne.n	800ce7e <memcpy+0xc>
 800ce7c:	4770      	bx	lr
 800ce7e:	b510      	push	{r4, lr}
 800ce80:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ce84:	4291      	cmp	r1, r2
 800ce86:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ce8a:	d1f9      	bne.n	800ce80 <memcpy+0xe>
 800ce8c:	bd10      	pop	{r4, pc}

0800ce8e <abort>:
 800ce8e:	2006      	movs	r0, #6
 800ce90:	b508      	push	{r3, lr}
 800ce92:	f000 fd2d 	bl	800d8f0 <raise>
 800ce96:	2001      	movs	r0, #1
 800ce98:	f7f7 ff8d 	bl	8004db6 <_exit>

0800ce9c <_free_r>:
 800ce9c:	b538      	push	{r3, r4, r5, lr}
 800ce9e:	4605      	mov	r5, r0
 800cea0:	2900      	cmp	r1, #0
 800cea2:	d040      	beq.n	800cf26 <_free_r+0x8a>
 800cea4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cea8:	1f0c      	subs	r4, r1, #4
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	bfb8      	it	lt
 800ceae:	18e4      	addlt	r4, r4, r3
 800ceb0:	f000 f8de 	bl	800d070 <__malloc_lock>
 800ceb4:	4a1c      	ldr	r2, [pc, #112]	@ (800cf28 <_free_r+0x8c>)
 800ceb6:	6813      	ldr	r3, [r2, #0]
 800ceb8:	b933      	cbnz	r3, 800cec8 <_free_r+0x2c>
 800ceba:	6063      	str	r3, [r4, #4]
 800cebc:	6014      	str	r4, [r2, #0]
 800cebe:	4628      	mov	r0, r5
 800cec0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cec4:	f000 b8da 	b.w	800d07c <__malloc_unlock>
 800cec8:	42a3      	cmp	r3, r4
 800ceca:	d908      	bls.n	800cede <_free_r+0x42>
 800cecc:	6820      	ldr	r0, [r4, #0]
 800cece:	1821      	adds	r1, r4, r0
 800ced0:	428b      	cmp	r3, r1
 800ced2:	bf01      	itttt	eq
 800ced4:	6819      	ldreq	r1, [r3, #0]
 800ced6:	685b      	ldreq	r3, [r3, #4]
 800ced8:	1809      	addeq	r1, r1, r0
 800ceda:	6021      	streq	r1, [r4, #0]
 800cedc:	e7ed      	b.n	800ceba <_free_r+0x1e>
 800cede:	461a      	mov	r2, r3
 800cee0:	685b      	ldr	r3, [r3, #4]
 800cee2:	b10b      	cbz	r3, 800cee8 <_free_r+0x4c>
 800cee4:	42a3      	cmp	r3, r4
 800cee6:	d9fa      	bls.n	800cede <_free_r+0x42>
 800cee8:	6811      	ldr	r1, [r2, #0]
 800ceea:	1850      	adds	r0, r2, r1
 800ceec:	42a0      	cmp	r0, r4
 800ceee:	d10b      	bne.n	800cf08 <_free_r+0x6c>
 800cef0:	6820      	ldr	r0, [r4, #0]
 800cef2:	4401      	add	r1, r0
 800cef4:	1850      	adds	r0, r2, r1
 800cef6:	4283      	cmp	r3, r0
 800cef8:	6011      	str	r1, [r2, #0]
 800cefa:	d1e0      	bne.n	800cebe <_free_r+0x22>
 800cefc:	6818      	ldr	r0, [r3, #0]
 800cefe:	685b      	ldr	r3, [r3, #4]
 800cf00:	4408      	add	r0, r1
 800cf02:	6010      	str	r0, [r2, #0]
 800cf04:	6053      	str	r3, [r2, #4]
 800cf06:	e7da      	b.n	800cebe <_free_r+0x22>
 800cf08:	d902      	bls.n	800cf10 <_free_r+0x74>
 800cf0a:	230c      	movs	r3, #12
 800cf0c:	602b      	str	r3, [r5, #0]
 800cf0e:	e7d6      	b.n	800cebe <_free_r+0x22>
 800cf10:	6820      	ldr	r0, [r4, #0]
 800cf12:	1821      	adds	r1, r4, r0
 800cf14:	428b      	cmp	r3, r1
 800cf16:	bf01      	itttt	eq
 800cf18:	6819      	ldreq	r1, [r3, #0]
 800cf1a:	685b      	ldreq	r3, [r3, #4]
 800cf1c:	1809      	addeq	r1, r1, r0
 800cf1e:	6021      	streq	r1, [r4, #0]
 800cf20:	6063      	str	r3, [r4, #4]
 800cf22:	6054      	str	r4, [r2, #4]
 800cf24:	e7cb      	b.n	800cebe <_free_r+0x22>
 800cf26:	bd38      	pop	{r3, r4, r5, pc}
 800cf28:	200006e8 	.word	0x200006e8

0800cf2c <sbrk_aligned>:
 800cf2c:	b570      	push	{r4, r5, r6, lr}
 800cf2e:	4e0f      	ldr	r6, [pc, #60]	@ (800cf6c <sbrk_aligned+0x40>)
 800cf30:	460c      	mov	r4, r1
 800cf32:	6831      	ldr	r1, [r6, #0]
 800cf34:	4605      	mov	r5, r0
 800cf36:	b911      	cbnz	r1, 800cf3e <sbrk_aligned+0x12>
 800cf38:	f000 fcf6 	bl	800d928 <_sbrk_r>
 800cf3c:	6030      	str	r0, [r6, #0]
 800cf3e:	4621      	mov	r1, r4
 800cf40:	4628      	mov	r0, r5
 800cf42:	f000 fcf1 	bl	800d928 <_sbrk_r>
 800cf46:	1c43      	adds	r3, r0, #1
 800cf48:	d103      	bne.n	800cf52 <sbrk_aligned+0x26>
 800cf4a:	f04f 34ff 	mov.w	r4, #4294967295
 800cf4e:	4620      	mov	r0, r4
 800cf50:	bd70      	pop	{r4, r5, r6, pc}
 800cf52:	1cc4      	adds	r4, r0, #3
 800cf54:	f024 0403 	bic.w	r4, r4, #3
 800cf58:	42a0      	cmp	r0, r4
 800cf5a:	d0f8      	beq.n	800cf4e <sbrk_aligned+0x22>
 800cf5c:	1a21      	subs	r1, r4, r0
 800cf5e:	4628      	mov	r0, r5
 800cf60:	f000 fce2 	bl	800d928 <_sbrk_r>
 800cf64:	3001      	adds	r0, #1
 800cf66:	d1f2      	bne.n	800cf4e <sbrk_aligned+0x22>
 800cf68:	e7ef      	b.n	800cf4a <sbrk_aligned+0x1e>
 800cf6a:	bf00      	nop
 800cf6c:	200006e4 	.word	0x200006e4

0800cf70 <_malloc_r>:
 800cf70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf74:	1ccd      	adds	r5, r1, #3
 800cf76:	f025 0503 	bic.w	r5, r5, #3
 800cf7a:	3508      	adds	r5, #8
 800cf7c:	2d0c      	cmp	r5, #12
 800cf7e:	bf38      	it	cc
 800cf80:	250c      	movcc	r5, #12
 800cf82:	2d00      	cmp	r5, #0
 800cf84:	4606      	mov	r6, r0
 800cf86:	db01      	blt.n	800cf8c <_malloc_r+0x1c>
 800cf88:	42a9      	cmp	r1, r5
 800cf8a:	d904      	bls.n	800cf96 <_malloc_r+0x26>
 800cf8c:	230c      	movs	r3, #12
 800cf8e:	6033      	str	r3, [r6, #0]
 800cf90:	2000      	movs	r0, #0
 800cf92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d06c <_malloc_r+0xfc>
 800cf9a:	f000 f869 	bl	800d070 <__malloc_lock>
 800cf9e:	f8d8 3000 	ldr.w	r3, [r8]
 800cfa2:	461c      	mov	r4, r3
 800cfa4:	bb44      	cbnz	r4, 800cff8 <_malloc_r+0x88>
 800cfa6:	4629      	mov	r1, r5
 800cfa8:	4630      	mov	r0, r6
 800cfaa:	f7ff ffbf 	bl	800cf2c <sbrk_aligned>
 800cfae:	1c43      	adds	r3, r0, #1
 800cfb0:	4604      	mov	r4, r0
 800cfb2:	d158      	bne.n	800d066 <_malloc_r+0xf6>
 800cfb4:	f8d8 4000 	ldr.w	r4, [r8]
 800cfb8:	4627      	mov	r7, r4
 800cfba:	2f00      	cmp	r7, #0
 800cfbc:	d143      	bne.n	800d046 <_malloc_r+0xd6>
 800cfbe:	2c00      	cmp	r4, #0
 800cfc0:	d04b      	beq.n	800d05a <_malloc_r+0xea>
 800cfc2:	6823      	ldr	r3, [r4, #0]
 800cfc4:	4639      	mov	r1, r7
 800cfc6:	4630      	mov	r0, r6
 800cfc8:	eb04 0903 	add.w	r9, r4, r3
 800cfcc:	f000 fcac 	bl	800d928 <_sbrk_r>
 800cfd0:	4581      	cmp	r9, r0
 800cfd2:	d142      	bne.n	800d05a <_malloc_r+0xea>
 800cfd4:	6821      	ldr	r1, [r4, #0]
 800cfd6:	4630      	mov	r0, r6
 800cfd8:	1a6d      	subs	r5, r5, r1
 800cfda:	4629      	mov	r1, r5
 800cfdc:	f7ff ffa6 	bl	800cf2c <sbrk_aligned>
 800cfe0:	3001      	adds	r0, #1
 800cfe2:	d03a      	beq.n	800d05a <_malloc_r+0xea>
 800cfe4:	6823      	ldr	r3, [r4, #0]
 800cfe6:	442b      	add	r3, r5
 800cfe8:	6023      	str	r3, [r4, #0]
 800cfea:	f8d8 3000 	ldr.w	r3, [r8]
 800cfee:	685a      	ldr	r2, [r3, #4]
 800cff0:	bb62      	cbnz	r2, 800d04c <_malloc_r+0xdc>
 800cff2:	f8c8 7000 	str.w	r7, [r8]
 800cff6:	e00f      	b.n	800d018 <_malloc_r+0xa8>
 800cff8:	6822      	ldr	r2, [r4, #0]
 800cffa:	1b52      	subs	r2, r2, r5
 800cffc:	d420      	bmi.n	800d040 <_malloc_r+0xd0>
 800cffe:	2a0b      	cmp	r2, #11
 800d000:	d917      	bls.n	800d032 <_malloc_r+0xc2>
 800d002:	1961      	adds	r1, r4, r5
 800d004:	42a3      	cmp	r3, r4
 800d006:	6025      	str	r5, [r4, #0]
 800d008:	bf18      	it	ne
 800d00a:	6059      	strne	r1, [r3, #4]
 800d00c:	6863      	ldr	r3, [r4, #4]
 800d00e:	bf08      	it	eq
 800d010:	f8c8 1000 	streq.w	r1, [r8]
 800d014:	5162      	str	r2, [r4, r5]
 800d016:	604b      	str	r3, [r1, #4]
 800d018:	4630      	mov	r0, r6
 800d01a:	f000 f82f 	bl	800d07c <__malloc_unlock>
 800d01e:	f104 000b 	add.w	r0, r4, #11
 800d022:	1d23      	adds	r3, r4, #4
 800d024:	f020 0007 	bic.w	r0, r0, #7
 800d028:	1ac2      	subs	r2, r0, r3
 800d02a:	bf1c      	itt	ne
 800d02c:	1a1b      	subne	r3, r3, r0
 800d02e:	50a3      	strne	r3, [r4, r2]
 800d030:	e7af      	b.n	800cf92 <_malloc_r+0x22>
 800d032:	6862      	ldr	r2, [r4, #4]
 800d034:	42a3      	cmp	r3, r4
 800d036:	bf0c      	ite	eq
 800d038:	f8c8 2000 	streq.w	r2, [r8]
 800d03c:	605a      	strne	r2, [r3, #4]
 800d03e:	e7eb      	b.n	800d018 <_malloc_r+0xa8>
 800d040:	4623      	mov	r3, r4
 800d042:	6864      	ldr	r4, [r4, #4]
 800d044:	e7ae      	b.n	800cfa4 <_malloc_r+0x34>
 800d046:	463c      	mov	r4, r7
 800d048:	687f      	ldr	r7, [r7, #4]
 800d04a:	e7b6      	b.n	800cfba <_malloc_r+0x4a>
 800d04c:	461a      	mov	r2, r3
 800d04e:	685b      	ldr	r3, [r3, #4]
 800d050:	42a3      	cmp	r3, r4
 800d052:	d1fb      	bne.n	800d04c <_malloc_r+0xdc>
 800d054:	2300      	movs	r3, #0
 800d056:	6053      	str	r3, [r2, #4]
 800d058:	e7de      	b.n	800d018 <_malloc_r+0xa8>
 800d05a:	230c      	movs	r3, #12
 800d05c:	4630      	mov	r0, r6
 800d05e:	6033      	str	r3, [r6, #0]
 800d060:	f000 f80c 	bl	800d07c <__malloc_unlock>
 800d064:	e794      	b.n	800cf90 <_malloc_r+0x20>
 800d066:	6005      	str	r5, [r0, #0]
 800d068:	e7d6      	b.n	800d018 <_malloc_r+0xa8>
 800d06a:	bf00      	nop
 800d06c:	200006e8 	.word	0x200006e8

0800d070 <__malloc_lock>:
 800d070:	4801      	ldr	r0, [pc, #4]	@ (800d078 <__malloc_lock+0x8>)
 800d072:	f7ff befc 	b.w	800ce6e <__retarget_lock_acquire_recursive>
 800d076:	bf00      	nop
 800d078:	200006e0 	.word	0x200006e0

0800d07c <__malloc_unlock>:
 800d07c:	4801      	ldr	r0, [pc, #4]	@ (800d084 <__malloc_unlock+0x8>)
 800d07e:	f7ff bef7 	b.w	800ce70 <__retarget_lock_release_recursive>
 800d082:	bf00      	nop
 800d084:	200006e0 	.word	0x200006e0

0800d088 <__sfputc_r>:
 800d088:	6893      	ldr	r3, [r2, #8]
 800d08a:	b410      	push	{r4}
 800d08c:	3b01      	subs	r3, #1
 800d08e:	2b00      	cmp	r3, #0
 800d090:	6093      	str	r3, [r2, #8]
 800d092:	da07      	bge.n	800d0a4 <__sfputc_r+0x1c>
 800d094:	6994      	ldr	r4, [r2, #24]
 800d096:	42a3      	cmp	r3, r4
 800d098:	db01      	blt.n	800d09e <__sfputc_r+0x16>
 800d09a:	290a      	cmp	r1, #10
 800d09c:	d102      	bne.n	800d0a4 <__sfputc_r+0x1c>
 800d09e:	bc10      	pop	{r4}
 800d0a0:	f000 bb6a 	b.w	800d778 <__swbuf_r>
 800d0a4:	6813      	ldr	r3, [r2, #0]
 800d0a6:	1c58      	adds	r0, r3, #1
 800d0a8:	6010      	str	r0, [r2, #0]
 800d0aa:	7019      	strb	r1, [r3, #0]
 800d0ac:	4608      	mov	r0, r1
 800d0ae:	bc10      	pop	{r4}
 800d0b0:	4770      	bx	lr

0800d0b2 <__sfputs_r>:
 800d0b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0b4:	4606      	mov	r6, r0
 800d0b6:	460f      	mov	r7, r1
 800d0b8:	4614      	mov	r4, r2
 800d0ba:	18d5      	adds	r5, r2, r3
 800d0bc:	42ac      	cmp	r4, r5
 800d0be:	d101      	bne.n	800d0c4 <__sfputs_r+0x12>
 800d0c0:	2000      	movs	r0, #0
 800d0c2:	e007      	b.n	800d0d4 <__sfputs_r+0x22>
 800d0c4:	463a      	mov	r2, r7
 800d0c6:	4630      	mov	r0, r6
 800d0c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0cc:	f7ff ffdc 	bl	800d088 <__sfputc_r>
 800d0d0:	1c43      	adds	r3, r0, #1
 800d0d2:	d1f3      	bne.n	800d0bc <__sfputs_r+0xa>
 800d0d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d0d8 <_vfiprintf_r>:
 800d0d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0dc:	460d      	mov	r5, r1
 800d0de:	4614      	mov	r4, r2
 800d0e0:	4698      	mov	r8, r3
 800d0e2:	4606      	mov	r6, r0
 800d0e4:	b09d      	sub	sp, #116	@ 0x74
 800d0e6:	b118      	cbz	r0, 800d0f0 <_vfiprintf_r+0x18>
 800d0e8:	6a03      	ldr	r3, [r0, #32]
 800d0ea:	b90b      	cbnz	r3, 800d0f0 <_vfiprintf_r+0x18>
 800d0ec:	f7ff fdaa 	bl	800cc44 <__sinit>
 800d0f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d0f2:	07d9      	lsls	r1, r3, #31
 800d0f4:	d405      	bmi.n	800d102 <_vfiprintf_r+0x2a>
 800d0f6:	89ab      	ldrh	r3, [r5, #12]
 800d0f8:	059a      	lsls	r2, r3, #22
 800d0fa:	d402      	bmi.n	800d102 <_vfiprintf_r+0x2a>
 800d0fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d0fe:	f7ff feb6 	bl	800ce6e <__retarget_lock_acquire_recursive>
 800d102:	89ab      	ldrh	r3, [r5, #12]
 800d104:	071b      	lsls	r3, r3, #28
 800d106:	d501      	bpl.n	800d10c <_vfiprintf_r+0x34>
 800d108:	692b      	ldr	r3, [r5, #16]
 800d10a:	b99b      	cbnz	r3, 800d134 <_vfiprintf_r+0x5c>
 800d10c:	4629      	mov	r1, r5
 800d10e:	4630      	mov	r0, r6
 800d110:	f000 fb70 	bl	800d7f4 <__swsetup_r>
 800d114:	b170      	cbz	r0, 800d134 <_vfiprintf_r+0x5c>
 800d116:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d118:	07dc      	lsls	r4, r3, #31
 800d11a:	d504      	bpl.n	800d126 <_vfiprintf_r+0x4e>
 800d11c:	f04f 30ff 	mov.w	r0, #4294967295
 800d120:	b01d      	add	sp, #116	@ 0x74
 800d122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d126:	89ab      	ldrh	r3, [r5, #12]
 800d128:	0598      	lsls	r0, r3, #22
 800d12a:	d4f7      	bmi.n	800d11c <_vfiprintf_r+0x44>
 800d12c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d12e:	f7ff fe9f 	bl	800ce70 <__retarget_lock_release_recursive>
 800d132:	e7f3      	b.n	800d11c <_vfiprintf_r+0x44>
 800d134:	2300      	movs	r3, #0
 800d136:	9309      	str	r3, [sp, #36]	@ 0x24
 800d138:	2320      	movs	r3, #32
 800d13a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d13e:	2330      	movs	r3, #48	@ 0x30
 800d140:	f04f 0901 	mov.w	r9, #1
 800d144:	f8cd 800c 	str.w	r8, [sp, #12]
 800d148:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800d2f4 <_vfiprintf_r+0x21c>
 800d14c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d150:	4623      	mov	r3, r4
 800d152:	469a      	mov	sl, r3
 800d154:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d158:	b10a      	cbz	r2, 800d15e <_vfiprintf_r+0x86>
 800d15a:	2a25      	cmp	r2, #37	@ 0x25
 800d15c:	d1f9      	bne.n	800d152 <_vfiprintf_r+0x7a>
 800d15e:	ebba 0b04 	subs.w	fp, sl, r4
 800d162:	d00b      	beq.n	800d17c <_vfiprintf_r+0xa4>
 800d164:	465b      	mov	r3, fp
 800d166:	4622      	mov	r2, r4
 800d168:	4629      	mov	r1, r5
 800d16a:	4630      	mov	r0, r6
 800d16c:	f7ff ffa1 	bl	800d0b2 <__sfputs_r>
 800d170:	3001      	adds	r0, #1
 800d172:	f000 80a7 	beq.w	800d2c4 <_vfiprintf_r+0x1ec>
 800d176:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d178:	445a      	add	r2, fp
 800d17a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d17c:	f89a 3000 	ldrb.w	r3, [sl]
 800d180:	2b00      	cmp	r3, #0
 800d182:	f000 809f 	beq.w	800d2c4 <_vfiprintf_r+0x1ec>
 800d186:	2300      	movs	r3, #0
 800d188:	f04f 32ff 	mov.w	r2, #4294967295
 800d18c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d190:	f10a 0a01 	add.w	sl, sl, #1
 800d194:	9304      	str	r3, [sp, #16]
 800d196:	9307      	str	r3, [sp, #28]
 800d198:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d19c:	931a      	str	r3, [sp, #104]	@ 0x68
 800d19e:	4654      	mov	r4, sl
 800d1a0:	2205      	movs	r2, #5
 800d1a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1a6:	4853      	ldr	r0, [pc, #332]	@ (800d2f4 <_vfiprintf_r+0x21c>)
 800d1a8:	f000 fbce 	bl	800d948 <memchr>
 800d1ac:	9a04      	ldr	r2, [sp, #16]
 800d1ae:	b9d8      	cbnz	r0, 800d1e8 <_vfiprintf_r+0x110>
 800d1b0:	06d1      	lsls	r1, r2, #27
 800d1b2:	bf44      	itt	mi
 800d1b4:	2320      	movmi	r3, #32
 800d1b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d1ba:	0713      	lsls	r3, r2, #28
 800d1bc:	bf44      	itt	mi
 800d1be:	232b      	movmi	r3, #43	@ 0x2b
 800d1c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d1c4:	f89a 3000 	ldrb.w	r3, [sl]
 800d1c8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d1ca:	d015      	beq.n	800d1f8 <_vfiprintf_r+0x120>
 800d1cc:	4654      	mov	r4, sl
 800d1ce:	2000      	movs	r0, #0
 800d1d0:	f04f 0c0a 	mov.w	ip, #10
 800d1d4:	9a07      	ldr	r2, [sp, #28]
 800d1d6:	4621      	mov	r1, r4
 800d1d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d1dc:	3b30      	subs	r3, #48	@ 0x30
 800d1de:	2b09      	cmp	r3, #9
 800d1e0:	d94b      	bls.n	800d27a <_vfiprintf_r+0x1a2>
 800d1e2:	b1b0      	cbz	r0, 800d212 <_vfiprintf_r+0x13a>
 800d1e4:	9207      	str	r2, [sp, #28]
 800d1e6:	e014      	b.n	800d212 <_vfiprintf_r+0x13a>
 800d1e8:	eba0 0308 	sub.w	r3, r0, r8
 800d1ec:	fa09 f303 	lsl.w	r3, r9, r3
 800d1f0:	4313      	orrs	r3, r2
 800d1f2:	46a2      	mov	sl, r4
 800d1f4:	9304      	str	r3, [sp, #16]
 800d1f6:	e7d2      	b.n	800d19e <_vfiprintf_r+0xc6>
 800d1f8:	9b03      	ldr	r3, [sp, #12]
 800d1fa:	1d19      	adds	r1, r3, #4
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	9103      	str	r1, [sp, #12]
 800d200:	2b00      	cmp	r3, #0
 800d202:	bfbb      	ittet	lt
 800d204:	425b      	neglt	r3, r3
 800d206:	f042 0202 	orrlt.w	r2, r2, #2
 800d20a:	9307      	strge	r3, [sp, #28]
 800d20c:	9307      	strlt	r3, [sp, #28]
 800d20e:	bfb8      	it	lt
 800d210:	9204      	strlt	r2, [sp, #16]
 800d212:	7823      	ldrb	r3, [r4, #0]
 800d214:	2b2e      	cmp	r3, #46	@ 0x2e
 800d216:	d10a      	bne.n	800d22e <_vfiprintf_r+0x156>
 800d218:	7863      	ldrb	r3, [r4, #1]
 800d21a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d21c:	d132      	bne.n	800d284 <_vfiprintf_r+0x1ac>
 800d21e:	9b03      	ldr	r3, [sp, #12]
 800d220:	3402      	adds	r4, #2
 800d222:	1d1a      	adds	r2, r3, #4
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	9203      	str	r2, [sp, #12]
 800d228:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d22c:	9305      	str	r3, [sp, #20]
 800d22e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800d2f8 <_vfiprintf_r+0x220>
 800d232:	2203      	movs	r2, #3
 800d234:	4650      	mov	r0, sl
 800d236:	7821      	ldrb	r1, [r4, #0]
 800d238:	f000 fb86 	bl	800d948 <memchr>
 800d23c:	b138      	cbz	r0, 800d24e <_vfiprintf_r+0x176>
 800d23e:	2240      	movs	r2, #64	@ 0x40
 800d240:	9b04      	ldr	r3, [sp, #16]
 800d242:	eba0 000a 	sub.w	r0, r0, sl
 800d246:	4082      	lsls	r2, r0
 800d248:	4313      	orrs	r3, r2
 800d24a:	3401      	adds	r4, #1
 800d24c:	9304      	str	r3, [sp, #16]
 800d24e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d252:	2206      	movs	r2, #6
 800d254:	4829      	ldr	r0, [pc, #164]	@ (800d2fc <_vfiprintf_r+0x224>)
 800d256:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d25a:	f000 fb75 	bl	800d948 <memchr>
 800d25e:	2800      	cmp	r0, #0
 800d260:	d03f      	beq.n	800d2e2 <_vfiprintf_r+0x20a>
 800d262:	4b27      	ldr	r3, [pc, #156]	@ (800d300 <_vfiprintf_r+0x228>)
 800d264:	bb1b      	cbnz	r3, 800d2ae <_vfiprintf_r+0x1d6>
 800d266:	9b03      	ldr	r3, [sp, #12]
 800d268:	3307      	adds	r3, #7
 800d26a:	f023 0307 	bic.w	r3, r3, #7
 800d26e:	3308      	adds	r3, #8
 800d270:	9303      	str	r3, [sp, #12]
 800d272:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d274:	443b      	add	r3, r7
 800d276:	9309      	str	r3, [sp, #36]	@ 0x24
 800d278:	e76a      	b.n	800d150 <_vfiprintf_r+0x78>
 800d27a:	460c      	mov	r4, r1
 800d27c:	2001      	movs	r0, #1
 800d27e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d282:	e7a8      	b.n	800d1d6 <_vfiprintf_r+0xfe>
 800d284:	2300      	movs	r3, #0
 800d286:	f04f 0c0a 	mov.w	ip, #10
 800d28a:	4619      	mov	r1, r3
 800d28c:	3401      	adds	r4, #1
 800d28e:	9305      	str	r3, [sp, #20]
 800d290:	4620      	mov	r0, r4
 800d292:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d296:	3a30      	subs	r2, #48	@ 0x30
 800d298:	2a09      	cmp	r2, #9
 800d29a:	d903      	bls.n	800d2a4 <_vfiprintf_r+0x1cc>
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d0c6      	beq.n	800d22e <_vfiprintf_r+0x156>
 800d2a0:	9105      	str	r1, [sp, #20]
 800d2a2:	e7c4      	b.n	800d22e <_vfiprintf_r+0x156>
 800d2a4:	4604      	mov	r4, r0
 800d2a6:	2301      	movs	r3, #1
 800d2a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800d2ac:	e7f0      	b.n	800d290 <_vfiprintf_r+0x1b8>
 800d2ae:	ab03      	add	r3, sp, #12
 800d2b0:	9300      	str	r3, [sp, #0]
 800d2b2:	462a      	mov	r2, r5
 800d2b4:	4630      	mov	r0, r6
 800d2b6:	4b13      	ldr	r3, [pc, #76]	@ (800d304 <_vfiprintf_r+0x22c>)
 800d2b8:	a904      	add	r1, sp, #16
 800d2ba:	f3af 8000 	nop.w
 800d2be:	4607      	mov	r7, r0
 800d2c0:	1c78      	adds	r0, r7, #1
 800d2c2:	d1d6      	bne.n	800d272 <_vfiprintf_r+0x19a>
 800d2c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d2c6:	07d9      	lsls	r1, r3, #31
 800d2c8:	d405      	bmi.n	800d2d6 <_vfiprintf_r+0x1fe>
 800d2ca:	89ab      	ldrh	r3, [r5, #12]
 800d2cc:	059a      	lsls	r2, r3, #22
 800d2ce:	d402      	bmi.n	800d2d6 <_vfiprintf_r+0x1fe>
 800d2d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d2d2:	f7ff fdcd 	bl	800ce70 <__retarget_lock_release_recursive>
 800d2d6:	89ab      	ldrh	r3, [r5, #12]
 800d2d8:	065b      	lsls	r3, r3, #25
 800d2da:	f53f af1f 	bmi.w	800d11c <_vfiprintf_r+0x44>
 800d2de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d2e0:	e71e      	b.n	800d120 <_vfiprintf_r+0x48>
 800d2e2:	ab03      	add	r3, sp, #12
 800d2e4:	9300      	str	r3, [sp, #0]
 800d2e6:	462a      	mov	r2, r5
 800d2e8:	4630      	mov	r0, r6
 800d2ea:	4b06      	ldr	r3, [pc, #24]	@ (800d304 <_vfiprintf_r+0x22c>)
 800d2ec:	a904      	add	r1, sp, #16
 800d2ee:	f000 f87d 	bl	800d3ec <_printf_i>
 800d2f2:	e7e4      	b.n	800d2be <_vfiprintf_r+0x1e6>
 800d2f4:	0800ddda 	.word	0x0800ddda
 800d2f8:	0800dde0 	.word	0x0800dde0
 800d2fc:	0800dde4 	.word	0x0800dde4
 800d300:	00000000 	.word	0x00000000
 800d304:	0800d0b3 	.word	0x0800d0b3

0800d308 <_printf_common>:
 800d308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d30c:	4616      	mov	r6, r2
 800d30e:	4698      	mov	r8, r3
 800d310:	688a      	ldr	r2, [r1, #8]
 800d312:	690b      	ldr	r3, [r1, #16]
 800d314:	4607      	mov	r7, r0
 800d316:	4293      	cmp	r3, r2
 800d318:	bfb8      	it	lt
 800d31a:	4613      	movlt	r3, r2
 800d31c:	6033      	str	r3, [r6, #0]
 800d31e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d322:	460c      	mov	r4, r1
 800d324:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d328:	b10a      	cbz	r2, 800d32e <_printf_common+0x26>
 800d32a:	3301      	adds	r3, #1
 800d32c:	6033      	str	r3, [r6, #0]
 800d32e:	6823      	ldr	r3, [r4, #0]
 800d330:	0699      	lsls	r1, r3, #26
 800d332:	bf42      	ittt	mi
 800d334:	6833      	ldrmi	r3, [r6, #0]
 800d336:	3302      	addmi	r3, #2
 800d338:	6033      	strmi	r3, [r6, #0]
 800d33a:	6825      	ldr	r5, [r4, #0]
 800d33c:	f015 0506 	ands.w	r5, r5, #6
 800d340:	d106      	bne.n	800d350 <_printf_common+0x48>
 800d342:	f104 0a19 	add.w	sl, r4, #25
 800d346:	68e3      	ldr	r3, [r4, #12]
 800d348:	6832      	ldr	r2, [r6, #0]
 800d34a:	1a9b      	subs	r3, r3, r2
 800d34c:	42ab      	cmp	r3, r5
 800d34e:	dc2b      	bgt.n	800d3a8 <_printf_common+0xa0>
 800d350:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d354:	6822      	ldr	r2, [r4, #0]
 800d356:	3b00      	subs	r3, #0
 800d358:	bf18      	it	ne
 800d35a:	2301      	movne	r3, #1
 800d35c:	0692      	lsls	r2, r2, #26
 800d35e:	d430      	bmi.n	800d3c2 <_printf_common+0xba>
 800d360:	4641      	mov	r1, r8
 800d362:	4638      	mov	r0, r7
 800d364:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d368:	47c8      	blx	r9
 800d36a:	3001      	adds	r0, #1
 800d36c:	d023      	beq.n	800d3b6 <_printf_common+0xae>
 800d36e:	6823      	ldr	r3, [r4, #0]
 800d370:	6922      	ldr	r2, [r4, #16]
 800d372:	f003 0306 	and.w	r3, r3, #6
 800d376:	2b04      	cmp	r3, #4
 800d378:	bf14      	ite	ne
 800d37a:	2500      	movne	r5, #0
 800d37c:	6833      	ldreq	r3, [r6, #0]
 800d37e:	f04f 0600 	mov.w	r6, #0
 800d382:	bf08      	it	eq
 800d384:	68e5      	ldreq	r5, [r4, #12]
 800d386:	f104 041a 	add.w	r4, r4, #26
 800d38a:	bf08      	it	eq
 800d38c:	1aed      	subeq	r5, r5, r3
 800d38e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800d392:	bf08      	it	eq
 800d394:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d398:	4293      	cmp	r3, r2
 800d39a:	bfc4      	itt	gt
 800d39c:	1a9b      	subgt	r3, r3, r2
 800d39e:	18ed      	addgt	r5, r5, r3
 800d3a0:	42b5      	cmp	r5, r6
 800d3a2:	d11a      	bne.n	800d3da <_printf_common+0xd2>
 800d3a4:	2000      	movs	r0, #0
 800d3a6:	e008      	b.n	800d3ba <_printf_common+0xb2>
 800d3a8:	2301      	movs	r3, #1
 800d3aa:	4652      	mov	r2, sl
 800d3ac:	4641      	mov	r1, r8
 800d3ae:	4638      	mov	r0, r7
 800d3b0:	47c8      	blx	r9
 800d3b2:	3001      	adds	r0, #1
 800d3b4:	d103      	bne.n	800d3be <_printf_common+0xb6>
 800d3b6:	f04f 30ff 	mov.w	r0, #4294967295
 800d3ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3be:	3501      	adds	r5, #1
 800d3c0:	e7c1      	b.n	800d346 <_printf_common+0x3e>
 800d3c2:	2030      	movs	r0, #48	@ 0x30
 800d3c4:	18e1      	adds	r1, r4, r3
 800d3c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d3ca:	1c5a      	adds	r2, r3, #1
 800d3cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d3d0:	4422      	add	r2, r4
 800d3d2:	3302      	adds	r3, #2
 800d3d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d3d8:	e7c2      	b.n	800d360 <_printf_common+0x58>
 800d3da:	2301      	movs	r3, #1
 800d3dc:	4622      	mov	r2, r4
 800d3de:	4641      	mov	r1, r8
 800d3e0:	4638      	mov	r0, r7
 800d3e2:	47c8      	blx	r9
 800d3e4:	3001      	adds	r0, #1
 800d3e6:	d0e6      	beq.n	800d3b6 <_printf_common+0xae>
 800d3e8:	3601      	adds	r6, #1
 800d3ea:	e7d9      	b.n	800d3a0 <_printf_common+0x98>

0800d3ec <_printf_i>:
 800d3ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d3f0:	7e0f      	ldrb	r7, [r1, #24]
 800d3f2:	4691      	mov	r9, r2
 800d3f4:	2f78      	cmp	r7, #120	@ 0x78
 800d3f6:	4680      	mov	r8, r0
 800d3f8:	460c      	mov	r4, r1
 800d3fa:	469a      	mov	sl, r3
 800d3fc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d3fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d402:	d807      	bhi.n	800d414 <_printf_i+0x28>
 800d404:	2f62      	cmp	r7, #98	@ 0x62
 800d406:	d80a      	bhi.n	800d41e <_printf_i+0x32>
 800d408:	2f00      	cmp	r7, #0
 800d40a:	f000 80d1 	beq.w	800d5b0 <_printf_i+0x1c4>
 800d40e:	2f58      	cmp	r7, #88	@ 0x58
 800d410:	f000 80b8 	beq.w	800d584 <_printf_i+0x198>
 800d414:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d418:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d41c:	e03a      	b.n	800d494 <_printf_i+0xa8>
 800d41e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d422:	2b15      	cmp	r3, #21
 800d424:	d8f6      	bhi.n	800d414 <_printf_i+0x28>
 800d426:	a101      	add	r1, pc, #4	@ (adr r1, 800d42c <_printf_i+0x40>)
 800d428:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d42c:	0800d485 	.word	0x0800d485
 800d430:	0800d499 	.word	0x0800d499
 800d434:	0800d415 	.word	0x0800d415
 800d438:	0800d415 	.word	0x0800d415
 800d43c:	0800d415 	.word	0x0800d415
 800d440:	0800d415 	.word	0x0800d415
 800d444:	0800d499 	.word	0x0800d499
 800d448:	0800d415 	.word	0x0800d415
 800d44c:	0800d415 	.word	0x0800d415
 800d450:	0800d415 	.word	0x0800d415
 800d454:	0800d415 	.word	0x0800d415
 800d458:	0800d597 	.word	0x0800d597
 800d45c:	0800d4c3 	.word	0x0800d4c3
 800d460:	0800d551 	.word	0x0800d551
 800d464:	0800d415 	.word	0x0800d415
 800d468:	0800d415 	.word	0x0800d415
 800d46c:	0800d5b9 	.word	0x0800d5b9
 800d470:	0800d415 	.word	0x0800d415
 800d474:	0800d4c3 	.word	0x0800d4c3
 800d478:	0800d415 	.word	0x0800d415
 800d47c:	0800d415 	.word	0x0800d415
 800d480:	0800d559 	.word	0x0800d559
 800d484:	6833      	ldr	r3, [r6, #0]
 800d486:	1d1a      	adds	r2, r3, #4
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	6032      	str	r2, [r6, #0]
 800d48c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d490:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d494:	2301      	movs	r3, #1
 800d496:	e09c      	b.n	800d5d2 <_printf_i+0x1e6>
 800d498:	6833      	ldr	r3, [r6, #0]
 800d49a:	6820      	ldr	r0, [r4, #0]
 800d49c:	1d19      	adds	r1, r3, #4
 800d49e:	6031      	str	r1, [r6, #0]
 800d4a0:	0606      	lsls	r6, r0, #24
 800d4a2:	d501      	bpl.n	800d4a8 <_printf_i+0xbc>
 800d4a4:	681d      	ldr	r5, [r3, #0]
 800d4a6:	e003      	b.n	800d4b0 <_printf_i+0xc4>
 800d4a8:	0645      	lsls	r5, r0, #25
 800d4aa:	d5fb      	bpl.n	800d4a4 <_printf_i+0xb8>
 800d4ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d4b0:	2d00      	cmp	r5, #0
 800d4b2:	da03      	bge.n	800d4bc <_printf_i+0xd0>
 800d4b4:	232d      	movs	r3, #45	@ 0x2d
 800d4b6:	426d      	negs	r5, r5
 800d4b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d4bc:	230a      	movs	r3, #10
 800d4be:	4858      	ldr	r0, [pc, #352]	@ (800d620 <_printf_i+0x234>)
 800d4c0:	e011      	b.n	800d4e6 <_printf_i+0xfa>
 800d4c2:	6821      	ldr	r1, [r4, #0]
 800d4c4:	6833      	ldr	r3, [r6, #0]
 800d4c6:	0608      	lsls	r0, r1, #24
 800d4c8:	f853 5b04 	ldr.w	r5, [r3], #4
 800d4cc:	d402      	bmi.n	800d4d4 <_printf_i+0xe8>
 800d4ce:	0649      	lsls	r1, r1, #25
 800d4d0:	bf48      	it	mi
 800d4d2:	b2ad      	uxthmi	r5, r5
 800d4d4:	2f6f      	cmp	r7, #111	@ 0x6f
 800d4d6:	6033      	str	r3, [r6, #0]
 800d4d8:	bf14      	ite	ne
 800d4da:	230a      	movne	r3, #10
 800d4dc:	2308      	moveq	r3, #8
 800d4de:	4850      	ldr	r0, [pc, #320]	@ (800d620 <_printf_i+0x234>)
 800d4e0:	2100      	movs	r1, #0
 800d4e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d4e6:	6866      	ldr	r6, [r4, #4]
 800d4e8:	2e00      	cmp	r6, #0
 800d4ea:	60a6      	str	r6, [r4, #8]
 800d4ec:	db05      	blt.n	800d4fa <_printf_i+0x10e>
 800d4ee:	6821      	ldr	r1, [r4, #0]
 800d4f0:	432e      	orrs	r6, r5
 800d4f2:	f021 0104 	bic.w	r1, r1, #4
 800d4f6:	6021      	str	r1, [r4, #0]
 800d4f8:	d04b      	beq.n	800d592 <_printf_i+0x1a6>
 800d4fa:	4616      	mov	r6, r2
 800d4fc:	fbb5 f1f3 	udiv	r1, r5, r3
 800d500:	fb03 5711 	mls	r7, r3, r1, r5
 800d504:	5dc7      	ldrb	r7, [r0, r7]
 800d506:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d50a:	462f      	mov	r7, r5
 800d50c:	42bb      	cmp	r3, r7
 800d50e:	460d      	mov	r5, r1
 800d510:	d9f4      	bls.n	800d4fc <_printf_i+0x110>
 800d512:	2b08      	cmp	r3, #8
 800d514:	d10b      	bne.n	800d52e <_printf_i+0x142>
 800d516:	6823      	ldr	r3, [r4, #0]
 800d518:	07df      	lsls	r7, r3, #31
 800d51a:	d508      	bpl.n	800d52e <_printf_i+0x142>
 800d51c:	6923      	ldr	r3, [r4, #16]
 800d51e:	6861      	ldr	r1, [r4, #4]
 800d520:	4299      	cmp	r1, r3
 800d522:	bfde      	ittt	le
 800d524:	2330      	movle	r3, #48	@ 0x30
 800d526:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d52a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d52e:	1b92      	subs	r2, r2, r6
 800d530:	6122      	str	r2, [r4, #16]
 800d532:	464b      	mov	r3, r9
 800d534:	4621      	mov	r1, r4
 800d536:	4640      	mov	r0, r8
 800d538:	f8cd a000 	str.w	sl, [sp]
 800d53c:	aa03      	add	r2, sp, #12
 800d53e:	f7ff fee3 	bl	800d308 <_printf_common>
 800d542:	3001      	adds	r0, #1
 800d544:	d14a      	bne.n	800d5dc <_printf_i+0x1f0>
 800d546:	f04f 30ff 	mov.w	r0, #4294967295
 800d54a:	b004      	add	sp, #16
 800d54c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d550:	6823      	ldr	r3, [r4, #0]
 800d552:	f043 0320 	orr.w	r3, r3, #32
 800d556:	6023      	str	r3, [r4, #0]
 800d558:	2778      	movs	r7, #120	@ 0x78
 800d55a:	4832      	ldr	r0, [pc, #200]	@ (800d624 <_printf_i+0x238>)
 800d55c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d560:	6823      	ldr	r3, [r4, #0]
 800d562:	6831      	ldr	r1, [r6, #0]
 800d564:	061f      	lsls	r7, r3, #24
 800d566:	f851 5b04 	ldr.w	r5, [r1], #4
 800d56a:	d402      	bmi.n	800d572 <_printf_i+0x186>
 800d56c:	065f      	lsls	r7, r3, #25
 800d56e:	bf48      	it	mi
 800d570:	b2ad      	uxthmi	r5, r5
 800d572:	6031      	str	r1, [r6, #0]
 800d574:	07d9      	lsls	r1, r3, #31
 800d576:	bf44      	itt	mi
 800d578:	f043 0320 	orrmi.w	r3, r3, #32
 800d57c:	6023      	strmi	r3, [r4, #0]
 800d57e:	b11d      	cbz	r5, 800d588 <_printf_i+0x19c>
 800d580:	2310      	movs	r3, #16
 800d582:	e7ad      	b.n	800d4e0 <_printf_i+0xf4>
 800d584:	4826      	ldr	r0, [pc, #152]	@ (800d620 <_printf_i+0x234>)
 800d586:	e7e9      	b.n	800d55c <_printf_i+0x170>
 800d588:	6823      	ldr	r3, [r4, #0]
 800d58a:	f023 0320 	bic.w	r3, r3, #32
 800d58e:	6023      	str	r3, [r4, #0]
 800d590:	e7f6      	b.n	800d580 <_printf_i+0x194>
 800d592:	4616      	mov	r6, r2
 800d594:	e7bd      	b.n	800d512 <_printf_i+0x126>
 800d596:	6833      	ldr	r3, [r6, #0]
 800d598:	6825      	ldr	r5, [r4, #0]
 800d59a:	1d18      	adds	r0, r3, #4
 800d59c:	6961      	ldr	r1, [r4, #20]
 800d59e:	6030      	str	r0, [r6, #0]
 800d5a0:	062e      	lsls	r6, r5, #24
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	d501      	bpl.n	800d5aa <_printf_i+0x1be>
 800d5a6:	6019      	str	r1, [r3, #0]
 800d5a8:	e002      	b.n	800d5b0 <_printf_i+0x1c4>
 800d5aa:	0668      	lsls	r0, r5, #25
 800d5ac:	d5fb      	bpl.n	800d5a6 <_printf_i+0x1ba>
 800d5ae:	8019      	strh	r1, [r3, #0]
 800d5b0:	2300      	movs	r3, #0
 800d5b2:	4616      	mov	r6, r2
 800d5b4:	6123      	str	r3, [r4, #16]
 800d5b6:	e7bc      	b.n	800d532 <_printf_i+0x146>
 800d5b8:	6833      	ldr	r3, [r6, #0]
 800d5ba:	2100      	movs	r1, #0
 800d5bc:	1d1a      	adds	r2, r3, #4
 800d5be:	6032      	str	r2, [r6, #0]
 800d5c0:	681e      	ldr	r6, [r3, #0]
 800d5c2:	6862      	ldr	r2, [r4, #4]
 800d5c4:	4630      	mov	r0, r6
 800d5c6:	f000 f9bf 	bl	800d948 <memchr>
 800d5ca:	b108      	cbz	r0, 800d5d0 <_printf_i+0x1e4>
 800d5cc:	1b80      	subs	r0, r0, r6
 800d5ce:	6060      	str	r0, [r4, #4]
 800d5d0:	6863      	ldr	r3, [r4, #4]
 800d5d2:	6123      	str	r3, [r4, #16]
 800d5d4:	2300      	movs	r3, #0
 800d5d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d5da:	e7aa      	b.n	800d532 <_printf_i+0x146>
 800d5dc:	4632      	mov	r2, r6
 800d5de:	4649      	mov	r1, r9
 800d5e0:	4640      	mov	r0, r8
 800d5e2:	6923      	ldr	r3, [r4, #16]
 800d5e4:	47d0      	blx	sl
 800d5e6:	3001      	adds	r0, #1
 800d5e8:	d0ad      	beq.n	800d546 <_printf_i+0x15a>
 800d5ea:	6823      	ldr	r3, [r4, #0]
 800d5ec:	079b      	lsls	r3, r3, #30
 800d5ee:	d413      	bmi.n	800d618 <_printf_i+0x22c>
 800d5f0:	68e0      	ldr	r0, [r4, #12]
 800d5f2:	9b03      	ldr	r3, [sp, #12]
 800d5f4:	4298      	cmp	r0, r3
 800d5f6:	bfb8      	it	lt
 800d5f8:	4618      	movlt	r0, r3
 800d5fa:	e7a6      	b.n	800d54a <_printf_i+0x15e>
 800d5fc:	2301      	movs	r3, #1
 800d5fe:	4632      	mov	r2, r6
 800d600:	4649      	mov	r1, r9
 800d602:	4640      	mov	r0, r8
 800d604:	47d0      	blx	sl
 800d606:	3001      	adds	r0, #1
 800d608:	d09d      	beq.n	800d546 <_printf_i+0x15a>
 800d60a:	3501      	adds	r5, #1
 800d60c:	68e3      	ldr	r3, [r4, #12]
 800d60e:	9903      	ldr	r1, [sp, #12]
 800d610:	1a5b      	subs	r3, r3, r1
 800d612:	42ab      	cmp	r3, r5
 800d614:	dcf2      	bgt.n	800d5fc <_printf_i+0x210>
 800d616:	e7eb      	b.n	800d5f0 <_printf_i+0x204>
 800d618:	2500      	movs	r5, #0
 800d61a:	f104 0619 	add.w	r6, r4, #25
 800d61e:	e7f5      	b.n	800d60c <_printf_i+0x220>
 800d620:	0800ddeb 	.word	0x0800ddeb
 800d624:	0800ddfc 	.word	0x0800ddfc

0800d628 <__sflush_r>:
 800d628:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d62c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d62e:	0716      	lsls	r6, r2, #28
 800d630:	4605      	mov	r5, r0
 800d632:	460c      	mov	r4, r1
 800d634:	d454      	bmi.n	800d6e0 <__sflush_r+0xb8>
 800d636:	684b      	ldr	r3, [r1, #4]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	dc02      	bgt.n	800d642 <__sflush_r+0x1a>
 800d63c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d63e:	2b00      	cmp	r3, #0
 800d640:	dd48      	ble.n	800d6d4 <__sflush_r+0xac>
 800d642:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d644:	2e00      	cmp	r6, #0
 800d646:	d045      	beq.n	800d6d4 <__sflush_r+0xac>
 800d648:	2300      	movs	r3, #0
 800d64a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d64e:	682f      	ldr	r7, [r5, #0]
 800d650:	6a21      	ldr	r1, [r4, #32]
 800d652:	602b      	str	r3, [r5, #0]
 800d654:	d030      	beq.n	800d6b8 <__sflush_r+0x90>
 800d656:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d658:	89a3      	ldrh	r3, [r4, #12]
 800d65a:	0759      	lsls	r1, r3, #29
 800d65c:	d505      	bpl.n	800d66a <__sflush_r+0x42>
 800d65e:	6863      	ldr	r3, [r4, #4]
 800d660:	1ad2      	subs	r2, r2, r3
 800d662:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d664:	b10b      	cbz	r3, 800d66a <__sflush_r+0x42>
 800d666:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d668:	1ad2      	subs	r2, r2, r3
 800d66a:	2300      	movs	r3, #0
 800d66c:	4628      	mov	r0, r5
 800d66e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d670:	6a21      	ldr	r1, [r4, #32]
 800d672:	47b0      	blx	r6
 800d674:	1c43      	adds	r3, r0, #1
 800d676:	89a3      	ldrh	r3, [r4, #12]
 800d678:	d106      	bne.n	800d688 <__sflush_r+0x60>
 800d67a:	6829      	ldr	r1, [r5, #0]
 800d67c:	291d      	cmp	r1, #29
 800d67e:	d82b      	bhi.n	800d6d8 <__sflush_r+0xb0>
 800d680:	4a28      	ldr	r2, [pc, #160]	@ (800d724 <__sflush_r+0xfc>)
 800d682:	40ca      	lsrs	r2, r1
 800d684:	07d6      	lsls	r6, r2, #31
 800d686:	d527      	bpl.n	800d6d8 <__sflush_r+0xb0>
 800d688:	2200      	movs	r2, #0
 800d68a:	6062      	str	r2, [r4, #4]
 800d68c:	6922      	ldr	r2, [r4, #16]
 800d68e:	04d9      	lsls	r1, r3, #19
 800d690:	6022      	str	r2, [r4, #0]
 800d692:	d504      	bpl.n	800d69e <__sflush_r+0x76>
 800d694:	1c42      	adds	r2, r0, #1
 800d696:	d101      	bne.n	800d69c <__sflush_r+0x74>
 800d698:	682b      	ldr	r3, [r5, #0]
 800d69a:	b903      	cbnz	r3, 800d69e <__sflush_r+0x76>
 800d69c:	6560      	str	r0, [r4, #84]	@ 0x54
 800d69e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d6a0:	602f      	str	r7, [r5, #0]
 800d6a2:	b1b9      	cbz	r1, 800d6d4 <__sflush_r+0xac>
 800d6a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d6a8:	4299      	cmp	r1, r3
 800d6aa:	d002      	beq.n	800d6b2 <__sflush_r+0x8a>
 800d6ac:	4628      	mov	r0, r5
 800d6ae:	f7ff fbf5 	bl	800ce9c <_free_r>
 800d6b2:	2300      	movs	r3, #0
 800d6b4:	6363      	str	r3, [r4, #52]	@ 0x34
 800d6b6:	e00d      	b.n	800d6d4 <__sflush_r+0xac>
 800d6b8:	2301      	movs	r3, #1
 800d6ba:	4628      	mov	r0, r5
 800d6bc:	47b0      	blx	r6
 800d6be:	4602      	mov	r2, r0
 800d6c0:	1c50      	adds	r0, r2, #1
 800d6c2:	d1c9      	bne.n	800d658 <__sflush_r+0x30>
 800d6c4:	682b      	ldr	r3, [r5, #0]
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d0c6      	beq.n	800d658 <__sflush_r+0x30>
 800d6ca:	2b1d      	cmp	r3, #29
 800d6cc:	d001      	beq.n	800d6d2 <__sflush_r+0xaa>
 800d6ce:	2b16      	cmp	r3, #22
 800d6d0:	d11d      	bne.n	800d70e <__sflush_r+0xe6>
 800d6d2:	602f      	str	r7, [r5, #0]
 800d6d4:	2000      	movs	r0, #0
 800d6d6:	e021      	b.n	800d71c <__sflush_r+0xf4>
 800d6d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d6dc:	b21b      	sxth	r3, r3
 800d6de:	e01a      	b.n	800d716 <__sflush_r+0xee>
 800d6e0:	690f      	ldr	r7, [r1, #16]
 800d6e2:	2f00      	cmp	r7, #0
 800d6e4:	d0f6      	beq.n	800d6d4 <__sflush_r+0xac>
 800d6e6:	0793      	lsls	r3, r2, #30
 800d6e8:	bf18      	it	ne
 800d6ea:	2300      	movne	r3, #0
 800d6ec:	680e      	ldr	r6, [r1, #0]
 800d6ee:	bf08      	it	eq
 800d6f0:	694b      	ldreq	r3, [r1, #20]
 800d6f2:	1bf6      	subs	r6, r6, r7
 800d6f4:	600f      	str	r7, [r1, #0]
 800d6f6:	608b      	str	r3, [r1, #8]
 800d6f8:	2e00      	cmp	r6, #0
 800d6fa:	ddeb      	ble.n	800d6d4 <__sflush_r+0xac>
 800d6fc:	4633      	mov	r3, r6
 800d6fe:	463a      	mov	r2, r7
 800d700:	4628      	mov	r0, r5
 800d702:	6a21      	ldr	r1, [r4, #32]
 800d704:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800d708:	47e0      	blx	ip
 800d70a:	2800      	cmp	r0, #0
 800d70c:	dc07      	bgt.n	800d71e <__sflush_r+0xf6>
 800d70e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d712:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d716:	f04f 30ff 	mov.w	r0, #4294967295
 800d71a:	81a3      	strh	r3, [r4, #12]
 800d71c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d71e:	4407      	add	r7, r0
 800d720:	1a36      	subs	r6, r6, r0
 800d722:	e7e9      	b.n	800d6f8 <__sflush_r+0xd0>
 800d724:	20400001 	.word	0x20400001

0800d728 <_fflush_r>:
 800d728:	b538      	push	{r3, r4, r5, lr}
 800d72a:	690b      	ldr	r3, [r1, #16]
 800d72c:	4605      	mov	r5, r0
 800d72e:	460c      	mov	r4, r1
 800d730:	b913      	cbnz	r3, 800d738 <_fflush_r+0x10>
 800d732:	2500      	movs	r5, #0
 800d734:	4628      	mov	r0, r5
 800d736:	bd38      	pop	{r3, r4, r5, pc}
 800d738:	b118      	cbz	r0, 800d742 <_fflush_r+0x1a>
 800d73a:	6a03      	ldr	r3, [r0, #32]
 800d73c:	b90b      	cbnz	r3, 800d742 <_fflush_r+0x1a>
 800d73e:	f7ff fa81 	bl	800cc44 <__sinit>
 800d742:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d746:	2b00      	cmp	r3, #0
 800d748:	d0f3      	beq.n	800d732 <_fflush_r+0xa>
 800d74a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d74c:	07d0      	lsls	r0, r2, #31
 800d74e:	d404      	bmi.n	800d75a <_fflush_r+0x32>
 800d750:	0599      	lsls	r1, r3, #22
 800d752:	d402      	bmi.n	800d75a <_fflush_r+0x32>
 800d754:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d756:	f7ff fb8a 	bl	800ce6e <__retarget_lock_acquire_recursive>
 800d75a:	4628      	mov	r0, r5
 800d75c:	4621      	mov	r1, r4
 800d75e:	f7ff ff63 	bl	800d628 <__sflush_r>
 800d762:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d764:	4605      	mov	r5, r0
 800d766:	07da      	lsls	r2, r3, #31
 800d768:	d4e4      	bmi.n	800d734 <_fflush_r+0xc>
 800d76a:	89a3      	ldrh	r3, [r4, #12]
 800d76c:	059b      	lsls	r3, r3, #22
 800d76e:	d4e1      	bmi.n	800d734 <_fflush_r+0xc>
 800d770:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d772:	f7ff fb7d 	bl	800ce70 <__retarget_lock_release_recursive>
 800d776:	e7dd      	b.n	800d734 <_fflush_r+0xc>

0800d778 <__swbuf_r>:
 800d778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d77a:	460e      	mov	r6, r1
 800d77c:	4614      	mov	r4, r2
 800d77e:	4605      	mov	r5, r0
 800d780:	b118      	cbz	r0, 800d78a <__swbuf_r+0x12>
 800d782:	6a03      	ldr	r3, [r0, #32]
 800d784:	b90b      	cbnz	r3, 800d78a <__swbuf_r+0x12>
 800d786:	f7ff fa5d 	bl	800cc44 <__sinit>
 800d78a:	69a3      	ldr	r3, [r4, #24]
 800d78c:	60a3      	str	r3, [r4, #8]
 800d78e:	89a3      	ldrh	r3, [r4, #12]
 800d790:	071a      	lsls	r2, r3, #28
 800d792:	d501      	bpl.n	800d798 <__swbuf_r+0x20>
 800d794:	6923      	ldr	r3, [r4, #16]
 800d796:	b943      	cbnz	r3, 800d7aa <__swbuf_r+0x32>
 800d798:	4621      	mov	r1, r4
 800d79a:	4628      	mov	r0, r5
 800d79c:	f000 f82a 	bl	800d7f4 <__swsetup_r>
 800d7a0:	b118      	cbz	r0, 800d7aa <__swbuf_r+0x32>
 800d7a2:	f04f 37ff 	mov.w	r7, #4294967295
 800d7a6:	4638      	mov	r0, r7
 800d7a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d7aa:	6823      	ldr	r3, [r4, #0]
 800d7ac:	6922      	ldr	r2, [r4, #16]
 800d7ae:	b2f6      	uxtb	r6, r6
 800d7b0:	1a98      	subs	r0, r3, r2
 800d7b2:	6963      	ldr	r3, [r4, #20]
 800d7b4:	4637      	mov	r7, r6
 800d7b6:	4283      	cmp	r3, r0
 800d7b8:	dc05      	bgt.n	800d7c6 <__swbuf_r+0x4e>
 800d7ba:	4621      	mov	r1, r4
 800d7bc:	4628      	mov	r0, r5
 800d7be:	f7ff ffb3 	bl	800d728 <_fflush_r>
 800d7c2:	2800      	cmp	r0, #0
 800d7c4:	d1ed      	bne.n	800d7a2 <__swbuf_r+0x2a>
 800d7c6:	68a3      	ldr	r3, [r4, #8]
 800d7c8:	3b01      	subs	r3, #1
 800d7ca:	60a3      	str	r3, [r4, #8]
 800d7cc:	6823      	ldr	r3, [r4, #0]
 800d7ce:	1c5a      	adds	r2, r3, #1
 800d7d0:	6022      	str	r2, [r4, #0]
 800d7d2:	701e      	strb	r6, [r3, #0]
 800d7d4:	6962      	ldr	r2, [r4, #20]
 800d7d6:	1c43      	adds	r3, r0, #1
 800d7d8:	429a      	cmp	r2, r3
 800d7da:	d004      	beq.n	800d7e6 <__swbuf_r+0x6e>
 800d7dc:	89a3      	ldrh	r3, [r4, #12]
 800d7de:	07db      	lsls	r3, r3, #31
 800d7e0:	d5e1      	bpl.n	800d7a6 <__swbuf_r+0x2e>
 800d7e2:	2e0a      	cmp	r6, #10
 800d7e4:	d1df      	bne.n	800d7a6 <__swbuf_r+0x2e>
 800d7e6:	4621      	mov	r1, r4
 800d7e8:	4628      	mov	r0, r5
 800d7ea:	f7ff ff9d 	bl	800d728 <_fflush_r>
 800d7ee:	2800      	cmp	r0, #0
 800d7f0:	d0d9      	beq.n	800d7a6 <__swbuf_r+0x2e>
 800d7f2:	e7d6      	b.n	800d7a2 <__swbuf_r+0x2a>

0800d7f4 <__swsetup_r>:
 800d7f4:	b538      	push	{r3, r4, r5, lr}
 800d7f6:	4b29      	ldr	r3, [pc, #164]	@ (800d89c <__swsetup_r+0xa8>)
 800d7f8:	4605      	mov	r5, r0
 800d7fa:	6818      	ldr	r0, [r3, #0]
 800d7fc:	460c      	mov	r4, r1
 800d7fe:	b118      	cbz	r0, 800d808 <__swsetup_r+0x14>
 800d800:	6a03      	ldr	r3, [r0, #32]
 800d802:	b90b      	cbnz	r3, 800d808 <__swsetup_r+0x14>
 800d804:	f7ff fa1e 	bl	800cc44 <__sinit>
 800d808:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d80c:	0719      	lsls	r1, r3, #28
 800d80e:	d422      	bmi.n	800d856 <__swsetup_r+0x62>
 800d810:	06da      	lsls	r2, r3, #27
 800d812:	d407      	bmi.n	800d824 <__swsetup_r+0x30>
 800d814:	2209      	movs	r2, #9
 800d816:	602a      	str	r2, [r5, #0]
 800d818:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d81c:	f04f 30ff 	mov.w	r0, #4294967295
 800d820:	81a3      	strh	r3, [r4, #12]
 800d822:	e033      	b.n	800d88c <__swsetup_r+0x98>
 800d824:	0758      	lsls	r0, r3, #29
 800d826:	d512      	bpl.n	800d84e <__swsetup_r+0x5a>
 800d828:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d82a:	b141      	cbz	r1, 800d83e <__swsetup_r+0x4a>
 800d82c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d830:	4299      	cmp	r1, r3
 800d832:	d002      	beq.n	800d83a <__swsetup_r+0x46>
 800d834:	4628      	mov	r0, r5
 800d836:	f7ff fb31 	bl	800ce9c <_free_r>
 800d83a:	2300      	movs	r3, #0
 800d83c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d83e:	89a3      	ldrh	r3, [r4, #12]
 800d840:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d844:	81a3      	strh	r3, [r4, #12]
 800d846:	2300      	movs	r3, #0
 800d848:	6063      	str	r3, [r4, #4]
 800d84a:	6923      	ldr	r3, [r4, #16]
 800d84c:	6023      	str	r3, [r4, #0]
 800d84e:	89a3      	ldrh	r3, [r4, #12]
 800d850:	f043 0308 	orr.w	r3, r3, #8
 800d854:	81a3      	strh	r3, [r4, #12]
 800d856:	6923      	ldr	r3, [r4, #16]
 800d858:	b94b      	cbnz	r3, 800d86e <__swsetup_r+0x7a>
 800d85a:	89a3      	ldrh	r3, [r4, #12]
 800d85c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d860:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d864:	d003      	beq.n	800d86e <__swsetup_r+0x7a>
 800d866:	4621      	mov	r1, r4
 800d868:	4628      	mov	r0, r5
 800d86a:	f000 f8a0 	bl	800d9ae <__smakebuf_r>
 800d86e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d872:	f013 0201 	ands.w	r2, r3, #1
 800d876:	d00a      	beq.n	800d88e <__swsetup_r+0x9a>
 800d878:	2200      	movs	r2, #0
 800d87a:	60a2      	str	r2, [r4, #8]
 800d87c:	6962      	ldr	r2, [r4, #20]
 800d87e:	4252      	negs	r2, r2
 800d880:	61a2      	str	r2, [r4, #24]
 800d882:	6922      	ldr	r2, [r4, #16]
 800d884:	b942      	cbnz	r2, 800d898 <__swsetup_r+0xa4>
 800d886:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d88a:	d1c5      	bne.n	800d818 <__swsetup_r+0x24>
 800d88c:	bd38      	pop	{r3, r4, r5, pc}
 800d88e:	0799      	lsls	r1, r3, #30
 800d890:	bf58      	it	pl
 800d892:	6962      	ldrpl	r2, [r4, #20]
 800d894:	60a2      	str	r2, [r4, #8]
 800d896:	e7f4      	b.n	800d882 <__swsetup_r+0x8e>
 800d898:	2000      	movs	r0, #0
 800d89a:	e7f7      	b.n	800d88c <__swsetup_r+0x98>
 800d89c:	2000011c 	.word	0x2000011c

0800d8a0 <_raise_r>:
 800d8a0:	291f      	cmp	r1, #31
 800d8a2:	b538      	push	{r3, r4, r5, lr}
 800d8a4:	4605      	mov	r5, r0
 800d8a6:	460c      	mov	r4, r1
 800d8a8:	d904      	bls.n	800d8b4 <_raise_r+0x14>
 800d8aa:	2316      	movs	r3, #22
 800d8ac:	6003      	str	r3, [r0, #0]
 800d8ae:	f04f 30ff 	mov.w	r0, #4294967295
 800d8b2:	bd38      	pop	{r3, r4, r5, pc}
 800d8b4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d8b6:	b112      	cbz	r2, 800d8be <_raise_r+0x1e>
 800d8b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d8bc:	b94b      	cbnz	r3, 800d8d2 <_raise_r+0x32>
 800d8be:	4628      	mov	r0, r5
 800d8c0:	f000 f830 	bl	800d924 <_getpid_r>
 800d8c4:	4622      	mov	r2, r4
 800d8c6:	4601      	mov	r1, r0
 800d8c8:	4628      	mov	r0, r5
 800d8ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d8ce:	f000 b817 	b.w	800d900 <_kill_r>
 800d8d2:	2b01      	cmp	r3, #1
 800d8d4:	d00a      	beq.n	800d8ec <_raise_r+0x4c>
 800d8d6:	1c59      	adds	r1, r3, #1
 800d8d8:	d103      	bne.n	800d8e2 <_raise_r+0x42>
 800d8da:	2316      	movs	r3, #22
 800d8dc:	6003      	str	r3, [r0, #0]
 800d8de:	2001      	movs	r0, #1
 800d8e0:	e7e7      	b.n	800d8b2 <_raise_r+0x12>
 800d8e2:	2100      	movs	r1, #0
 800d8e4:	4620      	mov	r0, r4
 800d8e6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d8ea:	4798      	blx	r3
 800d8ec:	2000      	movs	r0, #0
 800d8ee:	e7e0      	b.n	800d8b2 <_raise_r+0x12>

0800d8f0 <raise>:
 800d8f0:	4b02      	ldr	r3, [pc, #8]	@ (800d8fc <raise+0xc>)
 800d8f2:	4601      	mov	r1, r0
 800d8f4:	6818      	ldr	r0, [r3, #0]
 800d8f6:	f7ff bfd3 	b.w	800d8a0 <_raise_r>
 800d8fa:	bf00      	nop
 800d8fc:	2000011c 	.word	0x2000011c

0800d900 <_kill_r>:
 800d900:	b538      	push	{r3, r4, r5, lr}
 800d902:	2300      	movs	r3, #0
 800d904:	4d06      	ldr	r5, [pc, #24]	@ (800d920 <_kill_r+0x20>)
 800d906:	4604      	mov	r4, r0
 800d908:	4608      	mov	r0, r1
 800d90a:	4611      	mov	r1, r2
 800d90c:	602b      	str	r3, [r5, #0]
 800d90e:	f7f7 fa42 	bl	8004d96 <_kill>
 800d912:	1c43      	adds	r3, r0, #1
 800d914:	d102      	bne.n	800d91c <_kill_r+0x1c>
 800d916:	682b      	ldr	r3, [r5, #0]
 800d918:	b103      	cbz	r3, 800d91c <_kill_r+0x1c>
 800d91a:	6023      	str	r3, [r4, #0]
 800d91c:	bd38      	pop	{r3, r4, r5, pc}
 800d91e:	bf00      	nop
 800d920:	200006dc 	.word	0x200006dc

0800d924 <_getpid_r>:
 800d924:	f7f7 ba30 	b.w	8004d88 <_getpid>

0800d928 <_sbrk_r>:
 800d928:	b538      	push	{r3, r4, r5, lr}
 800d92a:	2300      	movs	r3, #0
 800d92c:	4d05      	ldr	r5, [pc, #20]	@ (800d944 <_sbrk_r+0x1c>)
 800d92e:	4604      	mov	r4, r0
 800d930:	4608      	mov	r0, r1
 800d932:	602b      	str	r3, [r5, #0]
 800d934:	f7f7 fab4 	bl	8004ea0 <_sbrk>
 800d938:	1c43      	adds	r3, r0, #1
 800d93a:	d102      	bne.n	800d942 <_sbrk_r+0x1a>
 800d93c:	682b      	ldr	r3, [r5, #0]
 800d93e:	b103      	cbz	r3, 800d942 <_sbrk_r+0x1a>
 800d940:	6023      	str	r3, [r4, #0]
 800d942:	bd38      	pop	{r3, r4, r5, pc}
 800d944:	200006dc 	.word	0x200006dc

0800d948 <memchr>:
 800d948:	4603      	mov	r3, r0
 800d94a:	b510      	push	{r4, lr}
 800d94c:	b2c9      	uxtb	r1, r1
 800d94e:	4402      	add	r2, r0
 800d950:	4293      	cmp	r3, r2
 800d952:	4618      	mov	r0, r3
 800d954:	d101      	bne.n	800d95a <memchr+0x12>
 800d956:	2000      	movs	r0, #0
 800d958:	e003      	b.n	800d962 <memchr+0x1a>
 800d95a:	7804      	ldrb	r4, [r0, #0]
 800d95c:	3301      	adds	r3, #1
 800d95e:	428c      	cmp	r4, r1
 800d960:	d1f6      	bne.n	800d950 <memchr+0x8>
 800d962:	bd10      	pop	{r4, pc}

0800d964 <__swhatbuf_r>:
 800d964:	b570      	push	{r4, r5, r6, lr}
 800d966:	460c      	mov	r4, r1
 800d968:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d96c:	4615      	mov	r5, r2
 800d96e:	2900      	cmp	r1, #0
 800d970:	461e      	mov	r6, r3
 800d972:	b096      	sub	sp, #88	@ 0x58
 800d974:	da0c      	bge.n	800d990 <__swhatbuf_r+0x2c>
 800d976:	89a3      	ldrh	r3, [r4, #12]
 800d978:	2100      	movs	r1, #0
 800d97a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d97e:	bf14      	ite	ne
 800d980:	2340      	movne	r3, #64	@ 0x40
 800d982:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d986:	2000      	movs	r0, #0
 800d988:	6031      	str	r1, [r6, #0]
 800d98a:	602b      	str	r3, [r5, #0]
 800d98c:	b016      	add	sp, #88	@ 0x58
 800d98e:	bd70      	pop	{r4, r5, r6, pc}
 800d990:	466a      	mov	r2, sp
 800d992:	f000 f849 	bl	800da28 <_fstat_r>
 800d996:	2800      	cmp	r0, #0
 800d998:	dbed      	blt.n	800d976 <__swhatbuf_r+0x12>
 800d99a:	9901      	ldr	r1, [sp, #4]
 800d99c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d9a0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d9a4:	4259      	negs	r1, r3
 800d9a6:	4159      	adcs	r1, r3
 800d9a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d9ac:	e7eb      	b.n	800d986 <__swhatbuf_r+0x22>

0800d9ae <__smakebuf_r>:
 800d9ae:	898b      	ldrh	r3, [r1, #12]
 800d9b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d9b2:	079d      	lsls	r5, r3, #30
 800d9b4:	4606      	mov	r6, r0
 800d9b6:	460c      	mov	r4, r1
 800d9b8:	d507      	bpl.n	800d9ca <__smakebuf_r+0x1c>
 800d9ba:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d9be:	6023      	str	r3, [r4, #0]
 800d9c0:	6123      	str	r3, [r4, #16]
 800d9c2:	2301      	movs	r3, #1
 800d9c4:	6163      	str	r3, [r4, #20]
 800d9c6:	b003      	add	sp, #12
 800d9c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9ca:	466a      	mov	r2, sp
 800d9cc:	ab01      	add	r3, sp, #4
 800d9ce:	f7ff ffc9 	bl	800d964 <__swhatbuf_r>
 800d9d2:	9f00      	ldr	r7, [sp, #0]
 800d9d4:	4605      	mov	r5, r0
 800d9d6:	4639      	mov	r1, r7
 800d9d8:	4630      	mov	r0, r6
 800d9da:	f7ff fac9 	bl	800cf70 <_malloc_r>
 800d9de:	b948      	cbnz	r0, 800d9f4 <__smakebuf_r+0x46>
 800d9e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9e4:	059a      	lsls	r2, r3, #22
 800d9e6:	d4ee      	bmi.n	800d9c6 <__smakebuf_r+0x18>
 800d9e8:	f023 0303 	bic.w	r3, r3, #3
 800d9ec:	f043 0302 	orr.w	r3, r3, #2
 800d9f0:	81a3      	strh	r3, [r4, #12]
 800d9f2:	e7e2      	b.n	800d9ba <__smakebuf_r+0xc>
 800d9f4:	89a3      	ldrh	r3, [r4, #12]
 800d9f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d9fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d9fe:	81a3      	strh	r3, [r4, #12]
 800da00:	9b01      	ldr	r3, [sp, #4]
 800da02:	6020      	str	r0, [r4, #0]
 800da04:	b15b      	cbz	r3, 800da1e <__smakebuf_r+0x70>
 800da06:	4630      	mov	r0, r6
 800da08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da0c:	f000 f81e 	bl	800da4c <_isatty_r>
 800da10:	b128      	cbz	r0, 800da1e <__smakebuf_r+0x70>
 800da12:	89a3      	ldrh	r3, [r4, #12]
 800da14:	f023 0303 	bic.w	r3, r3, #3
 800da18:	f043 0301 	orr.w	r3, r3, #1
 800da1c:	81a3      	strh	r3, [r4, #12]
 800da1e:	89a3      	ldrh	r3, [r4, #12]
 800da20:	431d      	orrs	r5, r3
 800da22:	81a5      	strh	r5, [r4, #12]
 800da24:	e7cf      	b.n	800d9c6 <__smakebuf_r+0x18>
	...

0800da28 <_fstat_r>:
 800da28:	b538      	push	{r3, r4, r5, lr}
 800da2a:	2300      	movs	r3, #0
 800da2c:	4d06      	ldr	r5, [pc, #24]	@ (800da48 <_fstat_r+0x20>)
 800da2e:	4604      	mov	r4, r0
 800da30:	4608      	mov	r0, r1
 800da32:	4611      	mov	r1, r2
 800da34:	602b      	str	r3, [r5, #0]
 800da36:	f7f7 fa0d 	bl	8004e54 <_fstat>
 800da3a:	1c43      	adds	r3, r0, #1
 800da3c:	d102      	bne.n	800da44 <_fstat_r+0x1c>
 800da3e:	682b      	ldr	r3, [r5, #0]
 800da40:	b103      	cbz	r3, 800da44 <_fstat_r+0x1c>
 800da42:	6023      	str	r3, [r4, #0]
 800da44:	bd38      	pop	{r3, r4, r5, pc}
 800da46:	bf00      	nop
 800da48:	200006dc 	.word	0x200006dc

0800da4c <_isatty_r>:
 800da4c:	b538      	push	{r3, r4, r5, lr}
 800da4e:	2300      	movs	r3, #0
 800da50:	4d05      	ldr	r5, [pc, #20]	@ (800da68 <_isatty_r+0x1c>)
 800da52:	4604      	mov	r4, r0
 800da54:	4608      	mov	r0, r1
 800da56:	602b      	str	r3, [r5, #0]
 800da58:	f7f7 fa0b 	bl	8004e72 <_isatty>
 800da5c:	1c43      	adds	r3, r0, #1
 800da5e:	d102      	bne.n	800da66 <_isatty_r+0x1a>
 800da60:	682b      	ldr	r3, [r5, #0]
 800da62:	b103      	cbz	r3, 800da66 <_isatty_r+0x1a>
 800da64:	6023      	str	r3, [r4, #0]
 800da66:	bd38      	pop	{r3, r4, r5, pc}
 800da68:	200006dc 	.word	0x200006dc

0800da6c <_init>:
 800da6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da6e:	bf00      	nop
 800da70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da72:	bc08      	pop	{r3}
 800da74:	469e      	mov	lr, r3
 800da76:	4770      	bx	lr

0800da78 <_fini>:
 800da78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da7a:	bf00      	nop
 800da7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da7e:	bc08      	pop	{r3}
 800da80:	469e      	mov	lr, r3
 800da82:	4770      	bx	lr
