/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  reg [7:0] _04_;
  wire [2:0] _05_;
  reg [18:0] _06_;
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [27:0] celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = ~(celloutsig_0_5z[0] & celloutsig_0_10z);
  assign celloutsig_0_10z = ~celloutsig_0_1z[5];
  assign celloutsig_0_21z = ~celloutsig_0_20z[2];
  assign celloutsig_0_13z = ~((celloutsig_0_2z | celloutsig_0_6z[0]) & celloutsig_0_10z);
  assign celloutsig_0_14z = ~((celloutsig_0_11z | celloutsig_0_10z) & celloutsig_0_10z);
  assign celloutsig_0_36z = ~((celloutsig_0_7z | celloutsig_0_20z[2]) & (celloutsig_0_21z | celloutsig_0_20z[7]));
  assign celloutsig_1_11z = celloutsig_1_3z[3] ^ _02_;
  reg [2:0] _14_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _14_ <= 3'h0;
    else _14_ <= in_data[172:170];
  assign { _02_, _03_[1:0] } = _14_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 8'h00;
    else _04_ <= { in_data[159:153], celloutsig_1_7z };
  reg [2:0] _16_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 3'h0;
    else _16_ <= celloutsig_0_0z[11:9];
  assign { _05_[2], _00_, _01_ } = _16_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 19'h00000;
    else _06_ <= { in_data[39:30], celloutsig_0_6z, _05_[2], _00_, _01_, celloutsig_0_4z };
  assign celloutsig_0_3z = celloutsig_0_0z[4] == celloutsig_0_2z;
  assign celloutsig_0_18z = celloutsig_0_5z[6:0] == celloutsig_0_0z[7:1];
  assign celloutsig_0_23z = { celloutsig_0_5z[7:2], celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_2z, _06_ } == { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_4z };
  assign celloutsig_1_2z = { in_data[134:122], _02_, _03_[1:0] } === { in_data[141:127], celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_5z[2:0], celloutsig_0_4z, celloutsig_0_2z } > celloutsig_0_0z[11:7];
  assign celloutsig_0_4z = { in_data[84], celloutsig_0_1z, celloutsig_0_2z } < { in_data[55], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_7z = in_data[174:167] < celloutsig_1_3z[7:0];
  assign celloutsig_0_0z = in_data[48:36] % { 1'h1, in_data[81:70] };
  assign celloutsig_0_6z = in_data[82:78] % { 1'h1, in_data[67:64] };
  assign celloutsig_1_3z = { in_data[116:114], celloutsig_1_2z, _02_, _03_[1:0], _02_, _03_[1:0] } * { in_data[126:120], _02_, _03_[1:0] };
  assign celloutsig_1_4z = { celloutsig_1_3z[8:2], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } * { celloutsig_1_3z[9], _02_, _03_[1:0], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_37z = { celloutsig_0_13z, celloutsig_0_30z } != { celloutsig_0_25z, celloutsig_0_10z };
  assign celloutsig_0_25z = { in_data[30:26], celloutsig_0_23z, celloutsig_0_23z, _05_[2], _00_, _01_, celloutsig_0_7z } != { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_1z };
  assign celloutsig_1_9z = _04_ !== celloutsig_1_4z[17:10];
  assign celloutsig_1_1z = _03_[1] & _03_[0];
  assign celloutsig_0_16z = celloutsig_0_9z[1] & celloutsig_0_1z[0];
  assign celloutsig_0_17z = celloutsig_0_16z & in_data[17];
  assign celloutsig_0_2z = celloutsig_0_1z[1] & celloutsig_0_1z[7];
  assign celloutsig_0_22z = celloutsig_0_1z[6] & celloutsig_0_14z;
  assign celloutsig_1_19z = { _03_[0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_11z } >> in_data[136:133];
  assign celloutsig_0_20z = { celloutsig_0_5z[5], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_3z } >> { in_data[51:46], celloutsig_0_7z, celloutsig_0_7z, _05_[2], _00_, _01_, _05_[2], _00_, _01_, celloutsig_0_13z };
  assign celloutsig_0_5z = celloutsig_0_0z[10:3] >> in_data[72:65];
  assign celloutsig_0_8z = { celloutsig_0_1z[6:5], celloutsig_0_4z } >> { celloutsig_0_5z[3], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_9z = { in_data[92:85], celloutsig_0_3z } >> { celloutsig_0_6z[4], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_1z = celloutsig_0_0z[8:1] - celloutsig_0_0z[8:1];
  assign celloutsig_1_18z = ~((in_data[115] & celloutsig_1_9z) | in_data[117]);
  assign celloutsig_0_30z = ~((celloutsig_0_9z[3] & celloutsig_0_20z[2]) | celloutsig_0_9z[1]);
  assign _03_[2] = _02_;
  assign _05_[1:0] = { _00_, _01_ };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
