Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5d2e6a21bd3f433cb3aeb27fb8cc0983 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot touch_board_behav xil_defaultlib.touch_board xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/touch_board.v:37]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" Line 71. Module clk_wiz_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" Line 69. Module clk_wiz_0_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.2/continuous/2016_06_02_1577090/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.2/continuous/2016_06_02_1577090/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=9.75,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=40.625,CLKOUT1_DIVIDE=39) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.2/continuous/2016_06_02_1577090/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.2/continuous/2016_06_02_1577090/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.2/continuous/2016_06_02_1577090/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" Line 3407. Module blk_mem_gen_v8_3_3(C_FAMILY="artix7",C_XDEVICEFAMILY="artix7",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=1,C_PRIM_TYPE=1,C_INIT_FILE_NAME="no_coe_file_loaded",C_INIT_FILE="blk_mem_gen_0.mem",C_WRITE_MODE_A="NO_CHANGE",C_WRITE_WIDTH_A=12,C_READ_WIDTH_A=12,C_WRITE_DEPTH_A=307200,C_READ_DEPTH_A=307200,C_ADDRA_WIDTH=19,C_INITB_VAL="0",C_WRITE_WIDTH_B=12,C_READ_WIDTH_B=12,C_WRITE_DEPTH_B=307200,C_READ_DEPTH_B=307200,C_ADDRB_WIDTH=19,C_HAS_MEM_OUTPUT_REGS_B=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="103",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____16.887376_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" Line 1951. Module blk_mem_gen_v8_3_3_mem_module(C_CORENAME="blk_mem_gen_v8_3_3",C_FAMILY="artix7",C_XDEVICEFAMILY="artix7",C_MEM_TYPE=1,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=0,C_INIT_FILE_NAME="no_coe_file_loaded",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="NO_CHANGE",C_WRITE_WIDTH_A=12,C_READ_WIDTH_A=12,C_WRITE_DEPTH_A=307200,C_READ_DEPTH_A=307200,C_ADDRA_WIDTH=19,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=1,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=12,C_READ_WIDTH_B=12,C_WRITE_DEPTH_B=307200,C_READ_DEPTH_B=307200,C_ADDRB_WIDTH=19,C_HAS_MEM_OUTPUT_REGS_A=0,C_HAS_MEM_OUTPUT_REGS_B=1,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_3_output_stage(C_FAMILY="artix7",C_XDEVICEFAMILY="artix7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=1,C_HAS_REGCE=0,C_DATA_WIDTH=12,C_ADDRB_WIDTH=19,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_3_output_stage(C_FAMILY="artix7",C_XDEVICEFAMILY="artix7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=1,C_HAS_REGCE=0,C_DATA_WIDTH=12,C_ADDRB_WIDTH=19,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" Line 1859. Module blk_mem_gen_v8_3_3_softecc_output_reg_stage(C_DATA_WIDTH=12,C_ADDRB_WIDTH=19,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" Line 1493. Module blk_mem_axi_regs_fwd_v8_3(C_DATA_WIDTH=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" Line 71. Module clk_wiz_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" Line 69. Module clk_wiz_0_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.2/continuous/2016_06_02_1577090/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.2/continuous/2016_06_02_1577090/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=9.75,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=40.625,CLKOUT1_DIVIDE=39) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.2/continuous/2016_06_02_1577090/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.2/continuous/2016_06_02_1577090/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.2/continuous/2016_06_02_1577090/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" Line 3407. Module blk_mem_gen_v8_3_3(C_FAMILY="artix7",C_XDEVICEFAMILY="artix7",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=1,C_PRIM_TYPE=1,C_INIT_FILE_NAME="no_coe_file_loaded",C_INIT_FILE="blk_mem_gen_0.mem",C_WRITE_MODE_A="NO_CHANGE",C_WRITE_WIDTH_A=12,C_READ_WIDTH_A=12,C_WRITE_DEPTH_A=307200,C_READ_DEPTH_A=307200,C_ADDRA_WIDTH=19,C_INITB_VAL="0",C_WRITE_WIDTH_B=12,C_READ_WIDTH_B=12,C_WRITE_DEPTH_B=307200,C_READ_DEPTH_B=307200,C_ADDRB_WIDTH=19,C_HAS_MEM_OUTPUT_REGS_B=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="103",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____16.887376_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" Line 1951. Module blk_mem_gen_v8_3_3_mem_module(C_CORENAME="blk_mem_gen_v8_3_3",C_FAMILY="artix7",C_XDEVICEFAMILY="artix7",C_MEM_TYPE=1,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=0,C_INIT_FILE_NAME="no_coe_file_loaded",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="NO_CHANGE",C_WRITE_WIDTH_A=12,C_READ_WIDTH_A=12,C_WRITE_DEPTH_A=307200,C_READ_DEPTH_A=307200,C_ADDRA_WIDTH=19,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=1,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=12,C_READ_WIDTH_B=12,C_WRITE_DEPTH_B=307200,C_READ_DEPTH_B=307200,C_ADDRB_WIDTH=19,C_HAS_MEM_OUTPUT_REGS_A=0,C_HAS_MEM_OUTPUT_REGS_B=1,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_3_output_stage(C_FAMILY="artix7",C_XDEVICEFAMILY="artix7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=1,C_HAS_REGCE=0,C_DATA_WIDTH=12,C_ADDRB_WIDTH=19,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_3_output_stage(C_FAMILY="artix7",C_XDEVICEFAMILY="artix7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=1,C_HAS_REGCE=0,C_DATA_WIDTH=12,C_ADDRB_WIDTH=19,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" Line 1859. Module blk_mem_gen_v8_3_3_softecc_output_reg_stage(C_DATA_WIDTH=12,C_ADDRB_WIDTH=19,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" Line 1493. Module blk_mem_axi_regs_fwd_v8_3(C_DATA_WIDTH=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.75,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.reg_init
Compiling module xil_defaultlib.sccb_sender
Compiling module xil_defaultlib.camera_init
Compiling module xil_defaultlib.camera_get_pic
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_axi_regs_fwd_v8_3(C_DATA...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.binarization
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.vga_display
Compiling module xil_defaultlib.touch_board
Compiling module xil_defaultlib.glbl
Built simulation snapshot touch_board_behav
