|test_hardware
VGA_HSYNC <= hvsync_ex:inst.hsync
CLK => pll0:inst1.inclk0
MCU_DATA0 => picture_gen:inst3.mcu_data0
D[0] <> picture_gen:inst3.data[0]
D[1] <> picture_gen:inst3.data[1]
D[2] <> picture_gen:inst3.data[2]
D[3] <> picture_gen:inst3.data[3]
D[4] <> picture_gen:inst3.data[4]
D[5] <> picture_gen:inst3.data[5]
D[6] <> picture_gen:inst3.data[6]
D[7] <> picture_gen:inst3.data[7]
VGA_VSYNC <= hvsync_ex:inst.vsync
CS <= picture_gen:inst3.cs
WE <= picture_gen:inst3.we
OE <= picture_gen:inst3.oe
A[0] <= picture_gen:inst3.adress[0]
A[1] <= picture_gen:inst3.adress[1]
A[2] <= picture_gen:inst3.adress[2]
A[3] <= picture_gen:inst3.adress[3]
A[4] <= picture_gen:inst3.adress[4]
A[5] <= picture_gen:inst3.adress[5]
A[6] <= picture_gen:inst3.adress[6]
A[7] <= picture_gen:inst3.adress[7]
A[8] <= picture_gen:inst3.adress[8]
A[9] <= picture_gen:inst3.adress[9]
A[10] <= picture_gen:inst3.adress[10]
A[11] <= picture_gen:inst3.adress[11]
A[12] <= picture_gen:inst3.adress[12]
A[13] <= picture_gen:inst3.adress[13]
A[14] <= picture_gen:inst3.adress[14]
A[15] <= picture_gen:inst3.adress[15]
A[16] <= picture_gen:inst3.adress[16]
A[17] <= picture_gen:inst3.adress[17]
A[18] <= picture_gen:inst3.adress[18]
VGA_BLUE[0] <= hvsync_ex:inst.blue[0]
VGA_BLUE[1] <= hvsync_ex:inst.blue[1]
VGA_BLUE[2] <= hvsync_ex:inst.blue[2]
VGA_BLUE[3] <= hvsync_ex:inst.blue[3]
VGA_GREEN[0] <= hvsync_ex:inst.green[0]
VGA_GREEN[1] <= hvsync_ex:inst.green[1]
VGA_GREEN[2] <= hvsync_ex:inst.green[2]
VGA_GREEN[3] <= hvsync_ex:inst.green[3]
VGA_RED[0] <= hvsync_ex:inst.red[0]
VGA_RED[1] <= hvsync_ex:inst.red[1]
VGA_RED[2] <= hvsync_ex:inst.red[2]
VGA_RED[3] <= hvsync_ex:inst.red[3]


|test_hardware|hvsync_ex:inst
char_clock => line_count[0].CLK
char_clock => line_count[1].CLK
char_clock => line_count[2].CLK
char_clock => line_count[3].CLK
char_clock => line_count[4].CLK
char_clock => line_count[5].CLK
char_clock => line_count[6].CLK
char_clock => line_count[7].CLK
char_clock => line_count[8].CLK
char_clock => line_count[9].CLK
char_clock => line_count[10].CLK
char_clock => line_count[11].CLK
char_clock => char_count_[0]~reg0.CLK
char_clock => char_count_[1]~reg0.CLK
char_clock => char_count_[2]~reg0.CLK
char_clock => char_count_[3]~reg0.CLK
char_clock => char_count_[4]~reg0.CLK
char_clock => char_count_[5]~reg0.CLK
char_clock => char_count_[6]~reg0.CLK
char_clock => char_count_[7]~reg0.CLK
char_clock => char_count_[8]~reg0.CLK
char_clock => char_count_[9]~reg0.CLK
char_clock => char_count_[10]~reg0.CLK
char_clock => char_count_[11]~reg0.CLK
char_clock => char_count[0].CLK
char_clock => char_count[1].CLK
char_clock => char_count[2].CLK
char_clock => char_count[3].CLK
char_clock => char_count[4].CLK
char_clock => char_count[5].CLK
char_clock => char_count[6].CLK
char_clock => char_count[7].CLK
char_clock => char_count[8].CLK
char_clock => char_count[9].CLK
char_clock => char_count[10].CLK
char_clock => char_count[11].CLK
char_clock => line_count_[0]~reg0.CLK
char_clock => line_count_[1]~reg0.CLK
char_clock => line_count_[2]~reg0.CLK
char_clock => line_count_[3]~reg0.CLK
char_clock => line_count_[4]~reg0.CLK
char_clock => line_count_[5]~reg0.CLK
char_clock => line_count_[6]~reg0.CLK
char_clock => line_count_[7]~reg0.CLK
char_clock => line_count_[8]~reg0.CLK
char_clock => line_count_[9]~reg0.CLK
char_clock => line_count_[10]~reg0.CLK
char_clock => line_count_[11]~reg0.CLK
char_clock => blank~reg0.CLK
char_clock => vsync~reg0.CLK
char_clock => hsync~reg0.CLK
red_in[0] => red[0].DATAIN
red_in[1] => red[1].DATAIN
red_in[2] => red[2].DATAIN
red_in[3] => red[3].DATAIN
green_in[0] => green[0].DATAIN
green_in[1] => green[1].DATAIN
green_in[2] => green[2].DATAIN
green_in[3] => green[3].DATAIN
blue_in[0] => blue[0].DATAIN
blue_in[1] => blue[1].DATAIN
blue_in[2] => blue[2].DATAIN
blue_in[3] => blue[3].DATAIN
char_count_[0] <= char_count_[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_count_[1] <= char_count_[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_count_[2] <= char_count_[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_count_[3] <= char_count_[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_count_[4] <= char_count_[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_count_[5] <= char_count_[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_count_[6] <= char_count_[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_count_[7] <= char_count_[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_count_[8] <= char_count_[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_count_[9] <= char_count_[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_count_[10] <= char_count_[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_count_[11] <= char_count_[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_count_[0] <= line_count_[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_count_[1] <= line_count_[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_count_[2] <= line_count_[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_count_[3] <= line_count_[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_count_[4] <= line_count_[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_count_[5] <= line_count_[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_count_[6] <= line_count_[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_count_[7] <= line_count_[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_count_[8] <= line_count_[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_count_[9] <= line_count_[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_count_[10] <= line_count_[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_count_[11] <= line_count_[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[0] <= red_in[0].DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red_in[1].DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red_in[2].DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red_in[3].DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green_in[0].DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green_in[1].DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green_in[2].DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green_in[3].DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue_in[0].DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue_in[1].DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue_in[2].DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue_in[3].DB_MAX_OUTPUT_PORT_TYPE
hsync <= hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank <= blank~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test_hardware|pll0:inst1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|test_hardware|pll0:inst1|altpll:altpll_component
inclk[0] => pll0_altpll:auto_generated.inclk[0]
inclk[1] => pll0_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|test_hardware|pll0:inst1|altpll:altpll_component|pll0_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|test_hardware|picture_gen:inst3
char_count[0] => ~NO_FANOUT~
char_count[1] => adress.DATAB
char_count[2] => adress.DATAB
char_count[3] => adress.DATAB
char_count[4] => adress.DATAB
char_count[5] => adress.DATAB
char_count[6] => adress.DATAB
char_count[7] => adress.DATAB
char_count[8] => adress.DATAB
char_count[9] => adress.DATAB
char_count[10] => adress.IN0
char_count[11] => adress.IN0
line_count[0] => ~NO_FANOUT~
line_count[1] => adress.IN1
line_count[2] => adress.IN1
line_count[3] => adress.DATAB
line_count[4] => adress.DATAB
line_count[5] => adress.DATAB
line_count[6] => adress.DATAB
line_count[7] => adress.DATAB
line_count[8] => adress.DATAB
line_count[9] => adress.DATAB
line_count[10] => adress.DATAB
line_count[11] => ~NO_FANOUT~
mcu_data0 => red_out.OUTPUTSELECT
mcu_data0 => red_out.OUTPUTSELECT
mcu_data0 => red_out.OUTPUTSELECT
mcu_data0 => green_out.OUTPUTSELECT
mcu_data0 => green_out.OUTPUTSELECT
mcu_data0 => blue_out.OUTPUTSELECT
mcu_data0 => blue_out.OUTPUTSELECT
mcu_data0 => blue_out.OUTPUTSELECT
blank => r_state.OUTPUTSELECT
blank => r_state.OUTPUTSELECT
blank => r_state.OUTPUTSELECT
blank => r_state.OUTPUTSELECT
blank => r_state.OUTPUTSELECT
blank => r_state.OUTPUTSELECT
blank => r_state.OUTPUTSELECT
blank => r_state.OUTPUTSELECT
blank => red_out.OUTPUTSELECT
blank => red_out.OUTPUTSELECT
blank => red_out.OUTPUTSELECT
blank => red_out.OUTPUTSELECT
blank => green_out.OUTPUTSELECT
blank => green_out.OUTPUTSELECT
blank => green_out.OUTPUTSELECT
blank => green_out.OUTPUTSELECT
blank => blue_out.OUTPUTSELECT
blank => blue_out.OUTPUTSELECT
blank => blue_out.OUTPUTSELECT
blank => blue_out.OUTPUTSELECT
blank => y_cnt[3].ENA
blank => y_cnt[2].ENA
blank => y_cnt[1].ENA
blank => y_cnt[0].ENA
blank => ino.ENA
blank => y_cnt[4].ENA
blank => y_cnt[5].ENA
blank => y_cnt[6].ENA
blank => y_cnt[7].ENA
blank => y_cnt[8].ENA
blank => y_cnt[9].ENA
blank => y_cnt[10].ENA
blank => y_cnt[11].ENA
blank => x_cnt[0].ENA
blank => x_cnt[1].ENA
blank => x_cnt[2].ENA
blank => x_cnt[3].ENA
blank => x_cnt[4].ENA
blank => x_cnt[5].ENA
blank => x_cnt[6].ENA
blank => x_cnt[7].ENA
blank => x_cnt[8].ENA
blank => x_cnt[9].ENA
blank => x_cnt[10].ENA
blank => x_cnt[11].ENA
blank => out_data[0].ENA
blank => out_data[1].ENA
blank => out_data[2].ENA
blank => out_data[3].ENA
blank => out_data[4].ENA
blank => out_data[5].ENA
blank => out_data[6].ENA
blank => out_data[7].ENA
blank => R[5].ENA
blank => R[6].ENA
blank => R[7].ENA
blank => G[6].ENA
blank => G[7].ENA
blank => B[5].ENA
blank => B[6].ENA
blank => B[7].ENA
blank => palit_adr[0].ENA
blank => palit_adr[1].ENA
blank => palit_adr[2].ENA
blank => palit_adr[3].ENA
blank => palit_adr[4].ENA
blank => palit_adr[5].ENA
blank => palit_adr[6].ENA
blank => palit_adr[7].ENA
blank => bmp_adress[0]~reg0.ENA
blank => bmp_adress[1]~reg0.ENA
blank => bmp_adress[2]~reg0.ENA
blank => bmp_adress[3]~reg0.ENA
blank => bmp_adress[4]~reg0.ENA
blank => bmp_adress[5]~reg0.ENA
blank => bmp_adress[6]~reg0.ENA
blank => bmp_adress[7]~reg0.ENA
blank => bmp_adress[8]~reg0.ENA
blank => bmp_adress[9]~reg0.ENA
blank => bmp_adress[10]~reg0.ENA
blank => bmp_adress[11]~reg0.ENA
blank => bmp_adress[12]~reg0.ENA
blank => bmp_adress[13]~reg0.ENA
blank => bmp_adress[14]~reg0.ENA
blank => delay[0].ENA
blank => delay[1].ENA
blank => delay[2].ENA
blank => delay[3].ENA
blank => delay[4].ENA
blank => delay[5].ENA
blank => delay[6].ENA
blank => delay[7].ENA
blank => delay[8].ENA
blank => delay[9].ENA
blank => oe~reg0.ENA
blank => adress[0]~reg0.ENA
blank => adress[1]~reg0.ENA
blank => adress[2]~reg0.ENA
blank => adress[3]~reg0.ENA
blank => adress[4]~reg0.ENA
blank => adress[5]~reg0.ENA
blank => adress[6]~reg0.ENA
blank => adress[7]~reg0.ENA
blank => adress[8]~reg0.ENA
blank => adress[9]~reg0.ENA
blank => adress[10]~reg0.ENA
blank => adress[11]~reg0.ENA
blank => adress[12]~reg0.ENA
blank => adress[13]~reg0.ENA
blank => adress[14]~reg0.ENA
blank => adress[15]~reg0.ENA
blank => adress[16]~reg0.ENA
blank => adress[17]~reg0.ENA
blank => adress[18]~reg0.ENA
blank => we~reg0.ENA
blank => cs~reg0.ENA
char_clock => ino.CLK
char_clock => y_cnt[0].CLK
char_clock => y_cnt[1].CLK
char_clock => y_cnt[2].CLK
char_clock => y_cnt[3].CLK
char_clock => y_cnt[4].CLK
char_clock => y_cnt[5].CLK
char_clock => y_cnt[6].CLK
char_clock => y_cnt[7].CLK
char_clock => y_cnt[8].CLK
char_clock => y_cnt[9].CLK
char_clock => y_cnt[10].CLK
char_clock => y_cnt[11].CLK
char_clock => x_cnt[0].CLK
char_clock => x_cnt[1].CLK
char_clock => x_cnt[2].CLK
char_clock => x_cnt[3].CLK
char_clock => x_cnt[4].CLK
char_clock => x_cnt[5].CLK
char_clock => x_cnt[6].CLK
char_clock => x_cnt[7].CLK
char_clock => x_cnt[8].CLK
char_clock => x_cnt[9].CLK
char_clock => x_cnt[10].CLK
char_clock => x_cnt[11].CLK
char_clock => out_data[0].CLK
char_clock => out_data[1].CLK
char_clock => out_data[2].CLK
char_clock => out_data[3].CLK
char_clock => out_data[4].CLK
char_clock => out_data[5].CLK
char_clock => out_data[6].CLK
char_clock => out_data[7].CLK
char_clock => R[5].CLK
char_clock => R[6].CLK
char_clock => R[7].CLK
char_clock => G[6].CLK
char_clock => G[7].CLK
char_clock => B[5].CLK
char_clock => B[6].CLK
char_clock => B[7].CLK
char_clock => palit_adr[0].CLK
char_clock => palit_adr[1].CLK
char_clock => palit_adr[2].CLK
char_clock => palit_adr[3].CLK
char_clock => palit_adr[4].CLK
char_clock => palit_adr[5].CLK
char_clock => palit_adr[6].CLK
char_clock => palit_adr[7].CLK
char_clock => bmp_adress[0]~reg0.CLK
char_clock => bmp_adress[1]~reg0.CLK
char_clock => bmp_adress[2]~reg0.CLK
char_clock => bmp_adress[3]~reg0.CLK
char_clock => bmp_adress[4]~reg0.CLK
char_clock => bmp_adress[5]~reg0.CLK
char_clock => bmp_adress[6]~reg0.CLK
char_clock => bmp_adress[7]~reg0.CLK
char_clock => bmp_adress[8]~reg0.CLK
char_clock => bmp_adress[9]~reg0.CLK
char_clock => bmp_adress[10]~reg0.CLK
char_clock => bmp_adress[11]~reg0.CLK
char_clock => bmp_adress[12]~reg0.CLK
char_clock => bmp_adress[13]~reg0.CLK
char_clock => bmp_adress[14]~reg0.CLK
char_clock => delay[0].CLK
char_clock => delay[1].CLK
char_clock => delay[2].CLK
char_clock => delay[3].CLK
char_clock => delay[4].CLK
char_clock => delay[5].CLK
char_clock => delay[6].CLK
char_clock => delay[7].CLK
char_clock => delay[8].CLK
char_clock => delay[9].CLK
char_clock => blue_out[0]~reg0.CLK
char_clock => blue_out[1]~reg0.CLK
char_clock => blue_out[2]~reg0.CLK
char_clock => blue_out[3]~reg0.CLK
char_clock => green_out[0]~reg0.CLK
char_clock => green_out[1]~reg0.CLK
char_clock => green_out[2]~reg0.CLK
char_clock => green_out[3]~reg0.CLK
char_clock => red_out[0]~reg0.CLK
char_clock => red_out[1]~reg0.CLK
char_clock => red_out[2]~reg0.CLK
char_clock => red_out[3]~reg0.CLK
char_clock => oe~reg0.CLK
char_clock => adress[0]~reg0.CLK
char_clock => adress[1]~reg0.CLK
char_clock => adress[2]~reg0.CLK
char_clock => adress[3]~reg0.CLK
char_clock => adress[4]~reg0.CLK
char_clock => adress[5]~reg0.CLK
char_clock => adress[6]~reg0.CLK
char_clock => adress[7]~reg0.CLK
char_clock => adress[8]~reg0.CLK
char_clock => adress[9]~reg0.CLK
char_clock => adress[10]~reg0.CLK
char_clock => adress[11]~reg0.CLK
char_clock => adress[12]~reg0.CLK
char_clock => adress[13]~reg0.CLK
char_clock => adress[14]~reg0.CLK
char_clock => adress[15]~reg0.CLK
char_clock => adress[16]~reg0.CLK
char_clock => adress[17]~reg0.CLK
char_clock => adress[18]~reg0.CLK
char_clock => we~reg0.CLK
char_clock => cs~reg0.CLK
char_clock => r_state~8.DATAIN
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <> data[0]
data[1] <> data[1]
data[2] <> data[2]
data[3] <> data[3]
data[4] <> data[4]
data[5] <> data[5]
data[6] <> data[6]
data[7] <> data[7]
adress[0] <= adress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[1] <= adress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[2] <= adress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[3] <= adress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[4] <= adress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[5] <= adress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[6] <= adress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[7] <= adress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[8] <= adress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[9] <= adress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[10] <= adress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[11] <= adress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[12] <= adress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[13] <= adress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[14] <= adress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[15] <= adress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[16] <= adress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[17] <= adress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress[18] <= adress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs <= cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
we <= we~reg0.DB_MAX_OUTPUT_PORT_TYPE
oe <= oe~reg0.DB_MAX_OUTPUT_PORT_TYPE
bmp_data[0] => palit_adr.DATAB
bmp_data[1] => palit_adr.DATAB
bmp_data[2] => palit_adr.DATAB
bmp_data[3] => palit_adr.DATAB
bmp_data[4] => palit_adr.DATAB
bmp_data[5] => palit_adr.DATAB
bmp_data[5] => R.DATAB
bmp_data[5] => B.DATAB
bmp_data[6] => palit_adr.DATAB
bmp_data[6] => R.DATAB
bmp_data[6] => G.DATAB
bmp_data[6] => B.DATAB
bmp_data[7] => palit_adr.DATAB
bmp_data[7] => R.DATAB
bmp_data[7] => G.DATAB
bmp_data[7] => B.DATAB
bmp_adress[0] <= bmp_adress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bmp_adress[1] <= bmp_adress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bmp_adress[2] <= bmp_adress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bmp_adress[3] <= bmp_adress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bmp_adress[4] <= bmp_adress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bmp_adress[5] <= bmp_adress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bmp_adress[6] <= bmp_adress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bmp_adress[7] <= bmp_adress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bmp_adress[8] <= bmp_adress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bmp_adress[9] <= bmp_adress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bmp_adress[10] <= bmp_adress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bmp_adress[11] <= bmp_adress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bmp_adress[12] <= bmp_adress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bmp_adress[13] <= bmp_adress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bmp_adress[14] <= bmp_adress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test_hardware|memory_on_board:inst15
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|test_hardware|memory_on_board:inst15|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pt91:auto_generated.address_a[0]
address_a[1] => altsyncram_pt91:auto_generated.address_a[1]
address_a[2] => altsyncram_pt91:auto_generated.address_a[2]
address_a[3] => altsyncram_pt91:auto_generated.address_a[3]
address_a[4] => altsyncram_pt91:auto_generated.address_a[4]
address_a[5] => altsyncram_pt91:auto_generated.address_a[5]
address_a[6] => altsyncram_pt91:auto_generated.address_a[6]
address_a[7] => altsyncram_pt91:auto_generated.address_a[7]
address_a[8] => altsyncram_pt91:auto_generated.address_a[8]
address_a[9] => altsyncram_pt91:auto_generated.address_a[9]
address_a[10] => altsyncram_pt91:auto_generated.address_a[10]
address_a[11] => altsyncram_pt91:auto_generated.address_a[11]
address_a[12] => altsyncram_pt91:auto_generated.address_a[12]
address_a[13] => altsyncram_pt91:auto_generated.address_a[13]
address_a[14] => altsyncram_pt91:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_pt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_pt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_pt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_pt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_pt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_pt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_pt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|test_hardware|memory_on_board:inst15|altsyncram:altsyncram_component|altsyncram_pt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_f8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_f8a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_6nb:mux2.result[0]
q_a[1] <= mux_6nb:mux2.result[1]
q_a[2] <= mux_6nb:mux2.result[2]
q_a[3] <= mux_6nb:mux2.result[3]
q_a[4] <= mux_6nb:mux2.result[4]
q_a[5] <= mux_6nb:mux2.result[5]
q_a[6] <= mux_6nb:mux2.result[6]
q_a[7] <= mux_6nb:mux2.result[7]


|test_hardware|memory_on_board:inst15|altsyncram:altsyncram_component|altsyncram_pt91:auto_generated|decode_f8a:rden_decode
data[0] => w_anode142w[1].IN0
data[0] => w_anode156w[1].IN1
data[0] => w_anode165w[1].IN0
data[0] => w_anode174w[1].IN1
data[1] => w_anode142w[2].IN0
data[1] => w_anode156w[2].IN0
data[1] => w_anode165w[2].IN1
data[1] => w_anode174w[2].IN1
eq[0] <= w_anode142w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode156w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode165w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode174w[2].DB_MAX_OUTPUT_PORT_TYPE


|test_hardware|memory_on_board:inst15|altsyncram:altsyncram_component|altsyncram_pt91:auto_generated|mux_6nb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


