{
  "module_name": "axis-fifo.txt",
  "hash_id": "610a81cbb674aded093b65e017ccf8b8bfcba1aa7b7d88c700c7b4b2c94f40e0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/axis-fifo/axis-fifo.txt",
  "human_readable_source": "Xilinx AXI-Stream FIFO v4.1 IP core\n\nThis IP core has read and write AXI-Stream FIFOs, the contents of which can\nbe accessed from the AXI4 memory-mapped interface. This is useful for\ntransferring data from a processor into the FPGA fabric. The driver creates\na character device that can be read/written to with standard\nopen/read/write/close.\n\nSee Xilinx PG080 document for IP details.\n\nCurrently supports only store-forward mode with a 32-bit\nAXI4-Lite interface. DOES NOT support:\n\t- cut-through mode\n\t- AXI4 (non-lite)\n\nRequired properties:\n- compatible: Should be \"xlnx,axi-fifo-mm-s-4.1\"\n- interrupt-names: Should be \"interrupt\"\n- interrupt-parent: Should be <&intc>\n- interrupts: Should contain interrupts lines.\n- reg: Should contain registers location and length.\n- xlnx,axi-str-rxd-protocol: Should be \"XIL_AXI_STREAM_ETH_DATA\"\n- xlnx,axi-str-rxd-tdata-width: Should be <0x20>\n- xlnx,axi-str-txc-protocol: Should be \"XIL_AXI_STREAM_ETH_CTRL\"\n- xlnx,axi-str-txc-tdata-width: Should be <0x20>\n- xlnx,axi-str-txd-protocol: Should be \"XIL_AXI_STREAM_ETH_DATA\"\n- xlnx,axi-str-txd-tdata-width: Should be <0x20>\n- xlnx,axis-tdest-width: AXI-Stream TDEST width (ignored by the driver)\n- xlnx,axis-tid-width: AXI-Stream TID width (ignored by the driver)\n- xlnx,axis-tuser-width: AXI-Stream TUSER width (ignored by the driver)\n- xlnx,data-interface-type: Should be <0x0> (ignored by the driver)\n- xlnx,has-axis-tdest: Should be <0x0> (this feature isn't supported)\n- xlnx,has-axis-tid: Should be <0x0> (this feature isn't supported)\n- xlnx,has-axis-tkeep: Should be <0x0> (this feature isn't supported)\n- xlnx,has-axis-tstrb: Should be <0x0> (this feature isn't supported)\n- xlnx,has-axis-tuser: Should be <0x0> (this feature isn't supported)\n- xlnx,rx-fifo-depth: Depth of RX FIFO in words\n- xlnx,rx-fifo-pe-threshold: RX programmable empty interrupt threshold\n\t(ignored by the driver)\n- xlnx,rx-fifo-pf-threshold: RX programmable full interrupt threshold\n\t(ignored by the driver)\n- xlnx,s-axi-id-width: Should be <0x4> (ignored by the driver)\n- xlnx,s-axi4-data-width: Should be <0x20> (ignored by the driver)\n- xlnx,select-xpm: Should be <0x0> (ignored by the driver)\n- xlnx,tx-fifo-depth: Depth of TX FIFO in words\n- xlnx,tx-fifo-pe-threshold: TX programmable empty interrupt threshold\n\t(ignored by the driver)\n- xlnx,tx-fifo-pf-threshold: TX programmable full interrupt threshold\n\t(ignored by the driver)\n- xlnx,use-rx-cut-through: Should be <0x0> (this feature isn't supported)\n- xlnx,use-rx-data: <0x1> if RX FIFO is enabled, <0x0> otherwise\n- xlnx,use-tx-ctrl: Should be <0x0> (this feature isn't supported)\n- xlnx,use-tx-cut-through: Should be <0x0> (this feature isn't supported)\n- xlnx,use-tx-data: <0x1> if TX FIFO is enabled, <0x0> otherwise\n\nExample:\n\naxi_fifo_mm_s_0: axi_fifo_mm_s@43c00000 {\n\tcompatible = \"xlnx,axi-fifo-mm-s-4.1\";\n\tinterrupt-names = \"interrupt\";\n\tinterrupt-parent = <&intc>;\n\tinterrupts = <0 29 4>;\n\treg = <0x43c00000 0x10000>;\n\txlnx,axi-str-rxd-protocol = \"XIL_AXI_STREAM_ETH_DATA\";\n\txlnx,axi-str-rxd-tdata-width = <0x20>;\n\txlnx,axi-str-txc-protocol = \"XIL_AXI_STREAM_ETH_CTRL\";\n\txlnx,axi-str-txc-tdata-width = <0x20>;\n\txlnx,axi-str-txd-protocol = \"XIL_AXI_STREAM_ETH_DATA\";\n\txlnx,axi-str-txd-tdata-width = <0x20>;\n\txlnx,axis-tdest-width = <0x4>;\n\txlnx,axis-tid-width = <0x4>;\n\txlnx,axis-tuser-width = <0x4>;\n\txlnx,data-interface-type = <0x0>;\n\txlnx,has-axis-tdest = <0x0>;\n\txlnx,has-axis-tid = <0x0>;\n\txlnx,has-axis-tkeep = <0x0>;\n\txlnx,has-axis-tstrb = <0x0>;\n\txlnx,has-axis-tuser = <0x0>;\n\txlnx,rx-fifo-depth = <0x200>;\n\txlnx,rx-fifo-pe-threshold = <0x2>;\n\txlnx,rx-fifo-pf-threshold = <0x1fb>;\n\txlnx,s-axi-id-width = <0x4>;\n\txlnx,s-axi4-data-width = <0x20>;\n\txlnx,select-xpm = <0x0>;\n\txlnx,tx-fifo-depth = <0x8000>;\n\txlnx,tx-fifo-pe-threshold = <0x200>;\n\txlnx,tx-fifo-pf-threshold = <0x7ffb>;\n\txlnx,use-rx-cut-through = <0x0>;\n\txlnx,use-rx-data = <0x0>;\n\txlnx,use-tx-ctrl = <0x0>;\n\txlnx,use-tx-cut-through = <0x0>;\n\txlnx,use-tx-data = <0x1>;\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}