#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Thu Jun 13 21:07:02 2024
# Process ID: 363671
# Current directory: /home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.runs/impl_1
# Command line: vivado -log program_loader_processor_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source program_loader_processor_test.tcl -notrace
# Log file: /home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.runs/impl_1/program_loader_processor_test.vdi
# Journal file: /home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.runs/impl_1/vivado.jou
# Running On: BSERVER05, OS: Linux, CPU Frequency: 3799.999 MHz, CPU Physical cores: 6, Host memory: 33561 MB
#-----------------------------------------------------------
source program_loader_processor_test.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1320.965 ; gain = 0.023 ; free physical = 2489 ; free virtual = 51835
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/y4/P1/applications02/vivado/arm_processor_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/y4/P1/applications02/vivado/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'Arm.com:user:DAPLink_to_Arty_shield:1.0'. The one found in IP location '/media/y4/P1/applications02/vivado/arm_processor_ip/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/vivado/Arm_ipi_repository/DAPLink_to_Arty_shield' will take precedence over the same IP in location /media/y4/P1/applications02/vivado/arm_processor_ip/AT472-r0p1-00rel0-1/AT472-BU-98000-r0p1-00rel0/vivado/Arm_ipi_repository/DAPLink_to_Arty_shield
Command: link_design -top program_loader_processor_test -part xc7s25csga225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga225-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1607.059 ; gain = 0.000 ; free physical = 2206 ; free virtual = 51551
INFO: [Netlist 29-17] Analyzing 676 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'program_loader_processor_test' is not ideal for floorplanning, since the cellview 'memory_controller' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc]
Finished Parsing XDC File [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.727 ; gain = 0.000 ; free physical = 2110 ; free virtual = 51464
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1872.344 ; gain = 20.617 ; free physical = 2058 ; free virtual = 51411

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10ca444b3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2274.133 ; gain = 401.789 ; free physical = 1213 ; free virtual = 50698

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 10ca444b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2584.969 ; gain = 0.000 ; free physical = 766 ; free virtual = 50325

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 10ca444b3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2584.969 ; gain = 0.000 ; free physical = 764 ; free virtual = 50323
Phase 1 Initialization | Checksum: 10ca444b3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2584.969 ; gain = 0.000 ; free physical = 763 ; free virtual = 50323

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 10ca444b3

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2584.969 ; gain = 0.000 ; free physical = 755 ; free virtual = 50322

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 10ca444b3

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2584.969 ; gain = 0.000 ; free physical = 753 ; free virtual = 50320
Phase 2 Timer Update And Timing Data Collection | Checksum: 10ca444b3

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2584.969 ; gain = 0.000 ; free physical = 752 ; free virtual = 50319

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 18 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 8979b6ea

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2584.969 ; gain = 0.000 ; free physical = 751 ; free virtual = 50321
Retarget | Checksum: 8979b6ea
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 8979b6ea

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2584.969 ; gain = 0.000 ; free physical = 748 ; free virtual = 50320
Constant propagation | Checksum: 8979b6ea
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 11779b1fd

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2584.969 ; gain = 0.000 ; free physical = 729 ; free virtual = 50303
Sweep | Checksum: 11779b1fd
INFO: [Opt 31-389] Phase Sweep created 7 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 11779b1fd

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2616.984 ; gain = 32.016 ; free physical = 728 ; free virtual = 50303
BUFG optimization | Checksum: 11779b1fd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 11779b1fd

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2616.984 ; gain = 32.016 ; free physical = 728 ; free virtual = 50303
Shift Register Optimization | Checksum: 11779b1fd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 9c722506

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2616.984 ; gain = 32.016 ; free physical = 728 ; free virtual = 50304
Post Processing Netlist | Checksum: 9c722506
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: dbb7631b

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2616.984 ; gain = 32.016 ; free physical = 724 ; free virtual = 50303

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2616.984 ; gain = 0.000 ; free physical = 724 ; free virtual = 50303
Phase 9.2 Verifying Netlist Connectivity | Checksum: dbb7631b

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2616.984 ; gain = 32.016 ; free physical = 724 ; free virtual = 50303
Phase 9 Finalization | Checksum: dbb7631b

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2616.984 ; gain = 32.016 ; free physical = 724 ; free virtual = 50303
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               7  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: dbb7631b

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2616.984 ; gain = 32.016 ; free physical = 724 ; free virtual = 50303
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2616.984 ; gain = 0.000 ; free physical = 724 ; free virtual = 50304

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: dbb7631b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2616.984 ; gain = 0.000 ; free physical = 739 ; free virtual = 50320

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: dbb7631b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2616.984 ; gain = 0.000 ; free physical = 739 ; free virtual = 50320

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2616.984 ; gain = 0.000 ; free physical = 739 ; free virtual = 50320
Ending Netlist Obfuscation Task | Checksum: dbb7631b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2616.984 ; gain = 0.000 ; free physical = 739 ; free virtual = 50320
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2616.984 ; gain = 765.258 ; free physical = 739 ; free virtual = 50320
INFO: [runtcl-4] Executing : report_drc -file program_loader_processor_test_drc_opted.rpt -pb program_loader_processor_test_drc_opted.pb -rpx program_loader_processor_test_drc_opted.rpx
Command: report_drc -file program_loader_processor_test_drc_opted.rpt -pb program_loader_processor_test_drc_opted.pb -rpx program_loader_processor_test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.runs/impl_1/program_loader_processor_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 685 ; free virtual = 50298
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 685 ; free virtual = 50298
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 685 ; free virtual = 50298
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 682 ; free virtual = 50297
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 682 ; free virtual = 50297
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 682 ; free virtual = 50297
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 682 ; free virtual = 50297
INFO: [Common 17-1381] The checkpoint '/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.runs/impl_1/program_loader_processor_test_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 623 ; free virtual = 50279
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7f5a9e8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 624 ; free virtual = 50280
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 624 ; free virtual = 50280

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 105023fda

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 586 ; free virtual = 50252

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f59352b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 541 ; free virtual = 50218

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f59352b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 553 ; free virtual = 50229
Phase 1 Placer Initialization | Checksum: 1f59352b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 550 ; free virtual = 50226

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1545df8eb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 545 ; free virtual = 50231

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 20019a224

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 538 ; free virtual = 50229

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 20019a224

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 538 ; free virtual = 50229

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 12b4777da

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 580 ; free virtual = 50020

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 103 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 27 nets or LUTs. Breaked 0 LUT, combined 27 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 543 ; free virtual = 50003

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             27  |                    27  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             27  |                    27  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1856f3048

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 656 ; free virtual = 49991
Phase 2.4 Global Placement Core | Checksum: 2232d4644

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 603 ; free virtual = 49958
Phase 2 Global Placement | Checksum: 2232d4644

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 603 ; free virtual = 49958

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22383be42

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 590 ; free virtual = 49955

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1719ee56f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 573 ; free virtual = 49946

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 107f5ef68

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 570 ; free virtual = 49946

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 124d858a9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 569 ; free virtual = 49945

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1aa2ce94f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 552 ; free virtual = 49856

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 136e78310

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 535 ; free virtual = 49845

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1124599c9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 534 ; free virtual = 49845
Phase 3 Detail Placement | Checksum: 1124599c9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 532 ; free virtual = 49844

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 80f4d5ec

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=54.024 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 77a94c72

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 542 ; free virtual = 49887
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 77a94c72

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 544 ; free virtual = 49890
Phase 4.1.1.1 BUFG Insertion | Checksum: 80f4d5ec

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 549 ; free virtual = 49896

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=54.024. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: ca37a693

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 594 ; free virtual = 49942

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 599 ; free virtual = 49947
Phase 4.1 Post Commit Optimization | Checksum: ca37a693

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 734 ; free virtual = 50083

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ca37a693

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 837 ; free virtual = 50186

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ca37a693

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 837 ; free virtual = 50187
Phase 4.3 Placer Reporting | Checksum: ca37a693

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 836 ; free virtual = 50187

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 836 ; free virtual = 50187

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 836 ; free virtual = 50187
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13d79f224

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 836 ; free virtual = 50187
Ending Placer Task | Checksum: 8e8ed375

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 836 ; free virtual = 50187
64 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 836 ; free virtual = 50187
INFO: [runtcl-4] Executing : report_io -file program_loader_processor_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 862 ; free virtual = 50218
INFO: [runtcl-4] Executing : report_utilization -file program_loader_processor_test_utilization_placed.rpt -pb program_loader_processor_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file program_loader_processor_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 855 ; free virtual = 50221
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 853 ; free virtual = 50221
Wrote PlaceDB: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 832 ; free virtual = 50216
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 832 ; free virtual = 50216
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 831 ; free virtual = 50216
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 831 ; free virtual = 50217
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 830 ; free virtual = 50217
Write Physdb Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 830 ; free virtual = 50217
INFO: [Common 17-1381] The checkpoint '/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.runs/impl_1/program_loader_processor_test_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 780 ; free virtual = 50186
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 772 ; free virtual = 50180
Wrote PlaceDB: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 751 ; free virtual = 50175
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 751 ; free virtual = 50175
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 751 ; free virtual = 50175
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 750 ; free virtual = 50175
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 749 ; free virtual = 50175
Write Physdb Complete: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2681.016 ; gain = 0.000 ; free physical = 749 ; free virtual = 50175
INFO: [Common 17-1381] The checkpoint '/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.runs/impl_1/program_loader_processor_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7cbe01e ConstDB: 0 ShapeSum: 86c2f357 RouteDB: 0
Post Restoration Checksum: NetGraph: 56cc1a8 | NumContArr: f05783f7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 27b163ad9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2719.410 ; gain = 17.992 ; free physical = 582 ; free virtual = 50064

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27b163ad9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2719.410 ; gain = 17.992 ; free physical = 620 ; free virtual = 50066

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 27b163ad9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2719.410 ; gain = 17.992 ; free physical = 622 ; free virtual = 50067
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2dda98655

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2728.410 ; gain = 26.992 ; free physical = 592 ; free virtual = 50076
INFO: [Route 35-416] Intermediate Timing Summary | WNS=55.328 | TNS=0.000  | WHS=-0.113 | THS=-2.633 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.663031 %
  Global Horizontal Routing Utilization  = 0.766254 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3205
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1072
  Number of Partially Routed Nets     = 2133
  Number of Node Overlaps             = 2473

Phase 2 Router Initialization | Checksum: 2489f3d03

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2734.410 ; gain = 32.992 ; free physical = 579 ; free virtual = 50068

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2489f3d03

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2734.410 ; gain = 32.992 ; free physical = 579 ; free virtual = 50068

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 238cd765f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2738.410 ; gain = 36.992 ; free physical = 570 ; free virtual = 50066
Phase 3 Initial Routing | Checksum: 238cd765f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2738.410 ; gain = 36.992 ; free physical = 570 ; free virtual = 50066

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 537
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=46.716 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2cad6530e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2738.410 ; gain = 36.992 ; free physical = 505 ; free virtual = 50054

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=46.716 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18e01f028

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2738.410 ; gain = 36.992 ; free physical = 644 ; free virtual = 50062
Phase 4 Rip-up And Reroute | Checksum: 18e01f028

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2738.410 ; gain = 36.992 ; free physical = 643 ; free virtual = 50062

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18e01f028

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2738.410 ; gain = 36.992 ; free physical = 639 ; free virtual = 50062
INFO: [Route 35-416] Intermediate Timing Summary | WNS=46.795 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 18e01f028

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2738.410 ; gain = 36.992 ; free physical = 639 ; free virtual = 50061

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18e01f028

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2738.410 ; gain = 36.992 ; free physical = 638 ; free virtual = 50061
Phase 5 Delay and Skew Optimization | Checksum: 18e01f028

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2738.410 ; gain = 36.992 ; free physical = 638 ; free virtual = 50061

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2552a6e7d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2738.410 ; gain = 36.992 ; free physical = 627 ; free virtual = 50059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=46.795 | TNS=0.000  | WHS=0.138  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 266a68272

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2738.410 ; gain = 36.992 ; free physical = 627 ; free virtual = 50057
Phase 6 Post Hold Fix | Checksum: 266a68272

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2738.410 ; gain = 36.992 ; free physical = 627 ; free virtual = 50057

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.83689 %
  Global Horizontal Routing Utilization  = 3.39783 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 266a68272

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2738.410 ; gain = 36.992 ; free physical = 627 ; free virtual = 50057

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 266a68272

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2740.410 ; gain = 38.992 ; free physical = 624 ; free virtual = 50055

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2d6e429eb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2740.410 ; gain = 38.992 ; free physical = 617 ; free virtual = 50054

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=46.795 | TNS=0.000  | WHS=0.138  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2d6e429eb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2740.410 ; gain = 38.992 ; free physical = 614 ; free virtual = 50055
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 192eee013

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2740.410 ; gain = 38.992 ; free physical = 612 ; free virtual = 50055
Ending Routing Task | Checksum: 192eee013

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2740.410 ; gain = 38.992 ; free physical = 610 ; free virtual = 50056

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2740.410 ; gain = 59.395 ; free physical = 609 ; free virtual = 50056
INFO: [runtcl-4] Executing : report_drc -file program_loader_processor_test_drc_routed.rpt -pb program_loader_processor_test_drc_routed.pb -rpx program_loader_processor_test_drc_routed.rpx
Command: report_drc -file program_loader_processor_test_drc_routed.rpt -pb program_loader_processor_test_drc_routed.pb -rpx program_loader_processor_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.runs/impl_1/program_loader_processor_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file program_loader_processor_test_methodology_drc_routed.rpt -pb program_loader_processor_test_methodology_drc_routed.pb -rpx program_loader_processor_test_methodology_drc_routed.rpx
Command: report_methodology -file program_loader_processor_test_methodology_drc_routed.rpt -pb program_loader_processor_test_methodology_drc_routed.pb -rpx program_loader_processor_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.runs/impl_1/program_loader_processor_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file program_loader_processor_test_power_routed.rpt -pb program_loader_processor_test_power_summary_routed.pb -rpx program_loader_processor_test_power_routed.rpx
Command: report_power -file program_loader_processor_test_power_routed.rpt -pb program_loader_processor_test_power_summary_routed.pb -rpx program_loader_processor_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file program_loader_processor_test_route_status.rpt -pb program_loader_processor_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file program_loader_processor_test_timing_summary_routed.rpt -pb program_loader_processor_test_timing_summary_routed.pb -rpx program_loader_processor_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file program_loader_processor_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file program_loader_processor_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file program_loader_processor_test_bus_skew_routed.rpt -pb program_loader_processor_test_bus_skew_routed.pb -rpx program_loader_processor_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2851.133 ; gain = 0.000 ; free physical = 571 ; free virtual = 50033
Wrote PlaceDB: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2851.133 ; gain = 0.000 ; free physical = 555 ; free virtual = 50034
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.133 ; gain = 0.000 ; free physical = 555 ; free virtual = 50034
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2851.133 ; gain = 0.000 ; free physical = 553 ; free virtual = 50035
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.133 ; gain = 0.000 ; free physical = 552 ; free virtual = 50036
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2851.133 ; gain = 0.000 ; free physical = 551 ; free virtual = 50036
Write Physdb Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2851.133 ; gain = 0.000 ; free physical = 551 ; free virtual = 50036
INFO: [Common 17-1381] The checkpoint '/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.runs/impl_1/program_loader_processor_test_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 21:07:52 2024...
