Analysis & Synthesis report for placar
Mon Apr 04 11:12:57 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Port Connectivity Checks: "somador7bts:soma|somador1bt:r7"
  7. Port Connectivity Checks: "somador7bts:soma|somador1bt:r6"
  8. Port Connectivity Checks: "somador7bts:soma|somador1bt:r5"
  9. Port Connectivity Checks: "somador7bts:soma|somador1bt:r4"
 10. Port Connectivity Checks: "somador7bts:soma|somador1bt:r3"
 11. Port Connectivity Checks: "somador7bts:soma"
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Apr 04 11:12:57 2022           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; placar                                      ;
; Top-level Entity Name       ; Entradas_soma                               ;
; Family                      ; MAX II                                      ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EPM570T100C5       ;                    ;
; Top-level entity name                                            ; Entradas_soma      ; placar             ;
; Family name                                                      ; MAX II             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                           ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------+---------+
; somador1bt.v                     ; yes             ; User Verilog HDL File  ; C:/Users/silas/Documents/Quartus/PBL01/somador1bt.v    ;         ;
; somador7bts.v                    ; yes             ; User Verilog HDL File  ; C:/Users/silas/Documents/Quartus/PBL01/somador7bts.v   ;         ;
; btnsEntrada.v                    ; yes             ; User Verilog HDL File  ; C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v   ;         ;
; Entradas_soma.v                  ; yes             ; User Verilog HDL File  ; C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "somador7bts:soma|somador1bt:r7"                                                                                                                                                    ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "somador7bts:soma|somador1bt:r6"                                                                                                                                                    ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "somador7bts:soma|somador1bt:r5"                                                                                                                                                    ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "somador7bts:soma|somador1bt:r4"                                                                                                                                                    ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "somador7bts:soma|somador1bt:r3"                                                                                                                                                    ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "somador7bts:soma"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Apr 04 11:12:48 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off placar -c placar
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file somador1bt.v
    Info (12023): Found entity 1: somador1bt File: C:/Users/silas/Documents/Quartus/PBL01/somador1bt.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file somador7bts.v
    Info (12023): Found entity 1: somador7bts File: C:/Users/silas/Documents/Quartus/PBL01/somador7bts.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file btnsentrada.v
    Info (12023): Found entity 1: btnsEntrada File: C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file entradas_soma.v
    Info (12023): Found entity 1: Entradas_soma File: C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at somador7bts.v(13): created implicit net for "cin" File: C:/Users/silas/Documents/Quartus/PBL01/somador7bts.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at btnsEntrada.v(15): created implicit net for "t4" File: C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at Entradas_soma.v(9): created implicit net for "Cout" File: C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v Line: 9
Info (12127): Elaborating entity "Entradas_soma" for the top level hierarchy
Info (12128): Elaborating entity "btnsEntrada" for hierarchy "btnsEntrada:entradas" File: C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v Line: 8
Warning (10030): Net "t4" at btnsEntrada.v(15) has no driver or initial value, using a default initial value '0' File: C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v Line: 15
Info (12128): Elaborating entity "somador7bts" for hierarchy "somador7bts:soma" File: C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v Line: 9
Info (12128): Elaborating entity "somador1bt" for hierarchy "somador7bts:soma|somador1bt:r1" File: C:/Users/silas/Documents/Quartus/PBL01/somador7bts.v Line: 13
Error (12014): Net "Nbtoes[1]", which fans out to "somador7bts:soma|B[1]", cannot be assigned more than one value File: C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v Line: 4
    Error (12015): Net is fed by "btnsEntrada:entradas|N[1]" File: C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v Line: 3
    Error (12015): Net is fed by "Nbtoes[1]" File: C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v Line: 4
Error (12014): Net "Nbtoes[0]", which fans out to "somador7bts:soma|B[0]", cannot be assigned more than one value File: C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v Line: 4
    Error (12015): Net is fed by "btnsEntrada:entradas|N[0]" File: C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v Line: 3
    Error (12015): Net is fed by "Nbtoes[0]" File: C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v Line: 4
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 6 warnings
    Error: Peak virtual memory: 4692 megabytes
    Error: Processing ended: Mon Apr 04 11:12:57 2022
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:20


