
---------- Begin Simulation Statistics ----------
final_tick                               190035590500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 790440                       # Simulator instruction rate (inst/s)
host_mem_usage                                 875140                       # Number of bytes of host memory used
host_op_rate                                  1456087                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   126.51                       # Real time elapsed on the host
host_tick_rate                             1502116781                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184212218                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.190036                       # Number of seconds simulated
sim_ticks                                190035590500                       # Number of ticks simulated
system.cpu.Branches                          21138365                       # Number of branches fetched
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184212218                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        380071181                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  380071181                       # Number of busy cycles
system.cpu.num_cc_register_reads            110470900                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            56278691                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     17377044                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                4198252                       # Number of float alu accesses
system.cpu.num_fp_insts                       4198252                       # number of float instructions
system.cpu.num_fp_register_reads              4465556                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2555554                       # number of times the floating registers were written
system.cpu.num_func_calls                     1777727                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             181168224                       # Number of integer alu accesses
system.cpu.num_int_insts                    181168224                       # number of integer instructions
system.cpu.num_int_register_reads           359599209                       # number of times the integer registers were read
system.cpu.num_int_register_writes          144214147                       # number of times the integer registers were written
system.cpu.num_load_insts                    23270941                       # Number of load instructions
system.cpu.num_mem_refs                      38707146                       # number of memory refs
system.cpu.num_store_insts                   15436205                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               1407926      0.76%      0.76% # Class of executed instruction
system.cpu.op_class::IntAlu                 141803021     76.98%     77.74% # Class of executed instruction
system.cpu.op_class::IntMult                   451603      0.25%     77.99% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     77.99% # Class of executed instruction
system.cpu.op_class::FloatAdd                  465164      0.25%     78.24% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::SimdAlu                    95520      0.05%     78.29% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     78.29% # Class of executed instruction
system.cpu.op_class::SimdCvt                   215010      0.12%     78.41% # Class of executed instruction
system.cpu.op_class::SimdMisc                 1068136      0.58%     78.99% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::MemRead                 22624662     12.28%     91.27% # Class of executed instruction
system.cpu.op_class::MemWrite                14008515      7.60%     98.87% # Class of executed instruction
system.cpu.op_class::FloatMemRead              646279      0.35%     99.22% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            1427690      0.78%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  184213554                       # Class of executed instruction
system.cpu.workload.numSyscalls                    93                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        148022                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       158046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       321217                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     38576096                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         38576096                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     38576096                       # number of overall hits
system.cpu.dcache.overall_hits::total        38576096                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       162121                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         162121                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       162121                       # number of overall misses
system.cpu.dcache.overall_misses::total        162121                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11649570000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11649570000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11649570000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11649570000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     38738217                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     38738217                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     38738217                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     38738217                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004185                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004185                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004185                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004185                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71857.254767                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71857.254767                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71857.254767                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71857.254767                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       155048                       # number of writebacks
system.cpu.dcache.writebacks::total            155048                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       162121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       162121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       162121                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       162121                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11487449000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11487449000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11487449000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11487449000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004185                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004185                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004185                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004185                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70857.254767                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70857.254767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70857.254767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70857.254767                       # average overall mshr miss latency
system.cpu.dcache.replacements                 158025                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     23278683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23278683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        24565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    898572000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    898572000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23303248                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23303248                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001054                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001054                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36579.360879                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36579.360879                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24565                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24565                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    874007000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    874007000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001054                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001054                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35579.360879                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35579.360879                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15297413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15297413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       137556                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       137556                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10750998000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10750998000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15434969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15434969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78157.245049                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78157.245049                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       137556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       137556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10613442000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10613442000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77157.245049                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77157.245049                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 190035590500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4078.196873                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            38738217                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            162121                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            238.946324                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4078.196873                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995654                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995654                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          598                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          227                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          77638555                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         77638555                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190035590500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    23303250                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15436210                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         21891                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2489                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 190035590500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 190035590500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190035590500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    139744651                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139744651                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139744651                       # number of overall hits
system.cpu.icache.overall_hits::total       139744651                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1050                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1050                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1050                       # number of overall misses
system.cpu.icache.overall_misses::total          1050                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     82106000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82106000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82106000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82106000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139745701                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139745701                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139745701                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139745701                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78196.190476                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78196.190476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78196.190476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78196.190476                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           21                       # number of writebacks
system.cpu.icache.writebacks::total                21                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1050                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1050                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1050                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1050                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     81056000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     81056000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     81056000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     81056000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77196.190476                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77196.190476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77196.190476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77196.190476                       # average overall mshr miss latency
system.cpu.icache.replacements                     21                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139744651                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139744651                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1050                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1050                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82106000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82106000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139745701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139745701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78196.190476                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78196.190476                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1050                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1050                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     81056000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     81056000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77196.190476                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77196.190476                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 190035590500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1024.473026                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139745701                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1050                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          133091.143810                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1024.473026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.250115                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.250115                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1029                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1029                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.251221                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         279492452                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        279492452                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190035590500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   139745701                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            51                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 190035590500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 190035590500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190035590500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 190035590500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data                15149                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15149                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data               15149                       # number of overall hits
system.l2.overall_hits::total                   15149                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1050                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             146972                       # number of demand (read+write) misses
system.l2.demand_misses::total                 148022                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1050                       # number of overall misses
system.l2.overall_misses::.cpu.data            146972                       # number of overall misses
system.l2.overall_misses::total                148022                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     79481000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11085203000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11164684000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     79481000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11085203000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11164684000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1050                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           162121                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               163171                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1050                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          162121                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              163171                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.906557                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907159                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.906557                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907159                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75696.190476                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75423.910677                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75425.842105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75696.190476                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75423.910677                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75425.842105                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        146972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            148022                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       146972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           148022                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     68981000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9615483000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9684464000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     68981000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9615483000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9684464000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.906557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907159                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.906557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907159                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65696.190476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65423.910677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65425.842105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65696.190476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65423.910677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65425.842105                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       155048                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           155048                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       155048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       155048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           21                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               21                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           21                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           21                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          137555                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              137555                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10407097500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10407097500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        137556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75657.718731                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75657.718731                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       137555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         137555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9031547500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9031547500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65657.718731                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65657.718731                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst         1050                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1050                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     79481000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     79481000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1050                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1050                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75696.190476                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75696.190476                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1050                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1050                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     68981000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68981000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65696.190476                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65696.190476                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    678105500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    678105500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.383350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.383350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 72008.654561                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72008.654561                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    583935500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    583935500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.383350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.383350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62008.654561                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 62008.654561                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 190035590500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 96932.279851                       # Cycle average of tags in use
system.l2.tags.total_refs                      321217                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    148022                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.170063                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1045.461474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     95886.818377                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.091445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.092442                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        148022                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4500                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       143022                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.141165                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    790456                       # Number of tag accesses
system.l2.tags.data_accesses                   790456                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190035590500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    146972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              344856                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      148022                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                    148022                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                148022                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  148022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4736704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     24.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  190033244500                       # Total gap between requests
system.mem_ctrls.avgGap                    1283817.57                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4703104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 176808.985683131817                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 24748543.089353572577                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1050                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       146972                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26136750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   3613686500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24892.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24587.58                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4703104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4736704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1050                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       146972                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         148022                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       176809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     24748543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         24925352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       176809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       176809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       176809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     24748543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        24925352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               148022                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         9513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         9476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         9044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         8926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         9222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9235                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         9186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         9349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         9220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               864410750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             740110000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3639823250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5839.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24589.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              118627                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        29394                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   322.286181                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   279.204529                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   203.250290                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1202      4.09%      4.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2012      6.84%     10.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        21432     72.91%     83.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          329      1.12%     84.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1183      4.02%     88.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          556      1.89%     90.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1457      4.96%     95.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          258      0.88%     96.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          965      3.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        29394                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               9473408                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               49.850704                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.39                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 190035590500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       104279700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        55422180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      528202920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15000903840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  36611270430                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  42143123520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   94443202590                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   496.976394                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 109233870750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6345560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  74456159750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       105600600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        56128050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      528674160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 15000903840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  36912273750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  41889647040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   94493227440                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   497.239634                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 108573338250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6345560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  75116692250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 190035590500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10467                       # Transaction distribution
system.membus.trans_dist::ReadExReq            137555                       # Transaction distribution
system.membus.trans_dist::ReadExResp           137555                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10467                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       296044                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       296044                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 296044                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4736704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4736704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4736704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            148022                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  148022    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              148022                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 190035590500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           153681000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          488156750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             25615                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       155048                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           21                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2977                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           137556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          137556                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1050                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24565                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2121                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       482267                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                484388                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        34272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10149408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10183680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           163171                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 163171    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             163171                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 190035590500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          238143000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1050000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         162121000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
