

================================================================
== Vitis HLS Report for 'face_detect'
================================================================
* Date:           Sun Jun 23 07:06:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detect
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.442 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                                       |                                                            |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                                Instance                               |                           Module                           |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202  |face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1  |   153610|   153610|  0.768 ms|  0.768 ms|  153610|  153610|       no|
        |grp_processImage_fu_213                                                |processImage                                                |        ?|        ?|         ?|         ?|       ?|       ?|       no|
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1      |        ?|        ?|         ?|          -|          -|    12|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    816|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |     1582|   31|   16843|  15796|    0|
|Memory           |       64|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    612|    -|
|Register         |        -|    -|    1167|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |     1646|   31|   18010|  17224|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      587|   14|      16|     32|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+------+------+-----+
    |                                Instance                               |                           Module                           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_16_full_dsp_1_U96                                    |dadd_64ns_64ns_64_16_full_dsp_1                             |        0|   3|  1112|  1110|    0|
    |grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202  |face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1  |        0|   3|   526|   426|    0|
    |fcmp_32ns_32ns_1_4_no_dsp_1_U94                                        |fcmp_32ns_32ns_1_4_no_dsp_1                                 |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_4_no_dsp_1_U95                                        |fcmp_32ns_32ns_1_4_no_dsp_1                                 |        0|   0|     0|     0|    0|
    |fdiv_32ns_32ns_32_30_no_dsp_1_U91                                      |fdiv_32ns_32ns_32_30_no_dsp_1                               |        0|   0|     0|     0|    0|
    |fdiv_32ns_32ns_32_30_no_dsp_1_U92                                      |fdiv_32ns_32ns_32_30_no_dsp_1                               |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U89                                      |fmul_32ns_32ns_32_8_max_dsp_1                               |        0|   3|   199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U90                                      |fmul_32ns_32ns_32_8_max_dsp_1                               |        0|   3|   199|   324|    0|
    |fpext_32ns_64_4_no_dsp_1_U93                                           |fpext_32ns_64_4_no_dsp_1                                    |        0|   0|     0|     0|    0|
    |lshr_137ns_32ns_137_7_1_U103                                           |lshr_137ns_32ns_137_7_1                                     |        0|   0|   538|   453|    0|
    |lshr_79ns_32ns_79_2_1_U97                                              |lshr_79ns_32ns_79_2_1                                       |        0|   0|   140|   121|    0|
    |lshr_79ns_32ns_79_2_1_U99                                              |lshr_79ns_32ns_79_2_1                                       |        0|   0|   140|   121|    0|
    |grp_processImage_fu_213                                                |processImage                                                |     1582|  19|  8605|  8746|    0|
    |sdiv_26ns_32ns_24_30_1_U102                                            |sdiv_26ns_32ns_24_30_1                                      |        0|   0|  2283|  1738|    0|
    |sdiv_27ns_32ns_27_31_1_U101                                            |sdiv_27ns_32ns_27_31_1                                      |        0|   0|  2283|  1738|    0|
    |shl_137ns_32ns_137_7_1_U104                                            |shl_137ns_32ns_137_7_1                                      |        0|   0|   538|   453|    0|
    |shl_79ns_32ns_79_2_1_U98                                               |shl_79ns_32ns_79_2_1                                        |        0|   0|   140|   121|    0|
    |shl_79ns_32ns_79_2_1_U100                                              |shl_79ns_32ns_79_2_1                                        |        0|   0|   140|   121|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                  |                                                            |     1582|  31| 16843| 15796|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |IMG1_data_U  |IMG1_data_RAM_AUTO_1R1W  |       64|  0|   0|    0|  76800|    8|     1|       614400|
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total        |                         |       64|  0|   0|    0|  76800|    8|     1|       614400|
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln317_1_fu_504_p2    |         +|   0|  0|  14|           9|           8|
    |add_ln317_fu_429_p2      |         +|   0|  0|  14|           9|           8|
    |add_ln486_fu_698_p2      |         +|   0|  0|  12|          12|          11|
    |x_ratio_fu_821_p2        |         +|   0|  0|  35|          28|           1|
    |y_ratio_fu_833_p2        |         +|   0|  0|  31|          24|           1|
    |result_12_fu_788_p2      |         -|   0|  0|  39|           1|          32|
    |result_15_fu_800_p2      |         -|   0|  0|  39|           1|          32|
    |result_fu_865_p2         |         -|   0|  0|  39|           1|          32|
    |sub_ln18_2_fu_443_p2     |         -|   0|  0|  15|           7|           8|
    |sub_ln18_3_fu_518_p2     |         -|   0|  0|  15|           7|           8|
    |sub_ln18_fu_712_p2       |         -|   0|  0|  12|          10|          11|
    |sub_ln357_fu_773_p2      |         -|   0|  0|  34|           1|          27|
    |sub_ln358_fu_782_p2      |         -|   0|  0|  31|           1|          24|
    |and_ln61_fu_664_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln92_1_fu_366_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln92_2_fu_406_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln92_fu_411_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln61_2_fu_654_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln61_fu_648_p2      |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln92_1_fu_354_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln92_2_fu_388_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln92_3_fu_394_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln92_fu_348_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln61_fu_660_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln92_1_fu_400_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln92_fu_360_p2        |        or|   0|  0|   2|           1|           1|
    |result_17_fu_870_p3      |    select|   0|  0|  32|           1|          32|
    |result_18_fu_793_p3      |    select|   0|  0|  32|           1|          32|
    |result_19_fu_805_p3      |    select|   0|  0|  32|           1|          32|
    |select_ln18_4_fu_453_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln18_6_fu_527_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln18_fu_722_p3    |    select|   0|  0|  12|           1|          12|
    |select_ln357_fu_812_p3   |    select|   0|  0|  27|           1|          27|
    |select_ln358_fu_828_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln61_fu_669_p3    |    select|   0|  0|  64|           1|          62|
    |val_2_fu_587_p3          |    select|   0|  0|  32|           1|          32|
    |val_3_fu_612_p3          |    select|   0|  0|  32|           1|          32|
    |val_fu_860_p3            |    select|   0|  0|  32|           1|          32|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 816|         223|         554|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |IMG1_data_address0   |   14|          3|   17|         51|
    |IMG1_data_ce0        |   14|          3|    1|          3|
    |IMG1_data_we0        |    9|          2|    1|          2|
    |ap_NS_fsm            |  377|         77|    1|         77|
    |factor_fu_182        |    9|          2|   32|         64|
    |grp_fu_278_ce        |    9|          2|    1|          2|
    |grp_fu_278_p0        |   14|          3|   32|         96|
    |grp_fu_278_p1        |   14|          3|   32|         96|
    |grp_fu_298_ce        |    9|          2|    1|          2|
    |grp_fu_298_p0        |   14|          3|   32|         96|
    |grp_fu_301_ce        |    9|          2|    1|          2|
    |grp_fu_301_opcode    |   20|          4|    5|         20|
    |grp_fu_301_p0        |   20|          4|   32|        128|
    |grp_fu_301_p1        |   20|          4|   32|        128|
    |grp_fu_312_ce        |    9|          2|    1|          2|
    |grp_fu_312_p0        |   14|          3|   64|        192|
    |grp_fu_312_p1        |   14|          3|   64|        192|
    |result_size          |   14|          3|   32|         96|
    |result_size1_fu_186  |    9|          2|   32|         64|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  612|        127|  413|       1313|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                        | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                           |  76|   0|   76|          0|
    |conv_i_reg_1062                                                                     |  64|   0|   64|          0|
    |dc_2_reg_904                                                                        |  32|   0|   32|          0|
    |dc_3_reg_910                                                                        |  32|   0|   32|          0|
    |dc_reg_1072                                                                         |  64|   0|   64|          0|
    |factor_1_reg_1042                                                                   |  32|   0|   32|          0|
    |factor_2_reg_899                                                                    |  32|   0|   32|          0|
    |factor_fu_182                                                                       |  32|   0|   32|          0|
    |grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202_ap_start_reg  |   1|   0|    1|          0|
    |grp_processImage_fu_213_ap_start_reg                                                |   1|   0|    1|          0|
    |icmp_ln61_2_reg_1052                                                                |   1|   0|    1|          0|
    |icmp_ln61_reg_1047                                                                  |   1|   0|    1|          0|
    |result_17_reg_1177                                                                  |  32|   0|   32|          0|
    |result_18_reg_1139                                                                  |  32|   0|   32|          0|
    |result_19_reg_1145                                                                  |  32|   0|   32|          0|
    |result_size1_fu_186                                                                 |  32|   0|   32|          0|
    |sdiv_ln357_reg_1109                                                                 |  27|   0|   27|          0|
    |sdiv_ln358_reg_1114                                                                 |  24|   0|   24|          0|
    |select_ln18_4_reg_956                                                               |   9|   0|    9|          0|
    |select_ln18_6_reg_984                                                               |   9|   0|    9|          0|
    |select_ln18_reg_1087                                                                |  12|   0|   12|          0|
    |select_ln61_reg_1067                                                                |   1|   0|   64|         63|
    |sub_ln357_reg_1124                                                                  |  27|   0|   27|          0|
    |sub_ln358_reg_1134                                                                  |  24|   0|   24|          0|
    |tmp_11_reg_951                                                                      |   1|   0|    1|          0|
    |tmp_13_reg_994                                                                      |  32|   0|   32|          0|
    |tmp_14_reg_979                                                                      |   1|   0|    1|          0|
    |tmp_15_reg_1018                                                                     |  32|   0|   32|          0|
    |tmp_16_reg_1023                                                                     |  32|   0|   32|          0|
    |tmp_17_reg_1161                                                                     |  32|   0|   32|          0|
    |tmp_18_reg_1166                                                                     |  32|   0|   32|          0|
    |tmp_2_reg_1057                                                                      |   1|   0|    1|          0|
    |tmp_6_reg_916                                                                       |   1|   0|    1|          0|
    |tmp_8_reg_921                                                                       |   1|   0|    1|          0|
    |tmp_reg_1082                                                                        |   1|   0|    1|          0|
    |tmp_s_reg_989                                                                       |  32|   0|   32|          0|
    |trunc_ln357_reg_1119                                                                |  27|   0|   27|          0|
    |trunc_ln358_reg_1129                                                                |  24|   0|   24|          0|
    |trunc_ln505_reg_1077                                                                |  52|   0|   52|          0|
    |trunc_ln92_1_reg_937                                                                |  23|   0|   23|          0|
    |trunc_ln92_reg_926                                                                  |  23|   0|   23|          0|
    |val_2_reg_1011                                                                      |  32|   0|   32|          0|
    |val_3_reg_1028                                                                      |  32|   0|   32|          0|
    |val_reg_1171                                                                        |  32|   0|   32|          0|
    |value_assign_reg_1035                                                               |  32|   0|   32|          0|
    |x_ratio_reg_1151                                                                    |  28|   0|   28|          0|
    |xs_exp_3_reg_931                                                                    |   8|   0|    8|          0|
    |xs_sign_2_reg_945                                                                   |   1|   0|    1|          0|
    |xs_sign_3_reg_961                                                                   |   1|   0|    1|          0|
    |xs_sign_reg_1092                                                                    |   1|   0|    1|          0|
    |y_ratio_reg_1156                                                                    |  24|   0|   24|          0|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                               |1167|   0| 1230|         63|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|   face_detect|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|   face_detect|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|   face_detect|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|   face_detect|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|   face_detect|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|   face_detect|  return value|
|Data_address0       |  out|   17|   ap_memory|          Data|         array|
|Data_ce0            |  out|    1|   ap_memory|          Data|         array|
|Data_q0             |   in|    8|   ap_memory|          Data|         array|
|result_x_address0   |  out|    7|   ap_memory|      result_x|         array|
|result_x_ce0        |  out|    1|   ap_memory|      result_x|         array|
|result_x_we0        |  out|    1|   ap_memory|      result_x|         array|
|result_x_d0         |  out|   32|   ap_memory|      result_x|         array|
|result_y_address0   |  out|    7|   ap_memory|      result_y|         array|
|result_y_ce0        |  out|    1|   ap_memory|      result_y|         array|
|result_y_we0        |  out|    1|   ap_memory|      result_y|         array|
|result_y_d0         |  out|   32|   ap_memory|      result_y|         array|
|result_w_address0   |  out|    7|   ap_memory|      result_w|         array|
|result_w_ce0        |  out|    1|   ap_memory|      result_w|         array|
|result_w_we0        |  out|    1|   ap_memory|      result_w|         array|
|result_w_d0         |  out|   32|   ap_memory|      result_w|         array|
|result_h_address0   |  out|    7|   ap_memory|      result_h|         array|
|result_h_ce0        |  out|    1|   ap_memory|      result_h|         array|
|result_h_we0        |  out|    1|   ap_memory|      result_h|         array|
|result_h_d0         |  out|   32|   ap_memory|      result_h|         array|
|result_size         |  out|   32|      ap_vld|   result_size|       pointer|
|result_size_ap_vld  |  out|    1|      ap_vld|   result_size|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%factor = alloca i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:80]   --->   Operation 77 'alloca' 'factor' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%result_size1 = alloca i32 1"   --->   Operation 78 'alloca' 'result_size1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%spectopmodule_ln65 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:65]   --->   Operation 79 'spectopmodule' 'spectopmodule_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Data, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Data"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_x, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_x"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_y, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_y"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_w, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_w"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_h, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_h"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_size"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_size, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (3.25ns)   --->   "%IMG1_data = alloca i64 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:78]   --->   Operation 92 'alloca' 'IMG1_data' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln75 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %result_size, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:75]   --->   Operation 93 'write' 'write_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %result_size1"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln80 = store i32 1.2, i32 %factor" [benchmarks/rosetta/face-detection/src/face_detect.cpp:80]   --->   Operation 95 'store' 'store_ln80' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln92 = br void %while.cond" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 96 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%factor_2 = load i32 %factor" [benchmarks/rosetta/face-detection/src/face_detect.cpp:105]   --->   Operation 97 'load' 'factor_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [30/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 98 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [30/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 99 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 100 [29/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 100 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [29/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 101 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 102 [28/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 102 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [28/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 103 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.37>
ST_5 : Operation 104 [27/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 104 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [27/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 105 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.37>
ST_6 : Operation 106 [26/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 106 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [26/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 107 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.37>
ST_7 : Operation 108 [25/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 108 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [25/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 109 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.37>
ST_8 : Operation 110 [24/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 110 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [24/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 111 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.37>
ST_9 : Operation 112 [23/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 112 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [23/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 113 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.37>
ST_10 : Operation 114 [22/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 114 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [22/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 115 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.37>
ST_11 : Operation 116 [21/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 116 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [21/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 117 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.37>
ST_12 : Operation 118 [20/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 118 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [20/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 119 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.37>
ST_13 : Operation 120 [19/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 120 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [19/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 121 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.37>
ST_14 : Operation 122 [18/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 122 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [18/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 123 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.37>
ST_15 : Operation 124 [17/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 124 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 125 [17/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 125 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.37>
ST_16 : Operation 126 [16/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 126 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [16/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 127 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.37>
ST_17 : Operation 128 [15/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 128 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 129 [15/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 129 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.37>
ST_18 : Operation 130 [14/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 130 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 131 [14/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 131 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.37>
ST_19 : Operation 132 [13/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 132 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [13/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 133 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.37>
ST_20 : Operation 134 [12/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 134 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 135 [12/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 135 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.37>
ST_21 : Operation 136 [11/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 136 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 137 [11/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 137 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.37>
ST_22 : Operation 138 [10/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 138 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 139 [10/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 139 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.37>
ST_23 : Operation 140 [9/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 140 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 141 [9/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 141 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.37>
ST_24 : Operation 142 [8/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 142 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 143 [8/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 143 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.37>
ST_25 : Operation 144 [7/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 144 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 145 [7/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 145 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.37>
ST_26 : Operation 146 [6/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 146 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 147 [6/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 147 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.37>
ST_27 : Operation 148 [5/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 148 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 149 [5/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 149 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.37>
ST_28 : Operation 150 [4/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 150 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 151 [4/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 151 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.37>
ST_29 : Operation 152 [3/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 152 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 153 [3/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 153 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.37>
ST_30 : Operation 154 [2/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 154 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 155 [2/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 155 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.37>
ST_31 : Operation 156 [1/30] (3.37ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 156 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 157 [1/30] (3.37ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 157 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.73>
ST_32 : Operation 158 [4/4] (2.73ns)   --->   "%tmp_6 = fcmp_ogt  i32 %dc_2, i32 25" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 158 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 159 [4/4] (2.73ns)   --->   "%tmp_8 = fcmp_ogt  i32 %dc_3, i32 25" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 159 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.73>
ST_33 : Operation 160 [3/4] (2.73ns)   --->   "%tmp_6 = fcmp_ogt  i32 %dc_2, i32 25" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 160 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 161 [3/4] (2.73ns)   --->   "%tmp_8 = fcmp_ogt  i32 %dc_3, i32 25" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 161 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.73>
ST_34 : Operation 162 [2/4] (2.73ns)   --->   "%tmp_6 = fcmp_ogt  i32 %dc_2, i32 25" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 162 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 163 [2/4] (2.73ns)   --->   "%tmp_8 = fcmp_ogt  i32 %dc_3, i32 25" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 163 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.73>
ST_35 : Operation 164 [1/4] (2.73ns)   --->   "%tmp_6 = fcmp_ogt  i32 %dc_2, i32 25" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 164 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 165 [1/4] (2.73ns)   --->   "%tmp_8 = fcmp_ogt  i32 %dc_3, i32 25" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 165 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.26>
ST_36 : Operation 166 [1/1] (0.00ns)   --->   "%data_2 = bitcast i32 %dc_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 166 'bitcast' 'data_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 167 [1/1] (0.00ns)   --->   "%xs_exp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_2, i32 23, i32 30" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 167 'partselect' 'xs_exp_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i32 %data_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 168 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 169 [1/1] (1.91ns)   --->   "%icmp_ln92 = icmp_ne  i8 %xs_exp_2, i8 255" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 169 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 170 [1/1] (2.28ns)   --->   "%icmp_ln92_1 = icmp_eq  i23 %trunc_ln92, i23 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 170 'icmp' 'icmp_ln92_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln92)   --->   "%or_ln92 = or i1 %icmp_ln92_1, i1 %icmp_ln92" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 171 'or' 'or_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln92)   --->   "%and_ln92_1 = and i1 %or_ln92, i1 %tmp_6" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 172 'and' 'and_ln92_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 173 [1/1] (0.00ns)   --->   "%data_3 = bitcast i32 %dc_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 173 'bitcast' 'data_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 174 [1/1] (0.00ns)   --->   "%xs_exp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_3, i32 23, i32 30" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 174 'partselect' 'xs_exp_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = trunc i32 %data_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 175 'trunc' 'trunc_ln92_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 176 [1/1] (1.91ns)   --->   "%icmp_ln92_2 = icmp_ne  i8 %xs_exp_3, i8 255" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 176 'icmp' 'icmp_ln92_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 177 [1/1] (2.28ns)   --->   "%icmp_ln92_3 = icmp_eq  i23 %trunc_ln92_1, i23 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 177 'icmp' 'icmp_ln92_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln92)   --->   "%or_ln92_1 = or i1 %icmp_ln92_3, i1 %icmp_ln92_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 178 'or' 'or_ln92_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln92)   --->   "%and_ln92_2 = and i1 %or_ln92_1, i1 %tmp_8" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 179 'and' 'and_ln92_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 180 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln92 = and i1 %and_ln92_1, i1 %and_ln92_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 180 'and' 'and_ln92' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 181 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 181 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %and_ln92, void %while.end, void %while.body" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 182 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 183 [8/8] (2.56ns)   --->   "%value_assign = fmul i32 %factor_2, i32 24" [benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 183 'fmul' 'value_assign' <Predicate = (and_ln92)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 184 [1/1] (0.00ns)   --->   "%xs_sign_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_2, i32 31" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:294->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 184 'bitselect' 'xs_sign_2' <Predicate = (and_ln92)> <Delay = 0.00>
ST_36 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i8 %xs_exp_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 185 'zext' 'zext_ln317' <Predicate = (and_ln92)> <Delay = 0.00>
ST_36 : Operation 186 [1/1] (1.91ns)   --->   "%add_ln317 = add i9 %zext_ln317, i9 385" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 186 'add' 'add_ln317' <Predicate = (and_ln92)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317, i32 8" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 187 'bitselect' 'tmp_11' <Predicate = (and_ln92)> <Delay = 0.00>
ST_36 : Operation 188 [1/1] (1.91ns)   --->   "%sub_ln18_2 = sub i8 127, i8 %xs_exp_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 188 'sub' 'sub_ln18_2' <Predicate = (and_ln92)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln18_5 = sext i8 %sub_ln18_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 189 'sext' 'sext_ln18_5' <Predicate = (and_ln92)> <Delay = 0.00>
ST_36 : Operation 190 [1/1] (0.96ns)   --->   "%select_ln18_4 = select i1 %tmp_11, i9 %sext_ln18_5, i9 %add_ln317" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 190 'select' 'select_ln18_4' <Predicate = (and_ln92)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 191 [1/1] (0.00ns)   --->   "%xs_sign_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_3, i32 31" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:294->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 191 'bitselect' 'xs_sign_3' <Predicate = (and_ln92)> <Delay = 0.00>
ST_36 : Operation 192 [8/8] (2.56ns)   --->   "%factor_1 = fmul i32 %factor_2, i32 1.2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:105]   --->   Operation 192 'fmul' 'factor_1' <Predicate = (and_ln92)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 193 [1/1] (0.00ns)   --->   "%ret_ln107 = ret" [benchmarks/rosetta/face-detection/src/face_detect.cpp:107]   --->   Operation 193 'ret' 'ret_ln107' <Predicate = (!and_ln92)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 3.60>
ST_37 : Operation 194 [7/8] (2.56ns)   --->   "%value_assign = fmul i32 %factor_2, i32 24" [benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 194 'fmul' 'value_assign' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 195 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln92, i1 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 195 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 196 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln18_6 = sext i9 %select_ln18_4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 197 'sext' 'sext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i32 %sext_ln18_6" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 198 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 199 [2/2] (3.60ns)   --->   "%lshr_ln18_2 = lshr i79 %zext_ln15_2, i79 %zext_ln18_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 199 'lshr' 'lshr_ln18_2' <Predicate = (tmp_11)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 200 [2/2] (3.60ns)   --->   "%shl_ln18_2 = shl i79 %zext_ln15_2, i79 %zext_ln18_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 200 'shl' 'shl_ln18_2' <Predicate = (!tmp_11)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln317_1 = zext i8 %xs_exp_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 201 'zext' 'zext_ln317_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 202 [1/1] (1.91ns)   --->   "%add_ln317_1 = add i9 %zext_ln317_1, i9 385" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 202 'add' 'add_ln317_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317_1, i32 8" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 203 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 204 [1/1] (1.91ns)   --->   "%sub_ln18_3 = sub i8 127, i8 %xs_exp_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 204 'sub' 'sub_ln18_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln18_7 = sext i8 %sub_ln18_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 205 'sext' 'sext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 206 [1/1] (0.96ns)   --->   "%select_ln18_6 = select i1 %tmp_14, i9 %sext_ln18_7, i9 %add_ln317_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 206 'select' 'select_ln18_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 207 [7/8] (2.56ns)   --->   "%factor_1 = fmul i32 %factor_2, i32 1.2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:105]   --->   Operation 207 'fmul' 'factor_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.60>
ST_38 : Operation 208 [6/8] (2.56ns)   --->   "%value_assign = fmul i32 %factor_2, i32 24" [benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 208 'fmul' 'value_assign' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 209 [1/2] (3.60ns)   --->   "%lshr_ln18_2 = lshr i79 %zext_ln15_2, i79 %zext_ln18_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 209 'lshr' 'lshr_ln18_2' <Predicate = (tmp_11)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 210 [1/2] (3.60ns)   --->   "%shl_ln18_2 = shl i79 %zext_ln15_2, i79 %zext_ln18_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 210 'shl' 'shl_ln18_2' <Predicate = (!tmp_11)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %lshr_ln18_2, i32 24, i32 55" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 211 'partselect' 'tmp_s' <Predicate = (tmp_11)> <Delay = 0.00>
ST_38 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln18_2, i32 24, i32 55" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 212 'partselect' 'tmp_13' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_38 : Operation 213 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln92_1, i1 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 213 'bitconcatenate' 'mantissa_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i25 %mantissa_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 214 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln18_8 = sext i9 %select_ln18_6" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 215 'sext' 'sext_ln18_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i32 %sext_ln18_8" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 216 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 217 [2/2] (3.60ns)   --->   "%lshr_ln18_3 = lshr i79 %zext_ln15_3, i79 %zext_ln18_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 217 'lshr' 'lshr_ln18_3' <Predicate = (tmp_14)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 218 [2/2] (3.60ns)   --->   "%shl_ln18_3 = shl i79 %zext_ln15_3, i79 %zext_ln18_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 218 'shl' 'shl_ln18_3' <Predicate = (!tmp_14)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 219 [6/8] (2.56ns)   --->   "%factor_1 = fmul i32 %factor_2, i32 1.2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:105]   --->   Operation 219 'fmul' 'factor_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.60>
ST_39 : Operation 220 [5/8] (2.56ns)   --->   "%value_assign = fmul i32 %factor_2, i32 24" [benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 220 'fmul' 'value_assign' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 221 [1/1] (0.69ns)   --->   "%val_2 = select i1 %tmp_11, i32 %tmp_s, i32 %tmp_13" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 221 'select' 'val_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 222 [1/2] (3.60ns)   --->   "%lshr_ln18_3 = lshr i79 %zext_ln15_3, i79 %zext_ln18_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 222 'lshr' 'lshr_ln18_3' <Predicate = (tmp_14)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 223 [1/2] (3.60ns)   --->   "%shl_ln18_3 = shl i79 %zext_ln15_3, i79 %zext_ln18_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 223 'shl' 'shl_ln18_3' <Predicate = (!tmp_14)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %lshr_ln18_3, i32 24, i32 55" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 224 'partselect' 'tmp_15' <Predicate = (tmp_14)> <Delay = 0.00>
ST_39 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln18_3, i32 24, i32 55" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 225 'partselect' 'tmp_16' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_39 : Operation 226 [5/8] (2.56ns)   --->   "%factor_1 = fmul i32 %factor_2, i32 1.2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:105]   --->   Operation 226 'fmul' 'factor_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.33>
ST_40 : Operation 227 [4/8] (2.56ns)   --->   "%value_assign = fmul i32 %factor_2, i32 24" [benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 227 'fmul' 'value_assign' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 228 [1/1] (0.69ns)   --->   "%val_3 = select i1 %tmp_14, i32 %tmp_15, i32 %tmp_16" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 228 'select' 'val_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 229 [31/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 229 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 230 [4/8] (2.56ns)   --->   "%factor_1 = fmul i32 %factor_2, i32 1.2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:105]   --->   Operation 230 'fmul' 'factor_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.33>
ST_41 : Operation 231 [3/8] (2.56ns)   --->   "%value_assign = fmul i32 %factor_2, i32 24" [benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 231 'fmul' 'value_assign' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 232 [30/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 232 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 233 [30/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 233 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 234 [3/8] (2.56ns)   --->   "%factor_1 = fmul i32 %factor_2, i32 1.2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:105]   --->   Operation 234 'fmul' 'factor_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.33>
ST_42 : Operation 235 [2/8] (2.56ns)   --->   "%value_assign = fmul i32 %factor_2, i32 24" [benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 235 'fmul' 'value_assign' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 236 [29/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 236 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 237 [29/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 237 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 238 [2/8] (2.56ns)   --->   "%factor_1 = fmul i32 %factor_2, i32 1.2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:105]   --->   Operation 238 'fmul' 'factor_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.33>
ST_43 : Operation 239 [1/8] (2.56ns)   --->   "%value_assign = fmul i32 %factor_2, i32 24" [benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 239 'fmul' 'value_assign' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 240 [28/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 240 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 241 [28/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 241 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 242 [1/8] (2.56ns)   --->   "%factor_1 = fmul i32 %factor_2, i32 1.2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:105]   --->   Operation 242 'fmul' 'factor_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.33>
ST_44 : Operation 243 [4/4] (2.73ns)   --->   "%tmp_2 = fcmp_oge  i32 %value_assign, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 243 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 244 [27/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 244 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 245 [27/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 245 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 246 [1/1] (1.58ns)   --->   "%store_ln80 = store i32 %factor_1, i32 %factor" [benchmarks/rosetta/face-detection/src/face_detect.cpp:80]   --->   Operation 246 'store' 'store_ln80' <Predicate = true> <Delay = 1.58>

State 45 <SV = 44> <Delay = 4.33>
ST_45 : Operation 247 [4/4] (2.41ns)   --->   "%conv_i = fpext i32 %value_assign" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 247 'fpext' 'conv_i' <Predicate = true> <Delay = 2.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 3> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 248 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %value_assign" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 248 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 249 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 250 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 251 [1/1] (1.91ns)   --->   "%icmp_ln61 = icmp_ne  i8 %tmp_9, i8 255" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 251 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 252 [1/1] (2.28ns)   --->   "%icmp_ln61_2 = icmp_eq  i23 %trunc_ln61, i23 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 252 'icmp' 'icmp_ln61_2' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 253 [3/4] (2.73ns)   --->   "%tmp_2 = fcmp_oge  i32 %value_assign, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 253 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 254 [26/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 254 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 255 [26/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 255 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.33>
ST_46 : Operation 256 [3/4] (2.41ns)   --->   "%conv_i = fpext i32 %value_assign" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 256 'fpext' 'conv_i' <Predicate = true> <Delay = 2.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 3> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 257 [2/4] (2.73ns)   --->   "%tmp_2 = fcmp_oge  i32 %value_assign, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 257 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 258 [25/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 258 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 259 [25/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 259 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.33>
ST_47 : Operation 260 [2/4] (2.41ns)   --->   "%conv_i = fpext i32 %value_assign" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 260 'fpext' 'conv_i' <Predicate = true> <Delay = 2.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 3> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 261 [1/4] (2.73ns)   --->   "%tmp_2 = fcmp_oge  i32 %value_assign, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 261 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 262 [24/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 262 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 263 [24/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 263 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.33>
ST_48 : Operation 264 [1/4] (2.41ns)   --->   "%conv_i = fpext i32 %value_assign" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 264 'fpext' 'conv_i' <Predicate = true> <Delay = 2.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 3> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln61)   --->   "%or_ln61 = or i1 %icmp_ln61_2, i1 %icmp_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 265 'or' 'or_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln61)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 266 'and' 'and_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 267 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln61 = select i1 %and_ln61, i64 0.5, i64 -0.5" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 267 'select' 'select_ln61' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 268 [23/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 268 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 269 [23/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 269 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.33>
ST_49 : Operation 270 [16/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 270 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 271 [22/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 271 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 272 [22/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 272 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.33>
ST_50 : Operation 273 [15/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 273 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 274 [21/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 274 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 275 [21/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 275 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.33>
ST_51 : Operation 276 [14/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 276 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 277 [20/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 277 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 278 [20/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 278 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.33>
ST_52 : Operation 279 [13/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 279 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 280 [19/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 280 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 281 [19/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 281 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.33>
ST_53 : Operation 282 [12/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 282 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 283 [18/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 283 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 284 [18/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 284 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.33>
ST_54 : Operation 285 [11/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 285 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 286 [17/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 286 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 287 [17/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 287 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.33>
ST_55 : Operation 288 [10/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 288 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 289 [16/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 289 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 290 [16/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 290 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.33>
ST_56 : Operation 291 [9/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 291 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 292 [15/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 292 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 293 [15/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 293 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.33>
ST_57 : Operation 294 [8/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 294 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 295 [14/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 295 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 296 [14/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 296 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.33>
ST_58 : Operation 297 [7/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 297 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 298 [13/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 298 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 299 [13/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 299 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.33>
ST_59 : Operation 300 [6/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 300 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 301 [12/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 301 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 302 [12/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 302 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.33>
ST_60 : Operation 303 [5/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 303 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 304 [11/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 304 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 305 [11/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 305 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.33>
ST_61 : Operation 306 [4/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 306 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 307 [10/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 307 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 308 [10/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 308 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.33>
ST_62 : Operation 309 [3/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 309 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 310 [9/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 310 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 311 [9/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 311 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.33>
ST_63 : Operation 312 [2/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 312 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 313 [8/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 313 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 314 [8/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 314 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.33>
ST_64 : Operation 315 [1/16] (3.64ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 315 'dadd' 'dc' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 316 [7/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 316 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 317 [7/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 317 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.33>
ST_65 : Operation 318 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:459->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 318 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 319 [1/1] (0.00ns)   --->   "%xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:461->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 319 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln505 = trunc i64 %data" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:505->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 320 'trunc' 'trunc_ln505' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %xs_exp" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 321 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 322 [1/1] (1.63ns)   --->   "%add_ln486 = add i12 %zext_ln486, i12 3073" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 322 'add' 'add_ln486' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 323 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln486, i32 11" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 323 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 324 [1/1] (1.63ns)   --->   "%sub_ln18 = sub i11 1023, i11 %xs_exp" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 324 'sub' 'sub_ln18' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i11 %sub_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 325 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 326 [1/1] (0.69ns)   --->   "%select_ln18 = select i1 %tmp, i12 %sext_ln18, i12 %add_ln486" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 326 'select' 'select_ln18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 327 [6/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 327 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 328 [6/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 328 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 329 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 329 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>

State 66 <SV = 65> <Delay = 4.33>
ST_66 : Operation 330 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln505, i1 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 330 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 331 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln18_4 = sext i12 %select_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 332 'sext' 'sext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 333 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 334 [7/7] (3.85ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 334 'lshr' 'lshr_ln18' <Predicate = (tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 335 [7/7] (3.85ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 335 'shl' 'shl_ln18' <Predicate = (!tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 336 [5/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 336 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 337 [5/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 337 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.33>
ST_67 : Operation 338 [6/7] (3.85ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 338 'lshr' 'lshr_ln18' <Predicate = (tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 339 [6/7] (3.85ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 339 'shl' 'shl_ln18' <Predicate = (!tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 340 [4/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 340 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 341 [4/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 341 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.33>
ST_68 : Operation 342 [5/7] (3.85ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 342 'lshr' 'lshr_ln18' <Predicate = (tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 343 [5/7] (3.85ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 343 'shl' 'shl_ln18' <Predicate = (!tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 344 [3/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 344 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 345 [3/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 345 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.33>
ST_69 : Operation 346 [4/7] (3.85ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 346 'lshr' 'lshr_ln18' <Predicate = (tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 347 [4/7] (3.85ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 347 'shl' 'shl_ln18' <Predicate = (!tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 348 [2/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 348 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 349 [2/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 349 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.33>
ST_70 : Operation 350 [3/7] (3.85ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 350 'lshr' 'lshr_ln18' <Predicate = (tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 351 [3/7] (3.85ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 351 'shl' 'shl_ln18' <Predicate = (!tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 352 [1/31] (4.33ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 352 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 30> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 353 [1/30] (4.33ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 353 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.85>
ST_71 : Operation 354 [2/7] (3.85ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 354 'lshr' 'lshr_ln18' <Predicate = (tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 355 [2/7] (3.85ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 355 'shl' 'shl_ln18' <Predicate = (!tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln357 = trunc i27 %sdiv_ln357" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 356 'trunc' 'trunc_ln357' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 357 [1/1] (2.40ns)   --->   "%sub_ln357 = sub i27 0, i27 %trunc_ln357" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 357 'sub' 'sub_ln357' <Predicate = (xs_sign_2)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln358 = trunc i24 %sdiv_ln358" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 358 'trunc' 'trunc_ln358' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 359 [1/1] (2.31ns)   --->   "%sub_ln358 = sub i24 0, i24 %trunc_ln358" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 359 'sub' 'sub_ln358' <Predicate = (xs_sign_3)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.85>
ST_72 : Operation 360 [1/7] (3.85ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 360 'lshr' 'lshr_ln18' <Predicate = (tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 361 [1/7] (3.85ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 361 'shl' 'shl_ln18' <Predicate = (!tmp)> <Delay = 3.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 6> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 362 [1/1] (2.55ns)   --->   "%result_12 = sub i32 0, i32 %val_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 362 'sub' 'result_12' <Predicate = (xs_sign_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 363 [1/1] (0.69ns)   --->   "%result_18 = select i1 %xs_sign_2, i32 %result_12, i32 %val_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 363 'select' 'result_18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 364 [1/1] (2.55ns)   --->   "%result_15 = sub i32 0, i32 %val_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 364 'sub' 'result_15' <Predicate = (xs_sign_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 365 [1/1] (0.69ns)   --->   "%result_19 = select i1 %xs_sign_3, i32 %result_15, i32 %val_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 365 'select' 'result_19' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node x_ratio)   --->   "%select_ln357 = select i1 %xs_sign_2, i27 %sub_ln357, i27 %trunc_ln357" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 366 'select' 'select_ln357' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node x_ratio)   --->   "%sext_ln357 = sext i27 %select_ln357" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 367 'sext' 'sext_ln357' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 368 [1/1] (2.40ns) (out node of the LUT)   --->   "%x_ratio = add i28 %sext_ln357, i28 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 368 'add' 'x_ratio' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node y_ratio)   --->   "%select_ln358 = select i1 %xs_sign_3, i24 %sub_ln358, i24 %trunc_ln358" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 369 'select' 'select_ln358' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 370 [1/1] (2.31ns) (out node of the LUT)   --->   "%y_ratio = add i24 %select_ln358, i24 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 370 'add' 'y_ratio' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 371 [2/2] (0.00ns)   --->   "%call_ln358 = call void @face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1, i24 %y_ratio, i32 %result_19, i8 %IMG1_data, i32 %result_18, i28 %x_ratio, i8 %Data" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 371 'call' 'call_ln358' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %lshr_ln18, i32 53, i32 84" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 372 'partselect' 'tmp_17' <Predicate = (tmp)> <Delay = 0.00>
ST_72 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %shl_ln18, i32 53, i32 84" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 373 'partselect' 'tmp_18' <Predicate = (!tmp)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 0.69>
ST_73 : Operation 374 [1/2] (0.00ns)   --->   "%call_ln358 = call void @face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1, i24 %y_ratio, i32 %result_19, i8 %IMG1_data, i32 %result_18, i28 %x_ratio, i8 %Data" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 374 'call' 'call_ln358' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 375 [1/1] (0.69ns)   --->   "%val = select i1 %tmp, i32 %tmp_17, i32 %tmp_18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 375 'select' 'val' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.25>
ST_74 : Operation 376 [1/1] (2.55ns)   --->   "%result = sub i32 0, i32 %val" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 376 'sub' 'result' <Predicate = (xs_sign)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 377 [1/1] (0.69ns)   --->   "%result_17 = select i1 %xs_sign, i32 %result, i32 %val" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 377 'select' 'result_17' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.87>
ST_75 : Operation 378 [1/1] (0.00ns)   --->   "%result_size1_load = load i32 %result_size1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:104]   --->   Operation 378 'load' 'result_size1_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 379 [2/2] (3.87ns)   --->   "%call_ret1 = call i32 @processImage, i32 %factor_2, i32 %result_19, i32 %result_18, i32 %result_x, i32 %result_y, i32 %result_w, i32 %result_h, i32 %result_size1_load, i8 %IMG1_data, i32 %result_17, i8 %stages_array, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i32 %coord_8, i32 %coord_9, i32 %coord_10, i14 %weights_array2, i14 %alpha1_array, i14 %alpha2_array, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11, i12 %stages_thresh_array" [benchmarks/rosetta/face-detection/src/face_detect.cpp:104]   --->   Operation 379 'call' 'call_ret1' <Predicate = true> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 1.58>
ST_76 : Operation 380 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 380 'specloopname' 'specloopname_ln92' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 381 [1/2] (0.00ns)   --->   "%call_ret1 = call i32 @processImage, i32 %factor_2, i32 %result_19, i32 %result_18, i32 %result_x, i32 %result_y, i32 %result_w, i32 %result_h, i32 %result_size1_load, i8 %IMG1_data, i32 %result_17, i8 %stages_array, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i32 %coord_8, i32 %coord_9, i32 %coord_10, i14 %weights_array2, i14 %alpha1_array, i14 %alpha2_array, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11, i12 %stages_thresh_array" [benchmarks/rosetta/face-detection/src/face_detect.cpp:104]   --->   Operation 381 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 382 [1/1] (0.00ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %result_size, i32 %call_ret1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:104]   --->   Operation 382 'write' 'write_ln104' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 383 [1/1] (1.58ns)   --->   "%store_ln104 = store i32 %call_ret1, i32 %result_size1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:104]   --->   Operation 383 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_76 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln92 = br void %while.cond" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 384 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ stages_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tree_thresh_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ coord_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ coord_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ coord_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ weights_array2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alpha1_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alpha2_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ stages_thresh_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
factor                (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111]
result_size1          (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln65    (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
IMG1_data             (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111]
write_ln75            (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln80            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln92               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
factor_2              (load             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111]
dc_2                  (fdiv             ) [ 00000000000000000000000000000000111110000000000000000000000000000000000000000]
dc_3                  (fdiv             ) [ 00000000000000000000000000000000111110000000000000000000000000000000000000000]
tmp_6                 (fcmp             ) [ 00000000000000000000000000000000000010000000000000000000000000000000000000000]
tmp_8                 (fcmp             ) [ 00000000000000000000000000000000000010000000000000000000000000000000000000000]
data_2                (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_2              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln92            (trunc            ) [ 00000000000000000000000000000000000001000000000000000000000000000000000000000]
icmp_ln92             (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln92_1           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln92               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln92_1            (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
data_3                (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_3              (partselect       ) [ 00000000000000000000000000000000000001000000000000000000000000000000000000000]
trunc_ln92_1          (trunc            ) [ 00000000000000000000000000000000000001100000000000000000000000000000000000000]
icmp_ln92_2           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln92_3           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln92_1             (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln92_2            (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln92              (and              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln92               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sign_2             (bitselect        ) [ 00000000000000000000000000000000000001111111111111111111111111111111111110000]
zext_ln317            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln317             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11                (bitselect        ) [ 00000000000000000000000000000000000001110000000000000000000000000000000000000]
sub_ln18_2            (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18_5           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln18_4         (select           ) [ 00000000000000000000000000000000000001000000000000000000000000000000000000000]
xs_sign_3             (bitselect        ) [ 00000000000000000000000000000000000001111111111111111111111111111111111110000]
ret_ln107             (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_2            (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_2           (zext             ) [ 00000000000000000000000000000000000000100000000000000000000000000000000000000]
sext_ln18_6           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18_2           (zext             ) [ 00000000000000000000000000000000000000100000000000000000000000000000000000000]
zext_ln317_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln317_1           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14                (bitselect        ) [ 00000000000000000000000000000000000000111000000000000000000000000000000000000]
sub_ln18_3            (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18_7           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln18_6         (select           ) [ 00000000000000000000000000000000000000100000000000000000000000000000000000000]
lshr_ln18_2           (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln18_2            (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                 (partselect       ) [ 00000000000000000000000000000000000000010000000000000000000000000000000000000]
tmp_13                (partselect       ) [ 00000000000000000000000000000000000000010000000000000000000000000000000000000]
mantissa_3            (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_3           (zext             ) [ 00000000000000000000000000000000000000010000000000000000000000000000000000000]
sext_ln18_8           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18_3           (zext             ) [ 00000000000000000000000000000000000000010000000000000000000000000000000000000]
val_2                 (select           ) [ 00000000000000000000000000000000000000001111111111111111111111111111111110000]
lshr_ln18_3           (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln18_3            (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                (partselect       ) [ 00000000000000000000000000000000000000001000000000000000000000000000000000000]
tmp_16                (partselect       ) [ 00000000000000000000000000000000000000001000000000000000000000000000000000000]
val_3                 (select           ) [ 00000000000000000000000000000000000000000111111111111111111111111111111110000]
value_assign          (fmul             ) [ 00000000000000000000000000000000000000000000111110000000000000000000000000000]
factor_1              (fmul             ) [ 00000000000000000000000000000000000000000000100000000000000000000000000000000]
store_ln80            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln61          (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln61            (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln61             (icmp             ) [ 00000000000000000000000000000000000000000000001110000000000000000000000000000]
icmp_ln61_2           (icmp             ) [ 00000000000000000000000000000000000000000000001110000000000000000000000000000]
tmp_2                 (fcmp             ) [ 00000000000000000000000000000000000000000000000010000000000000000000000000000]
conv_i                (fpext            ) [ 00000000000000000000000000000000000000000000000001111111111111111000000000000]
or_ln61               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln61              (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln61           (select           ) [ 00000000000000000000000000000000000000000000000001111111111111111000000000000]
dc                    (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000100000000000]
data                  (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln505           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000010000000000]
zext_ln486            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln486             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                   (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111000]
sub_ln18              (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln18           (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000010000000000]
xs_sign               (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111100]
mantissa              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000001111110000]
sext_ln18_4           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000001111110000]
sdiv_ln357            (sdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000100000]
sdiv_ln358            (sdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000100000]
trunc_ln357           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000010000]
sub_ln357             (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000010000]
trunc_ln358           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000010000]
sub_ln358             (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000010000]
lshr_ln18             (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln18              (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
result_12             (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
result_18             (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001111]
result_15             (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
result_19             (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001111]
select_ln357          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln357            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
x_ratio               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000]
select_ln358          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
y_ratio               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000]
tmp_17                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000]
tmp_18                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000]
call_ln358            (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
val                   (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000100]
result                (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
result_17             (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000011]
result_size1_load     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001]
specloopname_ln92     (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret1             (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln104           (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln104           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln92               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_w">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_w"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_h">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_h"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="result_size">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_size"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stages_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stages_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tree_thresh_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_thresh_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_array0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_array1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="coord_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="coord_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="coord_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_array2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="alpha1_array">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha1_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="alpha2_array">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha2_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rectangles_array0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="rectangles_array2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="rectangles_array1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="rectangles_array3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="rectangles_array4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="rectangles_array6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="rectangles_array5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="rectangles_array7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="rectangles_array8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="rectangles_array10">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="rectangles_array9">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="rectangles_array11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="stages_thresh_array">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stages_thresh_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processImage"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="factor_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="factor/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="result_size1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_size1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="IMG1_data_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IMG1_data/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln75/1 write_ln104/76 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="24" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="207" dir="0" index="4" bw="32" slack="0"/>
<pin id="208" dir="0" index="5" bw="28" slack="0"/>
<pin id="209" dir="0" index="6" bw="8" slack="0"/>
<pin id="210" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln358/72 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_processImage_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="73"/>
<pin id="216" dir="0" index="2" bw="32" slack="3"/>
<pin id="217" dir="0" index="3" bw="32" slack="3"/>
<pin id="218" dir="0" index="4" bw="32" slack="0"/>
<pin id="219" dir="0" index="5" bw="32" slack="0"/>
<pin id="220" dir="0" index="6" bw="32" slack="0"/>
<pin id="221" dir="0" index="7" bw="32" slack="0"/>
<pin id="222" dir="0" index="8" bw="32" slack="0"/>
<pin id="223" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="224" dir="0" index="10" bw="32" slack="1"/>
<pin id="225" dir="0" index="11" bw="8" slack="0"/>
<pin id="226" dir="0" index="12" bw="13" slack="0"/>
<pin id="227" dir="0" index="13" bw="13" slack="0"/>
<pin id="228" dir="0" index="14" bw="14" slack="0"/>
<pin id="229" dir="0" index="15" bw="32" slack="0"/>
<pin id="230" dir="0" index="16" bw="32" slack="0"/>
<pin id="231" dir="0" index="17" bw="32" slack="0"/>
<pin id="232" dir="0" index="18" bw="14" slack="0"/>
<pin id="233" dir="0" index="19" bw="14" slack="0"/>
<pin id="234" dir="0" index="20" bw="14" slack="0"/>
<pin id="235" dir="0" index="21" bw="5" slack="0"/>
<pin id="236" dir="0" index="22" bw="5" slack="0"/>
<pin id="237" dir="0" index="23" bw="5" slack="0"/>
<pin id="238" dir="0" index="24" bw="5" slack="0"/>
<pin id="239" dir="0" index="25" bw="5" slack="0"/>
<pin id="240" dir="0" index="26" bw="5" slack="0"/>
<pin id="241" dir="0" index="27" bw="5" slack="0"/>
<pin id="242" dir="0" index="28" bw="5" slack="0"/>
<pin id="243" dir="0" index="29" bw="5" slack="0"/>
<pin id="244" dir="0" index="30" bw="4" slack="0"/>
<pin id="245" dir="0" index="31" bw="5" slack="0"/>
<pin id="246" dir="0" index="32" bw="4" slack="0"/>
<pin id="247" dir="0" index="33" bw="12" slack="0"/>
<pin id="248" dir="1" index="34" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/75 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="value_assign/36 value_assign_1/15 value_assign/54 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="factor_1/36 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="dc_2/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="dc_3/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="2"/>
<pin id="300" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv_i/45 conv_i/24 conv_i7/63 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/32 tmp_2/44 tmp_2/23 tmp_4/62 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/32 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="0" index="1" bw="64" slack="1"/>
<pin id="315" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="dc/49 dc_1/28 dc/67 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln0_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln80_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="factor_2_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="factor_2/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="data_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="5"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_2/36 "/>
</bind>
</comp>

<comp id="334" class="1004" name="xs_exp_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="0" index="3" bw="6" slack="0"/>
<pin id="339" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_2/36 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln92_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/36 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln92_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/36 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln92_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="23" slack="0"/>
<pin id="356" dir="0" index="1" bw="23" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92_1/36 "/>
</bind>
</comp>

<comp id="360" class="1004" name="or_ln92_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln92/36 "/>
</bind>
</comp>

<comp id="366" class="1004" name="and_ln92_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="1"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln92_1/36 "/>
</bind>
</comp>

<comp id="371" class="1004" name="data_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="5"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_3/36 "/>
</bind>
</comp>

<comp id="374" class="1004" name="xs_exp_3_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="6" slack="0"/>
<pin id="378" dir="0" index="3" bw="6" slack="0"/>
<pin id="379" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_3/36 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln92_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_1/36 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln92_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92_2/36 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln92_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="23" slack="0"/>
<pin id="396" dir="0" index="1" bw="23" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92_3/36 "/>
</bind>
</comp>

<comp id="400" class="1004" name="or_ln92_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln92_1/36 "/>
</bind>
</comp>

<comp id="406" class="1004" name="and_ln92_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="1"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln92_2/36 "/>
</bind>
</comp>

<comp id="411" class="1004" name="and_ln92_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln92/36 "/>
</bind>
</comp>

<comp id="417" class="1004" name="xs_sign_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="0" index="2" bw="6" slack="0"/>
<pin id="421" dir="1" index="3" bw="1" slack="35"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign_2/36 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln317_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln317/36 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln317_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="8" slack="0"/>
<pin id="432" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317/36 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_11_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="9" slack="0"/>
<pin id="438" dir="0" index="2" bw="5" slack="0"/>
<pin id="439" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/36 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sub_ln18_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="0"/>
<pin id="446" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_2/36 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sext_ln18_5_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_5/36 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln18_4_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="9" slack="0"/>
<pin id="456" dir="0" index="2" bw="9" slack="0"/>
<pin id="457" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_4/36 "/>
</bind>
</comp>

<comp id="461" class="1004" name="xs_sign_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="0" index="2" bw="6" slack="0"/>
<pin id="465" dir="1" index="3" bw="1" slack="35"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign_3/36 "/>
</bind>
</comp>

<comp id="469" class="1004" name="mantissa_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="25" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="23" slack="1"/>
<pin id="473" dir="0" index="3" bw="1" slack="0"/>
<pin id="474" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_2/37 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln15_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="25" slack="0"/>
<pin id="480" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/37 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln18_6_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_6/37 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln18_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="0"/>
<pin id="487" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/37 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="25" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_2/37 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="25" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_2/37 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln317_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="1"/>
<pin id="503" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln317_1/37 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln317_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317_1/37 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_14_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="9" slack="0"/>
<pin id="513" dir="0" index="2" bw="5" slack="0"/>
<pin id="514" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/37 "/>
</bind>
</comp>

<comp id="518" class="1004" name="sub_ln18_3_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="8" slack="1"/>
<pin id="521" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_3/37 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sext_ln18_7_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_7/37 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln18_6_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="9" slack="0"/>
<pin id="530" dir="0" index="2" bw="9" slack="0"/>
<pin id="531" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_6/37 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_s_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="79" slack="0"/>
<pin id="538" dir="0" index="2" bw="6" slack="0"/>
<pin id="539" dir="0" index="3" bw="7" slack="0"/>
<pin id="540" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/38 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_13_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="79" slack="0"/>
<pin id="548" dir="0" index="2" bw="6" slack="0"/>
<pin id="549" dir="0" index="3" bw="7" slack="0"/>
<pin id="550" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/38 "/>
</bind>
</comp>

<comp id="555" class="1004" name="mantissa_3_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="25" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="0" index="2" bw="23" slack="2"/>
<pin id="559" dir="0" index="3" bw="1" slack="0"/>
<pin id="560" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_3/38 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln15_3_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="25" slack="0"/>
<pin id="566" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/38 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sext_ln18_8_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="9" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_8/38 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln18_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="9" slack="0"/>
<pin id="573" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/38 "/>
</bind>
</comp>

<comp id="575" class="1004" name="grp_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="25" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_3/38 "/>
</bind>
</comp>

<comp id="581" class="1004" name="grp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="25" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_3/38 "/>
</bind>
</comp>

<comp id="587" class="1004" name="val_2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="3"/>
<pin id="589" dir="0" index="1" bw="32" slack="1"/>
<pin id="590" dir="0" index="2" bw="32" slack="1"/>
<pin id="591" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_2/39 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_15_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="79" slack="0"/>
<pin id="595" dir="0" index="2" bw="6" slack="0"/>
<pin id="596" dir="0" index="3" bw="7" slack="0"/>
<pin id="597" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/39 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_16_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="79" slack="0"/>
<pin id="605" dir="0" index="2" bw="6" slack="0"/>
<pin id="606" dir="0" index="3" bw="7" slack="0"/>
<pin id="607" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/39 "/>
</bind>
</comp>

<comp id="612" class="1004" name="val_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="3"/>
<pin id="614" dir="0" index="1" bw="32" slack="1"/>
<pin id="615" dir="0" index="2" bw="32" slack="1"/>
<pin id="616" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_3/40 "/>
</bind>
</comp>

<comp id="617" class="1004" name="grp_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="27" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="1"/>
<pin id="620" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln357/40 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="26" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="1"/>
<pin id="625" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln358/41 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln80_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="0" index="1" bw="32" slack="43"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/44 "/>
</bind>
</comp>

<comp id="631" class="1004" name="bitcast_ln61_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="2"/>
<pin id="633" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/45 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_9_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="0"/>
<pin id="637" dir="0" index="2" bw="6" slack="0"/>
<pin id="638" dir="0" index="3" bw="6" slack="0"/>
<pin id="639" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/45 "/>
</bind>
</comp>

<comp id="644" class="1004" name="trunc_ln61_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/45 "/>
</bind>
</comp>

<comp id="648" class="1004" name="icmp_ln61_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="0" index="1" bw="8" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/45 "/>
</bind>
</comp>

<comp id="654" class="1004" name="icmp_ln61_2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="23" slack="0"/>
<pin id="656" dir="0" index="1" bw="23" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_2/45 "/>
</bind>
</comp>

<comp id="660" class="1004" name="or_ln61_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="3"/>
<pin id="662" dir="0" index="1" bw="1" slack="3"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/48 "/>
</bind>
</comp>

<comp id="664" class="1004" name="and_ln61_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="1"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61/48 "/>
</bind>
</comp>

<comp id="669" class="1004" name="select_ln61_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="64" slack="0"/>
<pin id="672" dir="0" index="2" bw="64" slack="0"/>
<pin id="673" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/48 "/>
</bind>
</comp>

<comp id="677" class="1004" name="data_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="1"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/65 "/>
</bind>
</comp>

<comp id="680" class="1004" name="xs_exp_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="11" slack="0"/>
<pin id="682" dir="0" index="1" bw="64" slack="0"/>
<pin id="683" dir="0" index="2" bw="7" slack="0"/>
<pin id="684" dir="0" index="3" bw="7" slack="0"/>
<pin id="685" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp/65 "/>
</bind>
</comp>

<comp id="690" class="1004" name="trunc_ln505_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="64" slack="0"/>
<pin id="692" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln505/65 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln486_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="11" slack="0"/>
<pin id="696" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/65 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln486_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="11" slack="0"/>
<pin id="700" dir="0" index="1" bw="11" slack="0"/>
<pin id="701" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln486/65 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="12" slack="0"/>
<pin id="707" dir="0" index="2" bw="5" slack="0"/>
<pin id="708" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/65 "/>
</bind>
</comp>

<comp id="712" class="1004" name="sub_ln18_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="11" slack="0"/>
<pin id="714" dir="0" index="1" bw="11" slack="0"/>
<pin id="715" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/65 "/>
</bind>
</comp>

<comp id="718" class="1004" name="sext_ln18_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="11" slack="0"/>
<pin id="720" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/65 "/>
</bind>
</comp>

<comp id="722" class="1004" name="select_ln18_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="12" slack="0"/>
<pin id="725" dir="0" index="2" bw="12" slack="0"/>
<pin id="726" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/65 "/>
</bind>
</comp>

<comp id="730" class="1004" name="xs_sign_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="64" slack="0"/>
<pin id="733" dir="0" index="2" bw="7" slack="0"/>
<pin id="734" dir="1" index="3" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign/65 "/>
</bind>
</comp>

<comp id="738" class="1004" name="mantissa_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="54" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="0" index="2" bw="52" slack="1"/>
<pin id="742" dir="0" index="3" bw="1" slack="0"/>
<pin id="743" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/66 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln15_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="54" slack="0"/>
<pin id="749" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/66 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln18_4_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="12" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_4/66 "/>
</bind>
</comp>

<comp id="754" class="1004" name="zext_ln18_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="12" slack="0"/>
<pin id="756" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/66 "/>
</bind>
</comp>

<comp id="758" class="1004" name="grp_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="54" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18/66 "/>
</bind>
</comp>

<comp id="764" class="1004" name="grp_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="54" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/66 "/>
</bind>
</comp>

<comp id="770" class="1004" name="trunc_ln357_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="27" slack="1"/>
<pin id="772" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln357/71 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sub_ln357_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="27" slack="0"/>
<pin id="776" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln357/71 "/>
</bind>
</comp>

<comp id="779" class="1004" name="trunc_ln358_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="24" slack="1"/>
<pin id="781" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln358/71 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sub_ln358_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="24" slack="0"/>
<pin id="785" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln358/71 "/>
</bind>
</comp>

<comp id="788" class="1004" name="result_12_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="33"/>
<pin id="791" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_12/72 "/>
</bind>
</comp>

<comp id="793" class="1004" name="result_18_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="36"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="0" index="2" bw="32" slack="33"/>
<pin id="797" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_18/72 "/>
</bind>
</comp>

<comp id="800" class="1004" name="result_15_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="32"/>
<pin id="803" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_15/72 "/>
</bind>
</comp>

<comp id="805" class="1004" name="result_19_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="36"/>
<pin id="807" dir="0" index="1" bw="32" slack="0"/>
<pin id="808" dir="0" index="2" bw="32" slack="32"/>
<pin id="809" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_19/72 "/>
</bind>
</comp>

<comp id="812" class="1004" name="select_ln357_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="36"/>
<pin id="814" dir="0" index="1" bw="27" slack="1"/>
<pin id="815" dir="0" index="2" bw="27" slack="1"/>
<pin id="816" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln357/72 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sext_ln357_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="27" slack="0"/>
<pin id="819" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln357/72 "/>
</bind>
</comp>

<comp id="821" class="1004" name="x_ratio_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="27" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_ratio/72 "/>
</bind>
</comp>

<comp id="828" class="1004" name="select_ln358_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="36"/>
<pin id="830" dir="0" index="1" bw="24" slack="1"/>
<pin id="831" dir="0" index="2" bw="24" slack="1"/>
<pin id="832" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln358/72 "/>
</bind>
</comp>

<comp id="833" class="1004" name="y_ratio_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="24" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_ratio/72 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_17_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="0" index="1" bw="137" slack="0"/>
<pin id="843" dir="0" index="2" bw="7" slack="0"/>
<pin id="844" dir="0" index="3" bw="8" slack="0"/>
<pin id="845" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/72 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_18_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="0"/>
<pin id="852" dir="0" index="1" bw="137" slack="0"/>
<pin id="853" dir="0" index="2" bw="7" slack="0"/>
<pin id="854" dir="0" index="3" bw="8" slack="0"/>
<pin id="855" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/72 "/>
</bind>
</comp>

<comp id="860" class="1004" name="val_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="8"/>
<pin id="862" dir="0" index="1" bw="32" slack="1"/>
<pin id="863" dir="0" index="2" bw="32" slack="1"/>
<pin id="864" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/73 "/>
</bind>
</comp>

<comp id="865" class="1004" name="result_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="32" slack="1"/>
<pin id="868" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result/74 "/>
</bind>
</comp>

<comp id="870" class="1004" name="result_17_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="9"/>
<pin id="872" dir="0" index="1" bw="32" slack="0"/>
<pin id="873" dir="0" index="2" bw="32" slack="1"/>
<pin id="874" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_17/74 "/>
</bind>
</comp>

<comp id="876" class="1004" name="result_size1_load_load_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="74"/>
<pin id="878" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_size1_load/75 "/>
</bind>
</comp>

<comp id="880" class="1004" name="store_ln104_store_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="0"/>
<pin id="882" dir="0" index="1" bw="32" slack="75"/>
<pin id="883" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/76 "/>
</bind>
</comp>

<comp id="885" class="1005" name="factor_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="0"/>
<pin id="887" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="factor "/>
</bind>
</comp>

<comp id="892" class="1005" name="result_size1_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="0"/>
<pin id="894" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="result_size1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="factor_2_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="73"/>
<pin id="901" dir="1" index="1" bw="32" slack="73"/>
</pin_list>
<bind>
<opset="factor_2 "/>
</bind>
</comp>

<comp id="904" class="1005" name="dc_2_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="1"/>
<pin id="906" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_2 "/>
</bind>
</comp>

<comp id="910" class="1005" name="dc_3_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="1"/>
<pin id="912" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_3 "/>
</bind>
</comp>

<comp id="916" class="1005" name="tmp_6_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="1"/>
<pin id="918" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="921" class="1005" name="tmp_8_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="1"/>
<pin id="923" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="926" class="1005" name="trunc_ln92_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="23" slack="1"/>
<pin id="928" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln92 "/>
</bind>
</comp>

<comp id="931" class="1005" name="xs_exp_3_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="1"/>
<pin id="933" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xs_exp_3 "/>
</bind>
</comp>

<comp id="937" class="1005" name="trunc_ln92_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="23" slack="2"/>
<pin id="939" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln92_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="xs_sign_2_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="35"/>
<pin id="947" dir="1" index="1" bw="1" slack="36"/>
</pin_list>
<bind>
<opset="xs_sign_2 "/>
</bind>
</comp>

<comp id="951" class="1005" name="tmp_11_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="956" class="1005" name="select_ln18_4_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="9" slack="1"/>
<pin id="958" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_4 "/>
</bind>
</comp>

<comp id="961" class="1005" name="xs_sign_3_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="35"/>
<pin id="963" dir="1" index="1" bw="1" slack="36"/>
</pin_list>
<bind>
<opset="xs_sign_3 "/>
</bind>
</comp>

<comp id="967" class="1005" name="zext_ln15_2_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="79" slack="1"/>
<pin id="969" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15_2 "/>
</bind>
</comp>

<comp id="973" class="1005" name="zext_ln18_2_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="79" slack="1"/>
<pin id="975" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_2 "/>
</bind>
</comp>

<comp id="979" class="1005" name="tmp_14_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="1"/>
<pin id="981" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="984" class="1005" name="select_ln18_6_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="9" slack="1"/>
<pin id="986" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_6 "/>
</bind>
</comp>

<comp id="989" class="1005" name="tmp_s_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="994" class="1005" name="tmp_13_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="999" class="1005" name="zext_ln15_3_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="79" slack="1"/>
<pin id="1001" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15_3 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="zext_ln18_3_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="79" slack="1"/>
<pin id="1007" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_3 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="val_2_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="1"/>
<pin id="1013" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_2 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_15_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="1"/>
<pin id="1020" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_16_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="1"/>
<pin id="1025" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="val_3_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_3 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="value_assign_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="1"/>
<pin id="1037" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value_assign "/>
</bind>
</comp>

<comp id="1042" class="1005" name="factor_1_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="1"/>
<pin id="1044" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="factor_1 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="icmp_ln61_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="3"/>
<pin id="1049" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="icmp_ln61_2_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="3"/>
<pin id="1054" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln61_2 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="tmp_2_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="1"/>
<pin id="1059" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="conv_i_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="64" slack="1"/>
<pin id="1064" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="1067" class="1005" name="select_ln61_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="64" slack="1"/>
<pin id="1069" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln61 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="dc_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="64" slack="1"/>
<pin id="1074" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="1077" class="1005" name="trunc_ln505_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="52" slack="1"/>
<pin id="1079" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln505 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tmp_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="1"/>
<pin id="1084" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1087" class="1005" name="select_ln18_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="12" slack="1"/>
<pin id="1089" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="xs_sign_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="9"/>
<pin id="1094" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="xs_sign "/>
</bind>
</comp>

<comp id="1097" class="1005" name="zext_ln15_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="137" slack="1"/>
<pin id="1099" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="zext_ln18_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="137" slack="1"/>
<pin id="1105" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="sdiv_ln357_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="27" slack="1"/>
<pin id="1111" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln357 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="sdiv_ln358_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="24" slack="1"/>
<pin id="1116" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln358 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="trunc_ln357_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="27" slack="1"/>
<pin id="1121" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln357 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="sub_ln357_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="27" slack="1"/>
<pin id="1126" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln357 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="trunc_ln358_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="24" slack="1"/>
<pin id="1131" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln358 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="sub_ln358_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="24" slack="1"/>
<pin id="1136" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln358 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="result_18_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="1"/>
<pin id="1141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_18 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="result_19_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="1"/>
<pin id="1147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_19 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="x_ratio_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="28" slack="1"/>
<pin id="1153" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="x_ratio "/>
</bind>
</comp>

<comp id="1156" class="1005" name="y_ratio_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="24" slack="1"/>
<pin id="1158" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="y_ratio "/>
</bind>
</comp>

<comp id="1161" class="1005" name="tmp_17_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="1"/>
<pin id="1163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="tmp_18_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="1"/>
<pin id="1168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="val_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="1"/>
<pin id="1173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="1177" class="1005" name="result_17_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="32" slack="1"/>
<pin id="1179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="185"><net_src comp="58" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="58" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="78" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="80" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="68" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="211"><net_src comp="168" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="249"><net_src comp="213" pin="34"/><net_sink comp="194" pin=2"/></net>

<net id="250"><net_src comp="176" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="251"><net_src comp="2" pin="0"/><net_sink comp="213" pin=4"/></net>

<net id="252"><net_src comp="4" pin="0"/><net_sink comp="213" pin=5"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="213" pin=6"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="213" pin=7"/></net>

<net id="255"><net_src comp="12" pin="0"/><net_sink comp="213" pin=11"/></net>

<net id="256"><net_src comp="14" pin="0"/><net_sink comp="213" pin=12"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="213" pin=13"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="213" pin=14"/></net>

<net id="259"><net_src comp="20" pin="0"/><net_sink comp="213" pin=15"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="213" pin=16"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="213" pin=17"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="213" pin=18"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="213" pin=19"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="213" pin=20"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="213" pin=21"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="213" pin=22"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="213" pin=23"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="213" pin=24"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="213" pin=25"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="213" pin=26"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="213" pin=27"/></net>

<net id="272"><net_src comp="46" pin="0"/><net_sink comp="213" pin=28"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="213" pin=29"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="213" pin=30"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="213" pin=31"/></net>

<net id="276"><net_src comp="54" pin="0"/><net_sink comp="213" pin=32"/></net>

<net id="277"><net_src comp="56" pin="0"/><net_sink comp="213" pin=33"/></net>

<net id="282"><net_src comp="104" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="82" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="84" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="86" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="305"><net_src comp="88" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="88" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="311"><net_src comp="134" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="320"><net_src comp="68" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="82" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="340"><net_src comp="90" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="92" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="94" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="347"><net_src comp="331" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="334" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="96" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="344" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="98" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="348" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="380"><net_src comp="90" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="92" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="94" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="387"><net_src comp="371" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="374" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="96" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="384" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="98" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="388" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="366" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="422"><net_src comp="106" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="331" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="108" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="428"><net_src comp="334" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="110" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="112" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="114" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="116" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="334" pin="4"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="435" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="449" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="429" pin="2"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="106" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="371" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="108" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="475"><net_src comp="118" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="120" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="122" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="481"><net_src comp="469" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="482" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="478" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="485" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="478" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="485" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="508"><net_src comp="501" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="110" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="112" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="114" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="116" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="518" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="510" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="504" pin="2"/><net_sink comp="527" pin=2"/></net>

<net id="541"><net_src comp="124" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="489" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="543"><net_src comp="126" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="544"><net_src comp="128" pin="0"/><net_sink comp="535" pin=3"/></net>

<net id="551"><net_src comp="124" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="495" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="126" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="554"><net_src comp="128" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="561"><net_src comp="118" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="120" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="122" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="567"><net_src comp="555" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="564" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="564" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="571" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="598"><net_src comp="124" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="575" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="126" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="128" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="608"><net_src comp="124" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="581" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="126" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="611"><net_src comp="128" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="621"><net_src comp="130" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="626"><net_src comp="132" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="640"><net_src comp="90" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="631" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="92" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="94" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="647"><net_src comp="631" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="634" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="96" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="644" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="98" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="668"><net_src comp="660" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="136" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="138" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="686"><net_src comp="140" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="677" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="142" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="689"><net_src comp="144" pin="0"/><net_sink comp="680" pin=3"/></net>

<net id="693"><net_src comp="677" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="680" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="694" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="146" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="148" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="698" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="150" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="716"><net_src comp="152" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="680" pin="4"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="704" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="718" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="698" pin="2"/><net_sink comp="722" pin=2"/></net>

<net id="735"><net_src comp="154" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="677" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="156" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="744"><net_src comp="158" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="120" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="746"><net_src comp="122" pin="0"/><net_sink comp="738" pin=3"/></net>

<net id="750"><net_src comp="738" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="747" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="754" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="747" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="754" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="777"><net_src comp="160" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="770" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="786"><net_src comp="162" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="779" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="68" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="798"><net_src comp="788" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="799"><net_src comp="793" pin="3"/><net_sink comp="202" pin=4"/></net>

<net id="804"><net_src comp="68" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="810"><net_src comp="800" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="811"><net_src comp="805" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="820"><net_src comp="812" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="817" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="164" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="827"><net_src comp="821" pin="2"/><net_sink comp="202" pin=5"/></net>

<net id="837"><net_src comp="828" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="166" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="839"><net_src comp="833" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="846"><net_src comp="170" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="758" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="848"><net_src comp="172" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="849"><net_src comp="174" pin="0"/><net_sink comp="840" pin=3"/></net>

<net id="856"><net_src comp="170" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="764" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="858"><net_src comp="172" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="859"><net_src comp="174" pin="0"/><net_sink comp="850" pin=3"/></net>

<net id="869"><net_src comp="68" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="875"><net_src comp="865" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="879"><net_src comp="876" pin="1"/><net_sink comp="213" pin=8"/></net>

<net id="884"><net_src comp="213" pin="34"/><net_sink comp="880" pin=0"/></net>

<net id="888"><net_src comp="182" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="891"><net_src comp="885" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="895"><net_src comp="186" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="898"><net_src comp="892" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="902"><net_src comp="326" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="907"><net_src comp="288" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="913"><net_src comp="293" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="919"><net_src comp="301" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="924"><net_src comp="306" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="929"><net_src comp="344" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="934"><net_src comp="374" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="940"><net_src comp="384" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="948"><net_src comp="417" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="954"><net_src comp="435" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="959"><net_src comp="453" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="964"><net_src comp="461" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="970"><net_src comp="478" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="972"><net_src comp="967" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="976"><net_src comp="485" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="982"><net_src comp="510" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="987"><net_src comp="527" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="992"><net_src comp="535" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="997"><net_src comp="545" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="1002"><net_src comp="564" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1008"><net_src comp="571" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1014"><net_src comp="587" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1017"><net_src comp="1011" pin="1"/><net_sink comp="793" pin=2"/></net>

<net id="1021"><net_src comp="592" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="1026"><net_src comp="602" pin="4"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="1031"><net_src comp="612" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1033"><net_src comp="1028" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1034"><net_src comp="1028" pin="1"/><net_sink comp="805" pin=2"/></net>

<net id="1038"><net_src comp="278" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1040"><net_src comp="1035" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1041"><net_src comp="1035" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="1045"><net_src comp="283" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1050"><net_src comp="648" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1055"><net_src comp="654" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1060"><net_src comp="301" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1065"><net_src comp="298" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1070"><net_src comp="669" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="1075"><net_src comp="312" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1080"><net_src comp="690" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="738" pin=2"/></net>

<net id="1085"><net_src comp="704" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1090"><net_src comp="722" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1095"><net_src comp="730" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1100"><net_src comp="747" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1102"><net_src comp="1097" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1106"><net_src comp="754" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1112"><net_src comp="617" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1117"><net_src comp="622" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1122"><net_src comp="770" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="812" pin=2"/></net>

<net id="1127"><net_src comp="773" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1132"><net_src comp="779" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="828" pin=2"/></net>

<net id="1137"><net_src comp="782" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1142"><net_src comp="793" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="202" pin=4"/></net>

<net id="1144"><net_src comp="1139" pin="1"/><net_sink comp="213" pin=3"/></net>

<net id="1148"><net_src comp="805" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1150"><net_src comp="1145" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1154"><net_src comp="821" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="202" pin=5"/></net>

<net id="1159"><net_src comp="833" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="1164"><net_src comp="840" pin="4"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1169"><net_src comp="850" pin="4"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="860" pin=2"/></net>

<net id="1174"><net_src comp="860" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="1176"><net_src comp="1171" pin="1"/><net_sink comp="870" pin=2"/></net>

<net id="1180"><net_src comp="870" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="213" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_x | {75 76 }
	Port: result_y | {75 76 }
	Port: result_w | {75 76 }
	Port: result_h | {75 76 }
	Port: result_size | {1 76 }
	Port: coord_8 | {75 76 }
	Port: coord_9 | {75 76 }
	Port: coord_10 | {75 76 }
 - Input state : 
	Port: face_detect : Data | {72 73 }
	Port: face_detect : stages_array | {75 76 }
	Port: face_detect : tree_thresh_array | {75 76 }
	Port: face_detect : weights_array0 | {75 76 }
	Port: face_detect : weights_array1 | {75 76 }
	Port: face_detect : coord_8 | {75 76 }
	Port: face_detect : coord_9 | {75 76 }
	Port: face_detect : coord_10 | {75 76 }
	Port: face_detect : weights_array2 | {75 76 }
	Port: face_detect : alpha1_array | {75 76 }
	Port: face_detect : alpha2_array | {75 76 }
	Port: face_detect : rectangles_array0 | {75 76 }
	Port: face_detect : rectangles_array2 | {75 76 }
	Port: face_detect : rectangles_array1 | {75 76 }
	Port: face_detect : rectangles_array3 | {75 76 }
	Port: face_detect : rectangles_array4 | {75 76 }
	Port: face_detect : rectangles_array6 | {75 76 }
	Port: face_detect : rectangles_array5 | {75 76 }
	Port: face_detect : rectangles_array7 | {75 76 }
	Port: face_detect : rectangles_array8 | {75 76 }
	Port: face_detect : rectangles_array10 | {75 76 }
	Port: face_detect : rectangles_array9 | {75 76 }
	Port: face_detect : rectangles_array11 | {75 76 }
	Port: face_detect : stages_thresh_array | {75 76 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln80 : 1
	State 2
		dc_2 : 1
		dc_3 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		xs_exp_2 : 1
		trunc_ln92 : 1
		icmp_ln92 : 2
		icmp_ln92_1 : 2
		or_ln92 : 3
		and_ln92_1 : 3
		xs_exp_3 : 1
		trunc_ln92_1 : 1
		icmp_ln92_2 : 2
		icmp_ln92_3 : 2
		or_ln92_1 : 3
		and_ln92_2 : 3
		and_ln92 : 3
		br_ln92 : 3
		xs_sign_2 : 1
		zext_ln317 : 2
		add_ln317 : 3
		tmp_11 : 4
		sub_ln18_2 : 2
		sext_ln18_5 : 3
		select_ln18_4 : 5
		xs_sign_3 : 1
	State 37
		zext_ln15_2 : 1
		zext_ln18_2 : 1
		lshr_ln18_2 : 2
		shl_ln18_2 : 2
		add_ln317_1 : 1
		tmp_14 : 2
		sext_ln18_7 : 1
		select_ln18_6 : 3
	State 38
		tmp_s : 1
		tmp_13 : 1
		zext_ln15_3 : 1
		zext_ln18_3 : 1
		lshr_ln18_3 : 2
		shl_ln18_3 : 2
	State 39
		tmp_15 : 1
		tmp_16 : 1
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
		tmp_9 : 1
		trunc_ln61 : 1
		icmp_ln61 : 2
		icmp_ln61_2 : 2
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
		xs_exp : 1
		trunc_ln505 : 1
		zext_ln486 : 2
		add_ln486 : 3
		tmp : 4
		sub_ln18 : 2
		sext_ln18 : 3
		select_ln18 : 5
		xs_sign : 1
	State 66
		zext_ln15 : 1
		zext_ln18 : 1
		lshr_ln18 : 2
		shl_ln18 : 2
	State 67
	State 68
	State 69
	State 70
	State 71
		sub_ln357 : 1
		sub_ln358 : 1
	State 72
		result_18 : 1
		result_19 : 1
		sext_ln357 : 1
		x_ratio : 2
		y_ratio : 1
		call_ln358 : 3
		tmp_17 : 1
		tmp_18 : 1
	State 73
	State 74
		result_17 : 1
	State 75
		call_ret1 : 1
	State 76
		write_ln104 : 1
		store_ln104 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                            Functional Unit                            |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202 |    0    |    3    |  4.764  |   572   |   349   |    0    |
|          |                        grp_processImage_fu_213                        |   1536  |    29   | 100.328 |  11360  |   8788  |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   sdiv   |                               grp_fu_617                              |    0    |    0    |    0    |   2283  |   1738  |    0    |
|          |                               grp_fu_622                              |    0    |    0    |    0    |   2283  |   1738  |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   dadd   |                               grp_fu_312                              |    0    |    3    |    0    |   1112  |   1110  |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                               grp_fu_489                              |    0    |    0    |    0    |   140   |   121   |    0    |
|   lshr   |                               grp_fu_575                              |    0    |    0    |    0    |   140   |   121   |    0    |
|          |                               grp_fu_758                              |    0    |    0    |    0    |   538   |   453   |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                               grp_fu_495                              |    0    |    0    |    0    |   140   |   121   |    0    |
|    shl   |                               grp_fu_581                              |    0    |    0    |    0    |   140   |   121   |    0    |
|          |                               grp_fu_764                              |    0    |    0    |    0    |   538   |   453   |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |                               grp_fu_278                              |    0    |    3    |    0    |   199   |   324   |    0    |
|          |                               grp_fu_283                              |    0    |    3    |    0    |   199   |   324   |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                          select_ln18_4_fu_453                         |    0    |    0    |    0    |    0    |    9    |    0    |
|          |                          select_ln18_6_fu_527                         |    0    |    0    |    0    |    0    |    9    |    0    |
|          |                              val_2_fu_587                             |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                              val_3_fu_612                             |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                           select_ln61_fu_669                          |    0    |    0    |    0    |    0    |    64   |    0    |
|  select  |                           select_ln18_fu_722                          |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                            result_18_fu_793                           |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                            result_19_fu_805                           |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                          select_ln357_fu_812                          |    0    |    0    |    0    |    0    |    27   |    0    |
|          |                          select_ln358_fu_828                          |    0    |    0    |    0    |    0    |    24   |    0    |
|          |                               val_fu_860                              |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                            result_17_fu_870                           |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           sub_ln18_2_fu_443                           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                           sub_ln18_3_fu_518                           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                            sub_ln18_fu_712                            |    0    |    0    |    0    |    0    |    12   |    0    |
|    sub   |                            sub_ln357_fu_773                           |    0    |    0    |    0    |    0    |    34   |    0    |
|          |                            sub_ln358_fu_782                           |    0    |    0    |    0    |    0    |    31   |    0    |
|          |                            result_12_fu_788                           |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                            result_15_fu_800                           |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                             result_fu_865                             |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                            icmp_ln92_fu_348                           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                           icmp_ln92_1_fu_354                          |    0    |    0    |    0    |    0    |    30   |    0    |
|   icmp   |                           icmp_ln92_2_fu_388                          |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                           icmp_ln92_3_fu_394                          |    0    |    0    |    0    |    0    |    30   |    0    |
|          |                            icmp_ln61_fu_648                           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                           icmp_ln61_2_fu_654                          |    0    |    0    |    0    |    0    |    30   |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                            add_ln317_fu_429                           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                           add_ln317_1_fu_504                          |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |                            add_ln486_fu_698                           |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                             x_ratio_fu_821                            |    0    |    0    |    0    |    0    |    34   |    0    |
|          |                             y_ratio_fu_833                            |    0    |    0    |    0    |    0    |    31   |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           and_ln92_1_fu_366                           |    0    |    0    |    0    |    0    |    2    |    0    |
|    and   |                           and_ln92_2_fu_406                           |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                            and_ln92_fu_411                            |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                            and_ln61_fu_664                            |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                             or_ln92_fu_360                            |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |                            or_ln92_1_fu_400                           |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                             or_ln61_fu_660                            |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |                            grp_write_fu_194                           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fdiv   |                               grp_fu_288                              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                               grp_fu_293                              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fpext  |                               grp_fu_298                              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fcmp   |                               grp_fu_301                              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                               grp_fu_306                              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                            xs_exp_2_fu_334                            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                            xs_exp_3_fu_374                            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                              tmp_s_fu_535                             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                             tmp_13_fu_545                             |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|                             tmp_15_fu_592                             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                             tmp_16_fu_602                             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                              tmp_9_fu_634                             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                             xs_exp_fu_680                             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                             tmp_17_fu_840                             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                             tmp_18_fu_850                             |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           trunc_ln92_fu_344                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                          trunc_ln92_1_fu_384                          |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                           trunc_ln61_fu_644                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           trunc_ln505_fu_690                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           trunc_ln357_fu_770                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           trunc_ln358_fu_779                          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                            xs_sign_2_fu_417                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                             tmp_11_fu_435                             |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|                            xs_sign_3_fu_461                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                             tmp_14_fu_510                             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                               tmp_fu_704                              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                             xs_sign_fu_730                            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           zext_ln317_fu_425                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           zext_ln15_2_fu_478                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           zext_ln18_2_fu_485                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                          zext_ln317_1_fu_501                          |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                           zext_ln15_3_fu_564                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           zext_ln18_3_fu_571                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           zext_ln486_fu_694                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                            zext_ln15_fu_747                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                            zext_ln18_fu_754                           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           sext_ln18_5_fu_449                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           sext_ln18_6_fu_482                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           sext_ln18_7_fu_523                          |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |                           sext_ln18_8_fu_568                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                            sext_ln18_fu_718                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           sext_ln18_4_fu_751                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           sext_ln357_fu_817                           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           mantissa_2_fu_469                           |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                           mantissa_3_fu_555                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                            mantissa_fu_738                            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                       |   1536  |    41   | 105.092 |  19644  |  16578  |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------+--------+--------+--------+--------+
|     IMG1_data     |   64   |    0   |    0   |    0   |
|    alpha1_array   |    4   |    0   |    0   |    -   |
|    alpha2_array   |    4   |    0   |    0   |    -   |
| rectangles_array0 |    2   |    0   |    0   |    -   |
| rectangles_array1 |    2   |    0   |    0   |    -   |
| rectangles_array10|    1   |    0   |    0   |    -   |
| rectangles_array11|    1   |    0   |    0   |    -   |
| rectangles_array2 |    2   |    0   |    0   |    -   |
| rectangles_array3 |    2   |    0   |    0   |    -   |
| rectangles_array4 |    2   |    0   |    0   |    -   |
| rectangles_array5 |    2   |    0   |    0   |    -   |
| rectangles_array6 |    2   |    0   |    0   |    -   |
| rectangles_array7 |    2   |    0   |    0   |    -   |
| rectangles_array8 |    2   |    0   |    0   |    -   |
| rectangles_array9 |    2   |    0   |    0   |    -   |
|    stages_array   |    0   |    8   |    4   |    -   |
|stages_thresh_array|    0   |   12   |    5   |    -   |
| tree_thresh_array |    4   |    0   |    0   |    -   |
|   weights_array0  |    4   |    0   |    0   |    -   |
|   weights_array1  |    4   |    0   |    0   |    -   |
|   weights_array2  |    4   |    0   |    0   |    -   |
+-------------------+--------+--------+--------+--------+
|       Total       |   110  |   20   |    9   |    0   |
+-------------------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   conv_i_reg_1062   |   64   |
|     dc_2_reg_904    |   32   |
|     dc_3_reg_910    |   32   |
|     dc_reg_1072     |   64   |
|  factor_1_reg_1042  |   32   |
|   factor_2_reg_899  |   32   |
|    factor_reg_885   |   32   |
| icmp_ln61_2_reg_1052|    1   |
|  icmp_ln61_reg_1047 |    1   |
|  result_17_reg_1177 |   32   |
|  result_18_reg_1139 |   32   |
|  result_19_reg_1145 |   32   |
| result_size1_reg_892|   32   |
| sdiv_ln357_reg_1109 |   27   |
| sdiv_ln358_reg_1114 |   24   |
|select_ln18_4_reg_956|    9   |
|select_ln18_6_reg_984|    9   |
| select_ln18_reg_1087|   12   |
| select_ln61_reg_1067|   64   |
|  sub_ln357_reg_1124 |   27   |
|  sub_ln358_reg_1134 |   24   |
|    tmp_11_reg_951   |    1   |
|    tmp_13_reg_994   |   32   |
|    tmp_14_reg_979   |    1   |
|   tmp_15_reg_1018   |   32   |
|   tmp_16_reg_1023   |   32   |
|   tmp_17_reg_1161   |   32   |
|   tmp_18_reg_1166   |   32   |
|    tmp_2_reg_1057   |    1   |
|    tmp_6_reg_916    |    1   |
|    tmp_8_reg_921    |    1   |
|     tmp_reg_1082    |    1   |
|    tmp_s_reg_989    |   32   |
| trunc_ln357_reg_1119|   27   |
| trunc_ln358_reg_1129|   24   |
| trunc_ln505_reg_1077|   52   |
| trunc_ln92_1_reg_937|   23   |
|  trunc_ln92_reg_926 |   23   |
|    val_2_reg_1011   |   32   |
|    val_3_reg_1028   |   32   |
|     val_reg_1171    |   32   |
|value_assign_reg_1035|   32   |
|   x_ratio_reg_1151  |   28   |
|   xs_exp_3_reg_931  |    8   |
|  xs_sign_2_reg_945  |    1   |
|  xs_sign_3_reg_961  |    1   |
|   xs_sign_reg_1092  |    1   |
|   y_ratio_reg_1156  |   24   |
| zext_ln15_2_reg_967 |   79   |
| zext_ln15_3_reg_999 |   79   |
|  zext_ln15_reg_1097 |   137  |
| zext_ln18_2_reg_973 |   79   |
| zext_ln18_3_reg_1005|   79   |
|  zext_ln18_reg_1103 |   137  |
+---------------------+--------+
|        Total        |  1742  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  Comp                                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            grp_write_fu_194                           |  p2  |   2  |  32  |   64   ||    9    |
| grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202 |  p1  |   2  |  24  |   48   ||    9    |
| grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202 |  p2  |   2  |  32  |   64   ||    9    |
| grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202 |  p4  |   2  |  32  |   64   ||    9    |
| grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202 |  p5  |   2  |  28  |   56   ||    9    |
|                               grp_fu_301                              |  p0  |   2  |  32  |   64   ||    9    |
|                               grp_fu_301                              |  p1  |   2  |  32  |   64   |
|                               grp_fu_489                              |  p0  |   2  |  25  |   50   ||    9    |
|                               grp_fu_489                              |  p1  |   2  |  32  |   64   ||    9    |
|                               grp_fu_495                              |  p0  |   2  |  25  |   50   ||    9    |
|                               grp_fu_495                              |  p1  |   2  |  32  |   64   ||    9    |
|                               grp_fu_575                              |  p0  |   2  |  25  |   50   ||    9    |
|                               grp_fu_575                              |  p1  |   2  |  32  |   64   ||    9    |
|                               grp_fu_581                              |  p0  |   2  |  25  |   50   ||    9    |
|                               grp_fu_581                              |  p1  |   2  |  32  |   64   ||    9    |
|                               grp_fu_758                              |  p0  |   2  |  54  |   108  ||    9    |
|                               grp_fu_758                              |  p1  |   2  |  32  |   64   ||    9    |
|                               grp_fu_764                              |  p0  |   2  |  54  |   108  ||    9    |
|                               grp_fu_764                              |  p1  |   2  |  32  |   64   ||    9    |
|-----------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                 Total                                 |      |      |      |  1224  ||  30.172 ||   162   |
|-----------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |  1536  |   41   |   105  |  19644 |  16578 |    0   |
|   Memory  |   110  |    -   |    -   |   20   |    9   |    0   |
|Multiplexer|    -   |    -   |   30   |    -   |   162  |    -   |
|  Register |    -   |    -   |    -   |  1742  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  1646  |   41   |   135  |  21406 |  16749 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
