

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling81165b7b94fe60e5edd3661e7ddfbca7  /home/pars/Documents/sim_8/cc_base
Extracting PTX file and ptxas options    1: cc_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_8/cc_base
self exe links to: /home/pars/Documents/sim_8/cc_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_8/cc_base
Running md5sum using "md5sum /home/pars/Documents/sim_8/cc_base "
self exe links to: /home/pars/Documents/sim_8/cc_base
Extracting specific PTX file named cc_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x555ce81bcdbb, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=18, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x555ce81bcc40, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/new/econ-psmigr2.mtx
Removing redundent edges... 258482 redundent edges are removed
|V| 3140 |E| 821562
This graph is symmetrized
Launching CUDA CC solver (13 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc490b0b3c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc490b0b30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc490b0b28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc490b0b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc490b0b18..

GPGPU-Sim PTX: cudaLaunch for 0x0x555ce81bcc40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (cc_base.1.sm_75.ptx:42) @%p1 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (cc_base.1.sm_75.ptx:53) @%p2 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (cc_base.1.sm_75.ptx:59) @%p3 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base.1.sm_75.ptx:97) not.b32 %r33, %r3;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x130 (cc_base.1.sm_75.ptx:75) @%p4 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x170 (cc_base.1.sm_75.ptx:84) @%p5 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a8 (cc_base.1.sm_75.ptx:94) @%p6 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base.1.sm_75.ptx:97) not.b32 %r33, %r3;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (cc_base.1.sm_75.ptx:100) @%p7 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x210 (cc_base.1.sm_75.ptx:114) @%p8 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x250 (cc_base.1.sm_75.ptx:123) @%p9 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x290 (cc_base.1.sm_75.ptx:136) @%p10 bra $L__BB0_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d0 (cc_base.1.sm_75.ptx:145) @%p11 bra $L__BB0_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (cc_base.1.sm_75.ptx:158) @%p12 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (cc_base.1.sm_75.ptx:167) @%p13 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x390 (cc_base.1.sm_75.ptx:180) @%p14 bra $L__BB0_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3d0 (cc_base.1.sm_75.ptx:189) @%p15 bra $L__BB0_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (cc_base.1.sm_75.ptx:198) @%p16 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 993188
gpu_sim_insn = 11617683
gpu_ipc =      11.6974
gpu_tot_sim_cycle = 993188
gpu_tot_sim_insn = 11617683
gpu_tot_ipc =      11.6974
gpu_tot_issued_cta = 13
gpu_occupancy = 15.7591% 
gpu_tot_occupancy = 15.7591% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1129
partiton_level_parallism_total  =       0.1129
partiton_level_parallism_util =       1.2899
partiton_level_parallism_util_total  =       1.2899
L2_BW  =       4.9323 GB/Sec
L2_BW_total  =       4.9323 GB/Sec
gpu_total_sim_rate=6969

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 195245, Miss = 11627, Miss_rate = 0.060, Pending_hits = 77, Reservation_fails = 309
	L1D_cache_core[1]: Access = 176888, Miss = 10593, Miss_rate = 0.060, Pending_hits = 122, Reservation_fails = 301
	L1D_cache_core[2]: Access = 149754, Miss = 9139, Miss_rate = 0.061, Pending_hits = 143, Reservation_fails = 308
	L1D_cache_core[3]: Access = 117860, Miss = 7327, Miss_rate = 0.062, Pending_hits = 164, Reservation_fails = 309
	L1D_cache_core[4]: Access = 156566, Miss = 9390, Miss_rate = 0.060, Pending_hits = 141, Reservation_fails = 342
	L1D_cache_core[5]: Access = 130010, Miss = 7950, Miss_rate = 0.061, Pending_hits = 146, Reservation_fails = 328
	L1D_cache_core[6]: Access = 122409, Miss = 7446, Miss_rate = 0.061, Pending_hits = 162, Reservation_fails = 330
	L1D_cache_core[7]: Access = 159790, Miss = 9823, Miss_rate = 0.061, Pending_hits = 144, Reservation_fails = 334
	L1D_cache_core[8]: Access = 184060, Miss = 11184, Miss_rate = 0.061, Pending_hits = 150, Reservation_fails = 338
	L1D_cache_core[9]: Access = 129612, Miss = 7757, Miss_rate = 0.060, Pending_hits = 137, Reservation_fails = 315
	L1D_cache_core[10]: Access = 129695, Miss = 7553, Miss_rate = 0.058, Pending_hits = 156, Reservation_fails = 324
	L1D_cache_core[11]: Access = 150362, Miss = 8949, Miss_rate = 0.060, Pending_hits = 151, Reservation_fails = 319
	L1D_cache_core[12]: Access = 36470, Miss = 2474, Miss_rate = 0.068, Pending_hits = 38, Reservation_fails = 38
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1838721
	L1D_total_cache_misses = 111212
	L1D_total_cache_miss_rate = 0.0605
	L1D_total_cache_pending_hits = 1731
	L1D_total_cache_reservation_fails = 3895
	L1D_cache_data_port_util = 0.260
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1724840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1731
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1837770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 951

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3895
ctas_completed 13, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
13052, 14590, 20664, 30654, 9042, 25418, 41238, 23322, 
gpgpu_n_tot_thrd_icount = 55769664
gpgpu_n_tot_w_icount = 1742802
gpgpu_n_stall_shd_mem = 550658
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 111199
gpgpu_n_mem_write_global = 951
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2471618
gpgpu_n_store_insn = 6286
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 502688
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 47970
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:820	W0_Idle:6062529	W0_Scoreboard:18710697	W1:493674	W2:309955	W3:138990	W4:112099	W5:82725	W6:75527	W7:46923	W8:40295	W9:34437	W10:31144	W11:20418	W12:22357	W13:23384	W14:19333	W15:20964	W16:18133	W17:14744	W18:13414	W19:12545	W20:13979	W21:10578	W22:10219	W23:8114	W24:10828	W25:8345	W26:11320	W27:9784	W28:8147	W29:12971	W30:14332	W31:17700	W32:75424
single_issue_nums: WS0:464855	WS1:439741	WS2:417156	WS3:421050	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 889592 {8:111199,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38040 {40:951,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4447960 {40:111199,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7608 {8:951,}
maxmflatency = 523 
max_icnt2mem_latency = 169 
maxmrqlatency = 65 
max_icnt2sh_latency = 56 
averagemflatency = 251 
avg_icnt2mem_latency = 36 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:15661 	10 	34 	120 	225 	391 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93778 	18321 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	110013 	1497 	640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	110043 	800 	661 	388 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	185 	723 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        37        17        24        35        39        56        49        21        24         8         8        10        11        12        13 
dram[1]:        36        37        26        34        42        41        56        56        24        24        12        12         8         8        15        16 
dram[2]:        38        36        36        36        41        24        56        56        11        15         8         8        12         8        16        16 
dram[3]:        40        40        36        28        25        29        60        60        16        20        12         8         8         8        16        16 
dram[4]:        35        35        27        28        19        20        60        32        20        16         6         4         8        16        14        20 
dram[5]:        37        36        48        48        36        25        37        43        20        23         4         4        16        20        17        16 
dram[6]:        40        40        48        52         8         9        48        51        16        16         8         8        14        12        16        16 
dram[7]:        32        40        35        41        23        19        46        55        16        16        12        12         8        12        17        16 
dram[8]:        40        40        43        44        22        27        55        57        16        15        11         8        12        12        16        16 
dram[9]:        40        32        49        21        39        38        57        56        17        17        12        16        12        12        19        17 
dram[10]:        33        32        56        56        35        36        48        38        16        13        12        12        11        10        23        20 
dram[11]:        33        35        56        56        36        39        51        52        17        20        15        13        20        16        13        13 
maximum service time to same row:
dram[0]:     99951     86472     86721     81087    130074    143154    107230     94768    144726    105579    140132    147926    158084    167588     84347     97264 
dram[1]:     85134     83791    152758    154855    156422    169802    126368    135069    105380    103673    155719    163525    177080    186536    107675    117854 
dram[2]:     96320    110820    101562    105203    183870     95218    143779    219226    102157     85515     85486     98716    317924    311723    127367    136888 
dram[3]:     91181     92935    116453    116662    108721    122135    233352    239534     86777     98887    202694     81584    320812    329521     83310     83292 
dram[4]:    166336    114313    117927    119197     83162     96522    247356    177717    111049    122682     99611    104288    123681    163298     93712     83325 
dram[5]:    111682    109060    196326    205039    159225    113109    100830    113899    132883    142917    110526    120071    154993    430406     83237     84928 
dram[6]:    106458    104928    213874    222877     59005     55596    126963    139859     78272    112071    129006    127719    236676    191089    137115    147464 
dram[7]:    103530    162398    114844    127965     86905     70821    102073    105778    111662    111520    137216    146684    149360    129150    127947    139212 
dram[8]:    173206    184007    140385    152687     84788     98404    118133    130607    119046    129488    156154    151964    171232    124881    150501    256143 
dram[9]:    194802     74628    164602     88027    178983    189741    143685    156952    139501    149529    163290    174500    164852    113236    171849    182182 
dram[10]:    165561    162334    157924    168439    137548    150857    107134     85657    159574    146221    185689    196871    122030    131284    192536    151992 
dram[11]:     77777    145085    178624    189079    164117    177957     76892     62616    133367    140355    207256    215060    180862    145191    162408     86164 
average row accesses per activate:
dram[0]:  4.153846  3.961539  2.909091  3.096774  2.897436  3.235294  5.888889  4.320000  6.181818  5.538462  6.230769  6.153846  3.588235  4.615385  2.888889  2.190476 
dram[1]:  4.333333  5.411765  4.000000  4.380952  3.884615  4.761905 11.111111 11.111111  5.066667  4.800000  4.555555  4.444445  6.222222  7.142857  2.444444  3.520000 
dram[2]:  9.000000  7.666667  4.600000  3.407408  3.884615  3.055556 10.100000 12.000000  2.105263  2.370370  3.538461  3.100000  9.600000  8.333333  3.695652  3.076923 
dram[3]:  9.500000  8.888889  3.571429  2.400000  2.918919  3.448276  8.545455  8.000000  2.517241  3.789474  2.931035  3.076923  8.000000  8.000000  4.500000  3.842105 
dram[4]:  4.875000  4.857143  2.434783  2.609756  3.466667  3.294118  8.000000  5.647059  3.217391  2.518518  3.166667  4.437500  7.250000 11.200000  3.130435  4.500000 
dram[5]:  4.117647  4.444445  3.413793  3.692308  4.695652  3.758621  4.000000  5.090909  2.666667  3.600000  4.857143  5.076923 11.200000 16.000000  6.500000  4.470588 
dram[6]:  6.909091  6.666667  3.958333  5.411765  2.434783  2.604651  5.600000  3.709677  3.454545  4.533333  4.571429  4.533333  7.500000  4.461538  5.333333  4.000000 
dram[7]:  6.000000  6.000000  4.181818  5.333333  3.724138  3.724138  3.473684  4.413793  4.571429  4.615385  3.800000  4.222222  2.560000  3.125000  3.030303  3.125000 
dram[8]:  5.666667  8.444445  5.333333  8.000000  3.724138  3.242424  5.347826  5.000000  4.000000  3.333333  3.272727  2.925926  3.000000  3.476191  3.392857  3.600000 
dram[9]:  8.444445  3.833333  8.090909  4.041667  4.000000  3.586207  6.823529  6.000000  3.000000  2.857143  4.150000  6.307693  4.571429  4.055555  3.727273  3.947368 
dram[10]:  5.333333  5.428571 13.142858 10.222222  4.000000  4.260870  4.000000  4.000000  3.555556  3.400000  6.800000  3.333333  3.375000  4.222222  4.444445  3.538461 
dram[11]:  3.952381  3.320000  8.800000  8.000000  5.222222  5.750000  4.206897  4.428571  3.200000  4.000000  5.000000  5.846154  6.888889  4.461538  2.787879  2.878788 
average row locality = 16442/3965 = 4.146784
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       108       103        96        96       113       110       106       108        68        72        81        80        61        60       104        92 
dram[1]:       104        92        92        92       101       100       100       100        76        72        82        80        56        50        88        88 
dram[2]:        90        69        92        92       101       110       100        96        80        64        92        93        48        50        85        80 
dram[3]:        76        80       100       108       108       100        94        96        73        72        85        80        48        48        81        73 
dram[4]:        78        68       112       107       104       112        96        96        74        68        76        71        58        56        72        72 
dram[5]:        70        80        99        96       108       109       112       112        72        72        68        66        56        48        65        76 
dram[6]:        76        80        95        92       112       112       112       115        76        68        64        68        60        58        80        88 
dram[7]:        84        72        92        96       108       108       132       128        64        60        76        76        64        75       100       100 
dram[8]:        68        76        96        88       108       107       123       120        60        60        72        79        78        73        95        90 
dram[9]:        76        92        89        97       100       104       116       108        60        60        83        82        64        73        82        75 
dram[10]:        80        76        92        92       108        98       104       116        64        68        68        80        81        76        80        92 
dram[11]:        83        83        88        88        94        92       122       124        80        80        80        76        62        58        92        95 
total dram reads = 16441
bank skew: 132/48 = 2.75
chip skew: 1458/1309 = 1.11
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1434      1506      1551      1569      1336      1357      2018      1950      1927      1833      1638      1661      2115      2142      1295      1467
dram[1]:       1475      1662      1625      1612      1476      1500      2028      1976      1707      1828      1603      1640      2305      2602      1493      1510
dram[2]:       1686      2173      1631      1608      1462      1369      2405      2042      1676      2034      1441      1440      2630      2560      1552      1662
dram[3]:       1989      1895      1482      1396      1383      1499      2083      2046      1811      1815      1560      1639      2676      2623      1617      1781
dram[4]:       1936      2220      1335      1426      1437      1330      2033      2028      1794      1924      1745      1855      2231      2294      1823      1828
dram[5]:       2130      1902      1499      1543      1394      1391      1744      1762      1833      1843      1901      2004      2310      2697      2001      1708
dram[6]:       2007      1883      1585      1601      1353      1356      1755      1722      1734      1940      2023      1951      2179      2210      1656      1507
dram[7]:       1811      2089      1620      1539      1404      1383      1519      1563      2018      2172      1733      1716      2032      1738      1347      1329
dram[8]:       2219      1971      1566      1689      1374      1398      1642      1662      2158      2185      1825      1668      1689      1795      1419      1480
dram[9]:       1998      1659      1678      1539      1481      1445      1717      1839      2178      2141      1600      1608      2033      1777      1625      1760
dram[10]:       1897      2002      1638      1617      1404      1517      1909      1717      2045      1932      1930      1641      1631      1715      1648      1462
dram[11]:       1815      1830      1671      1681      1569      1618      1633      1618      1654      1659      1657      1743      2105      2217      1447      1405
maximum mf latency per bank:
dram[0]:        506       514       375       389       391       442       465       466       382       378       363       385       362       362       451       384
dram[1]:        513       511       379       393       388       365       456       473       381       371       362       362       363       361       362       390
dram[2]:        510       514       376       372       377       378       361       387       389       379       362       362       363       361       386       361
dram[3]:        516       513       367       378       363       465       414       361       362       362       362       365       361       361       366       363
dram[4]:        503       518       365       367       361       369       463       474       386       362       382       365       363       361       361       377
dram[5]:        523       520       364       473       372       456       377       473       394       395       362       387       361       361       361       362
dram[6]:        519       513       478       381       366       374       419       465       361       364       391       362       408       370       362       361
dram[7]:        516       514       463       371       368       363       416       402       378       361       361       361       361       362       363       382
dram[8]:        502       519       379       412       460       391       476       440       375       378       389       362       376       362       361       361
dram[9]:        523       519       464       395       366       361       455       465       362       361       362       361       361       362       366       361
dram[10]:        517       512       401       385       380       369       419       438       362       394       398       363       387       361       390       392
dram[11]:        515       512       362       396       361       405       384       404       392       386       369       382       361       361       363       375

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2546998 n_nop=2544744 n_act=406 n_pre=390 n_ref_event=0 n_req=1458 n_rd=1458 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=60767 dram_eff=0.09597
bk0: 108a 2545481i bk1: 103a 2545489i bk2: 96a 2545369i bk3: 96a 2545445i bk4: 113a 2545041i bk5: 110a 2545223i bk6: 106a 2546030i bk7: 108a 2545691i bk8: 68a 2546396i bk9: 72a 2546315i bk10: 81a 2546334i bk11: 80a 2546349i bk12: 61a 2546163i bk13: 60a 2546361i bk14: 104a 2545266i bk15: 92a 2544893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732510
Row_Buffer_Locality_read = 0.732510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018314
Bank_Level_Parallism_Col = 1.028356
Bank_Level_Parallism_Ready = 1.000686
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028265 

BW Util details:
bwutil = 0.002290 
total_CMD = 2546998 
util_bw = 5832 
Wasted_Col = 9668 
Wasted_Row = 9357 
Idle = 2522141 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2546998 
n_nop = 2544744 
Read = 1458 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 406 
n_pre = 390 
n_ref = 0 
n_req = 1458 
total_req = 1458 

Dual Bus Interface Util: 
issued_total_row = 796 
issued_total_col = 1458 
Row_Bus_Util =  0.000313 
CoL_Bus_Util = 0.000572 
Either_Row_CoL_Bus_Util = 0.000885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00151629
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2546998 n_nop=2545023 n_act=309 n_pre=293 n_ref_event=0 n_req=1373 n_rd=1373 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002156
n_activity=50838 dram_eff=0.108
bk0: 104a 2545557i bk1: 92a 2545893i bk2: 92a 2545822i bk3: 92a 2545893i bk4: 101a 2545632i bk5: 100a 2545918i bk6: 100a 2546493i bk7: 100a 2546509i bk8: 76a 2546233i bk9: 72a 2546237i bk10: 82a 2546096i bk11: 80a 2546090i bk12: 56a 2546531i bk13: 50a 2546660i bk14: 88a 2545262i bk15: 88a 2545730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786599
Row_Buffer_Locality_read = 0.786599
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.036092
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000728
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002156 
total_CMD = 2546998 
util_bw = 5492 
Wasted_Col = 7292 
Wasted_Row = 6914 
Idle = 2527300 

BW Util Bottlenecks: 
RCDc_limit = 7366 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2546998 
n_nop = 2545023 
Read = 1373 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 309 
n_pre = 293 
n_ref = 0 
n_req = 1373 
total_req = 1373 

Dual Bus Interface Util: 
issued_total_row = 602 
issued_total_col = 1373 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.000539 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00174441
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2546998 n_nop=2544987 n_act=342 n_pre=326 n_ref_event=0 n_req=1343 n_rd=1342 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.002109
n_activity=53108 dram_eff=0.1012
bk0: 90a 2546261i bk1: 69a 2546335i bk2: 92a 2546024i bk3: 92a 2545680i bk4: 101a 2545712i bk5: 110a 2545215i bk6: 100a 2546474i bk7: 96a 2546587i bk8: 80a 2545090i bk9: 64a 2545630i bk10: 92a 2545675i bk11: 93a 2545467i bk12: 48a 2546665i bk13: 50a 2546661i bk14: 85a 2545828i bk15: 80a 2545750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756515
Row_Buffer_Locality_read = 0.757079
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.028986
Bank_Level_Parallism_Col = 1.034937
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.001608
GrpLevelPara = 1.033544 

BW Util details:
bwutil = 0.002109 
total_CMD = 2546998 
util_bw = 5372 
Wasted_Col = 8078 
Wasted_Row = 7714 
Idle = 2525834 

BW Util Bottlenecks: 
RCDc_limit = 8130 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2546998 
n_nop = 2544987 
Read = 1342 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 342 
n_pre = 326 
n_ref = 0 
n_req = 1343 
total_req = 1343 

Dual Bus Interface Util: 
issued_total_row = 668 
issued_total_col = 1343 
Row_Bus_Util =  0.000262 
CoL_Bus_Util = 0.000527 
Either_Row_CoL_Bus_Util = 0.000790 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.00191559
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2546998 n_nop=2545002 n_act=345 n_pre=329 n_ref_event=0 n_req=1322 n_rd=1322 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002076
n_activity=52913 dram_eff=0.09994
bk0: 76a 2546384i bk1: 80a 2546360i bk2: 100a 2545650i bk3: 108a 2544772i bk4: 108a 2545155i bk5: 100a 2545511i bk6: 94a 2546382i bk7: 96a 2546360i bk8: 73a 2545547i bk9: 72a 2546015i bk10: 85a 2545531i bk11: 80a 2545692i bk12: 48a 2546637i bk13: 48a 2546676i bk14: 81a 2546125i bk15: 73a 2546120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.749622
Row_Buffer_Locality_read = 0.749622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030916
Bank_Level_Parallism_Col = 1.035589
Bank_Level_Parallism_Ready = 1.000756
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035589 

BW Util details:
bwutil = 0.002076 
total_CMD = 2546998 
util_bw = 5288 
Wasted_Col = 8159 
Wasted_Row = 7742 
Idle = 2525809 

BW Util Bottlenecks: 
RCDc_limit = 8224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2546998 
n_nop = 2545002 
Read = 1322 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 345 
n_pre = 329 
n_ref = 0 
n_req = 1322 
total_req = 1322 

Dual Bus Interface Util: 
issued_total_row = 674 
issued_total_col = 1322 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.000519 
Either_Row_CoL_Bus_Util = 0.000784 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.00221869
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2546998 n_nop=2544962 n_act=366 n_pre=350 n_ref_event=0 n_req=1320 n_rd=1320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002073
n_activity=54882 dram_eff=0.09621
bk0: 78a 2546013i bk1: 68a 2546140i bk2: 112a 2544771i bk3: 107a 2544975i bk4: 104a 2545485i bk5: 112a 2545267i bk6: 96a 2546332i bk7: 96a 2546105i bk8: 74a 2545814i bk9: 68a 2545616i bk10: 76a 2545728i bk11: 71a 2546143i bk12: 58a 2546543i bk13: 56a 2546739i bk14: 72a 2545937i bk15: 72a 2546268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733333
Row_Buffer_Locality_read = 0.733333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025745
Bank_Level_Parallism_Col = 1.027338
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026026 

BW Util details:
bwutil = 0.002073 
total_CMD = 2546998 
util_bw = 5280 
Wasted_Col = 8708 
Wasted_Row = 8251 
Idle = 2524759 

BW Util Bottlenecks: 
RCDc_limit = 8726 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2546998 
n_nop = 2544962 
Read = 1320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 366 
n_pre = 350 
n_ref = 0 
n_req = 1320 
total_req = 1320 

Dual Bus Interface Util: 
issued_total_row = 716 
issued_total_col = 1320 
Row_Bus_Util =  0.000281 
CoL_Bus_Util = 0.000518 
Either_Row_CoL_Bus_Util = 0.000799 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00182646
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2546998 n_nop=2545071 n_act=317 n_pre=301 n_ref_event=0 n_req=1309 n_rd=1309 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002056
n_activity=51008 dram_eff=0.1027
bk0: 70a 2545951i bk1: 80a 2545919i bk2: 99a 2545572i bk3: 96a 2545720i bk4: 108a 2545857i bk5: 109a 2545525i bk6: 112a 2545594i bk7: 112a 2545850i bk8: 72a 2545610i bk9: 72a 2545924i bk10: 68a 2546238i bk11: 66a 2546286i bk12: 56a 2546695i bk13: 48a 2546824i bk14: 65a 2546514i bk15: 76a 2546184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770053
Row_Buffer_Locality_read = 0.770053
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027624
Bank_Level_Parallism_Col = 1.037477
Bank_Level_Parallism_Ready = 1.001528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036563 

BW Util details:
bwutil = 0.002056 
total_CMD = 2546998 
util_bw = 5236 
Wasted_Col = 7499 
Wasted_Row = 7163 
Idle = 2527100 

BW Util Bottlenecks: 
RCDc_limit = 7547 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2546998 
n_nop = 2545071 
Read = 1309 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 317 
n_pre = 301 
n_ref = 0 
n_req = 1309 
total_req = 1309 

Dual Bus Interface Util: 
issued_total_row = 618 
issued_total_col = 1309 
Row_Bus_Util =  0.000243 
CoL_Bus_Util = 0.000514 
Either_Row_CoL_Bus_Util = 0.000757 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.00230664
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2546998 n_nop=2544970 n_act=344 n_pre=328 n_ref_event=0 n_req=1356 n_rd=1356 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00213
n_activity=54235 dram_eff=0.1
bk0: 76a 2546233i bk1: 80a 2546204i bk2: 95a 2545837i bk3: 92a 2546175i bk4: 112a 2544756i bk5: 112a 2544855i bk6: 112a 2545930i bk7: 115a 2545402i bk8: 76a 2545840i bk9: 68a 2546202i bk10: 64a 2546264i bk11: 68a 2546229i bk12: 60a 2546579i bk13: 58a 2546357i bk14: 80a 2546261i bk15: 88a 2545925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758112
Row_Buffer_Locality_read = 0.758112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018963
Bank_Level_Parallism_Col = 1.031051
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031051 

BW Util details:
bwutil = 0.002130 
total_CMD = 2546998 
util_bw = 5424 
Wasted_Col = 8184 
Wasted_Row = 7826 
Idle = 2525564 

BW Util Bottlenecks: 
RCDc_limit = 8215 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2546998 
n_nop = 2544970 
Read = 1356 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 344 
n_pre = 328 
n_ref = 0 
n_req = 1356 
total_req = 1356 

Dual Bus Interface Util: 
issued_total_row = 672 
issued_total_col = 1356 
Row_Bus_Util =  0.000264 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00219239
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2546998 n_nop=2544807 n_act=386 n_pre=370 n_ref_event=0 n_req=1435 n_rd=1435 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002254
n_activity=58543 dram_eff=0.09805
bk0: 84a 2546018i bk1: 72a 2546155i bk2: 92a 2545906i bk3: 96a 2546103i bk4: 108a 2545564i bk5: 108a 2545556i bk6: 132a 2545106i bk7: 128a 2545520i bk8: 64a 2546260i bk9: 60a 2546329i bk10: 76a 2546008i bk11: 76a 2546097i bk12: 64a 2545768i bk13: 75a 2545798i bk14: 100a 2545354i bk15: 100a 2545390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742160
Row_Buffer_Locality_read = 0.742160
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031051
Bank_Level_Parallism_Col = 1.034678
Bank_Level_Parallism_Ready = 1.000697
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032277 

BW Util details:
bwutil = 0.002254 
total_CMD = 2546998 
util_bw = 5740 
Wasted_Col = 9092 
Wasted_Row = 8655 
Idle = 2523511 

BW Util Bottlenecks: 
RCDc_limit = 9182 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2546998 
n_nop = 2544807 
Read = 1435 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 386 
n_pre = 370 
n_ref = 0 
n_req = 1435 
total_req = 1435 

Dual Bus Interface Util: 
issued_total_row = 756 
issued_total_col = 1435 
Row_Bus_Util =  0.000297 
CoL_Bus_Util = 0.000563 
Either_Row_CoL_Bus_Util = 0.000860 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00219199
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2546998 n_nop=2544907 n_act=357 n_pre=341 n_ref_event=0 n_req=1393 n_rd=1393 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002188
n_activity=55797 dram_eff=0.09986
bk0: 68a 2546152i bk1: 76a 2546332i bk2: 96a 2546121i bk3: 88a 2546459i bk4: 108a 2545586i bk5: 107a 2545372i bk6: 123a 2545830i bk7: 120a 2545735i bk8: 60a 2546176i bk9: 60a 2546078i bk10: 72a 2545867i bk11: 79a 2545652i bk12: 78a 2545664i bk13: 73a 2545940i bk14: 95a 2545607i bk15: 90a 2545737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755205
Row_Buffer_Locality_read = 0.755205
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024541
Bank_Level_Parallism_Col = 1.028990
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027658 

BW Util details:
bwutil = 0.002188 
total_CMD = 2546998 
util_bw = 5572 
Wasted_Col = 8473 
Wasted_Row = 8100 
Idle = 2524853 

BW Util Bottlenecks: 
RCDc_limit = 8507 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2546998 
n_nop = 2544907 
Read = 1393 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 357 
n_pre = 341 
n_ref = 0 
n_req = 1393 
total_req = 1393 

Dual Bus Interface Util: 
issued_total_row = 698 
issued_total_col = 1393 
Row_Bus_Util =  0.000274 
CoL_Bus_Util = 0.000547 
Either_Row_CoL_Bus_Util = 0.000821 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0017927
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2546998 n_nop=2545013 n_act=320 n_pre=304 n_ref_event=0 n_req=1361 n_rd=1361 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002137
n_activity=51779 dram_eff=0.1051
bk0: 76a 2546309i bk1: 92a 2545596i bk2: 89a 2546427i bk3: 97a 2545814i bk4: 100a 2545757i bk5: 104a 2545545i bk6: 116a 2546115i bk7: 108a 2546075i bk8: 60a 2545987i bk9: 60a 2545931i bk10: 83a 2545988i bk11: 82a 2546323i bk12: 64a 2546292i bk13: 73a 2546103i bk14: 82a 2545902i bk15: 75a 2546040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776635
Row_Buffer_Locality_read = 0.776635
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030959
Bank_Level_Parallism_Col = 1.037171
Bank_Level_Parallism_Ready = 1.000735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036719 

BW Util details:
bwutil = 0.002137 
total_CMD = 2546998 
util_bw = 5444 
Wasted_Col = 7552 
Wasted_Row = 7123 
Idle = 2526879 

BW Util Bottlenecks: 
RCDc_limit = 7613 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2546998 
n_nop = 2545013 
Read = 1361 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 320 
n_pre = 304 
n_ref = 0 
n_req = 1361 
total_req = 1361 

Dual Bus Interface Util: 
issued_total_row = 624 
issued_total_col = 1361 
Row_Bus_Util =  0.000245 
CoL_Bus_Util = 0.000534 
Either_Row_CoL_Bus_Util = 0.000779 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00220416
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2546998 n_nop=2544991 n_act=324 n_pre=308 n_ref_event=0 n_req=1375 n_rd=1375 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002159
n_activity=52183 dram_eff=0.1054
bk0: 80a 2546005i bk1: 76a 2546064i bk2: 92a 2546588i bk3: 92a 2546528i bk4: 108a 2545694i bk5: 98a 2545863i bk6: 104a 2545702i bk7: 116a 2545548i bk8: 64a 2546081i bk9: 68a 2545979i bk10: 68a 2546467i bk11: 80a 2545796i bk12: 81a 2545754i bk13: 76a 2546073i bk14: 80a 2546082i bk15: 92a 2545690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776000
Row_Buffer_Locality_read = 0.776000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.032762
Bank_Level_Parallism_Col = 1.040098
Bank_Level_Parallism_Ready = 1.000726
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039987 

BW Util details:
bwutil = 0.002159 
total_CMD = 2546998 
util_bw = 5500 
Wasted_Col = 7626 
Wasted_Row = 7269 
Idle = 2526603 

BW Util Bottlenecks: 
RCDc_limit = 7695 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2546998 
n_nop = 2544991 
Read = 1375 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 324 
n_pre = 308 
n_ref = 0 
n_req = 1375 
total_req = 1375 

Dual Bus Interface Util: 
issued_total_row = 632 
issued_total_col = 1375 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.000540 
Either_Row_CoL_Bus_Util = 0.000788 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0021119
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2546998 n_nop=2544945 n_act=336 n_pre=320 n_ref_event=0 n_req=1397 n_rd=1397 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002194
n_activity=54078 dram_eff=0.1033
bk0: 83a 2545680i bk1: 83a 2545521i bk2: 88a 2546456i bk3: 88a 2546436i bk4: 94a 2546113i bk5: 92a 2546219i bk6: 122a 2545576i bk7: 124a 2545602i bk8: 80a 2545721i bk9: 80a 2545965i bk10: 80a 2546170i bk11: 76a 2546321i bk12: 62a 2546532i bk13: 58a 2546361i bk14: 92a 2545382i bk15: 95a 2545363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770938
Row_Buffer_Locality_read = 0.770938
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024173
Bank_Level_Parallism_Col = 1.032303
Bank_Level_Parallism_Ready = 1.000716
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.030688 

BW Util details:
bwutil = 0.002194 
total_CMD = 2546998 
util_bw = 5588 
Wasted_Col = 7974 
Wasted_Row = 7545 
Idle = 2525891 

BW Util Bottlenecks: 
RCDc_limit = 8005 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2546998 
n_nop = 2544945 
Read = 1397 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 336 
n_pre = 320 
n_ref = 0 
n_req = 1397 
total_req = 1397 

Dual Bus Interface Util: 
issued_total_row = 656 
issued_total_col = 1397 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.000548 
Either_Row_CoL_Bus_Util = 0.000806 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00209776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4724, Miss = 737, Miss_rate = 0.156, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 4724, Miss = 721, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4668, Miss = 699, Miss_rate = 0.150, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4669, Miss = 674, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4845, Miss = 688, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4655, Miss = 654, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4653, Miss = 665, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4645, Miss = 657, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4654, Miss = 670, Miss_rate = 0.144, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 4662, Miss = 650, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4641, Miss = 650, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4664, Miss = 659, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4664, Miss = 675, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4659, Miss = 681, Miss_rate = 0.146, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4667, Miss = 720, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4639, Miss = 715, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4671, Miss = 700, Miss_rate = 0.150, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 4663, Miss = 693, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4677, Miss = 670, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4654, Miss = 691, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4678, Miss = 677, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4660, Miss = 698, Miss_rate = 0.150, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4650, Miss = 701, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4664, Miss = 696, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 112150
L2_total_cache_misses = 16441
L2_total_cache_miss_rate = 0.1466
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 94746
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 951
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 111199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 951
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=112150
icnt_total_pkts_simt_to_mem=112150
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 112150
Req_Network_cycles = 993188
Req_Network_injected_packets_per_cycle =       0.1129 
Req_Network_conflicts_per_cycle =       0.0030
Req_Network_conflicts_per_cycle_util =       0.0341
Req_Bank_Level_Parallism =       1.2899
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0027
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0047

Reply_Network_injected_packets_num = 112150
Reply_Network_cycles = 993188
Reply_Network_injected_packets_per_cycle =        0.1129
Reply_Network_conflicts_per_cycle =        0.0041
Reply_Network_conflicts_per_cycle_util =       0.0464
Reply_Bank_Level_Parallism =       1.2861
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0011
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0038
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 47 sec (1667 sec)
gpgpu_simulation_rate = 6969 (inst/sec)
gpgpu_simulation_rate = 595 (cycle/sec)
gpgpu_silicon_slowdown = 2294117x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc490b0b6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc490b0b60..

GPGPU-Sim PTX: cudaLaunch for 0x0x555ce81bcdbb (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x450 (cc_base.1.sm_75.ptx:223) @%p1 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (cc_base.1.sm_75.ptx:232) @%p2 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c8 (cc_base.1.sm_75.ptx:241) @%p3 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 5990
gpu_sim_insn = 70279
gpu_ipc =      11.7327
gpu_tot_sim_cycle = 999178
gpu_tot_sim_insn = 11687962
gpu_tot_ipc =      11.6976
gpu_tot_issued_cta = 26
gpu_occupancy = 23.4342% 
gpu_tot_occupancy = 15.7734% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2122
partiton_level_parallism_total  =       0.1135
partiton_level_parallism_util =       3.9472
partiton_level_parallism_util_total  =       1.2997
L2_BW  =       9.2683 GB/Sec
L2_BW_total  =       4.9583 GB/Sec
gpu_total_sim_rate=6982

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 195245, Miss = 11627, Miss_rate = 0.060, Pending_hits = 77, Reservation_fails = 309
	L1D_cache_core[1]: Access = 176888, Miss = 10593, Miss_rate = 0.060, Pending_hits = 122, Reservation_fails = 301
	L1D_cache_core[2]: Access = 149754, Miss = 9139, Miss_rate = 0.061, Pending_hits = 143, Reservation_fails = 308
	L1D_cache_core[3]: Access = 117860, Miss = 7327, Miss_rate = 0.062, Pending_hits = 164, Reservation_fails = 309
	L1D_cache_core[4]: Access = 156566, Miss = 9390, Miss_rate = 0.060, Pending_hits = 141, Reservation_fails = 342
	L1D_cache_core[5]: Access = 130010, Miss = 7950, Miss_rate = 0.061, Pending_hits = 146, Reservation_fails = 328
	L1D_cache_core[6]: Access = 122409, Miss = 7446, Miss_rate = 0.061, Pending_hits = 162, Reservation_fails = 330
	L1D_cache_core[7]: Access = 159790, Miss = 9823, Miss_rate = 0.061, Pending_hits = 144, Reservation_fails = 334
	L1D_cache_core[8]: Access = 184060, Miss = 11184, Miss_rate = 0.061, Pending_hits = 150, Reservation_fails = 338
	L1D_cache_core[9]: Access = 129612, Miss = 7757, Miss_rate = 0.060, Pending_hits = 137, Reservation_fails = 315
	L1D_cache_core[10]: Access = 129695, Miss = 7553, Miss_rate = 0.058, Pending_hits = 156, Reservation_fails = 324
	L1D_cache_core[11]: Access = 150362, Miss = 8949, Miss_rate = 0.060, Pending_hits = 151, Reservation_fails = 319
	L1D_cache_core[12]: Access = 36470, Miss = 2474, Miss_rate = 0.068, Pending_hits = 38, Reservation_fails = 38
	L1D_cache_core[13]: Access = 144, Miss = 32, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[14]: Access = 167, Miss = 51, Miss_rate = 0.305, Pending_hits = 45, Reservation_fails = 19
	L1D_cache_core[15]: Access = 180, Miss = 49, Miss_rate = 0.272, Pending_hits = 58, Reservation_fails = 26
	L1D_cache_core[16]: Access = 196, Miss = 52, Miss_rate = 0.265, Pending_hits = 63, Reservation_fails = 19
	L1D_cache_core[17]: Access = 189, Miss = 53, Miss_rate = 0.280, Pending_hits = 62, Reservation_fails = 19
	L1D_cache_core[18]: Access = 174, Miss = 51, Miss_rate = 0.293, Pending_hits = 50, Reservation_fails = 19
	L1D_cache_core[19]: Access = 204, Miss = 58, Miss_rate = 0.284, Pending_hits = 64, Reservation_fails = 19
	L1D_cache_core[20]: Access = 180, Miss = 52, Miss_rate = 0.289, Pending_hits = 62, Reservation_fails = 19
	L1D_cache_core[21]: Access = 167, Miss = 46, Miss_rate = 0.275, Pending_hits = 53, Reservation_fails = 21
	L1D_cache_core[22]: Access = 180, Miss = 52, Miss_rate = 0.289, Pending_hits = 54, Reservation_fails = 20
	L1D_cache_core[23]: Access = 207, Miss = 56, Miss_rate = 0.271, Pending_hits = 62, Reservation_fails = 19
	L1D_cache_core[24]: Access = 185, Miss = 54, Miss_rate = 0.292, Pending_hits = 59, Reservation_fails = 20
	L1D_cache_core[25]: Access = 58, Miss = 21, Miss_rate = 0.362, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1840952
	L1D_total_cache_misses = 111839
	L1D_total_cache_miss_rate = 0.0608
	L1D_total_cache_pending_hits = 2373
	L1D_total_cache_reservation_fails = 4134
	L1D_cache_data_port_util = 0.260
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1725158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2373
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2373
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1839357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1595

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4123
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
ctas_completed 26, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
13052, 14590, 20664, 30654, 9042, 25418, 41238, 23322, 
gpgpu_n_tot_thrd_icount = 55871296
gpgpu_n_tot_w_icount = 1745978
gpgpu_n_stall_shd_mem = 550958
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 111826
gpgpu_n_mem_write_global = 1595
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2480739
gpgpu_n_store_insn = 9127
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 502925
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 48033
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:820	W0_Idle:6073167	W0_Scoreboard:18746487	W1:493758	W2:310039	W3:139060	W4:112233	W5:82816	W6:75604	W7:47000	W8:40316	W9:34465	W10:31158	W11:20418	W12:22357	W13:23384	W14:19333	W15:20964	W16:18133	W17:14744	W18:13414	W19:12552	W20:14000	W21:10606	W22:10275	W23:8184	W24:10905	W25:8450	W26:11404	W27:9868	W28:8245	W29:12992	W30:14339	W31:17714	W32:77248
single_issue_nums: WS0:465658	WS1:440544	WS2:417959	WS3:421817	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 894608 {8:111826,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63800 {40:1595,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4473040 {40:111826,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12760 {8:1595,}
maxmflatency = 523 
max_icnt2mem_latency = 169 
maxmrqlatency = 65 
max_icnt2sh_latency = 56 
averagemflatency = 251 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:15661 	10 	34 	120 	225 	391 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	94644 	18726 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	110953 	1828 	640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	111164 	941 	670 	388 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	185 	723 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        37        17        24        35        39        56        49        21        24         8         8        10        11        12        13 
dram[1]:        36        37        26        34        42        41        56        56        24        24        12        12         8         8        15        16 
dram[2]:        38        36        36        36        41        24        56        56        11        15         8         8        12         8        16        16 
dram[3]:        40        40        36        28        25        29        60        60        16        20        12         8         8         8        16        16 
dram[4]:        35        35        27        28        19        20        60        32        20        16         6         4         8        16        14        20 
dram[5]:        37        36        48        48        36        25        37        43        20        23         4         4        16        20        17        16 
dram[6]:        40        40        48        52         8         9        48        51        16        16         8         8        14        12        16        16 
dram[7]:        32        40        35        41        23        19        46        55        16        16        12        12         8        12        17        16 
dram[8]:        40        40        43        44        22        27        55        57        16        15        11         8        12        12        16        16 
dram[9]:        40        32        49        21        39        38        57        56        17        17        12        16        12        12        19        17 
dram[10]:        33        32        56        56        35        36        48        38        16        13        12        12        11        10        23        20 
dram[11]:        33        35        56        56        36        39        51        52        17        20        15        13        20        16        13        13 
maximum service time to same row:
dram[0]:     99951     86472     86721     81087    130074    143154    107230     94768    144726    105579    140132    147926    158084    167588     84347     97264 
dram[1]:     85134     83791    152758    154855    156422    169802    126368    135069    105380    103673    155719    163525    177080    186536    107675    117854 
dram[2]:     96320    110820    101562    105203    183870     95218    143779    219226    102157     85515     85486     98716    317924    311723    127367    136888 
dram[3]:     91181     92935    116453    116662    108721    122135    233352    239534     86777     98887    202694     81584    320812    329521     83310     83292 
dram[4]:    166336    114313    117927    119197     83162     96522    247356    177717    111049    122682     99611    104288    123681    163298     93712     83325 
dram[5]:    111682    109060    196326    205039    159225    113109    100830    113899    132883    142917    110526    120071    154993    430406     83237     84928 
dram[6]:    106458    104928    213874    222877     59005     55596    126963    139859     78272    112071    129006    127719    236676    191089    137115    147464 
dram[7]:    103530    162398    114844    127965     86905     70821    102073    105778    111662    111520    137216    146684    149360    129150    127947    139212 
dram[8]:    173206    184007    140385    152687     84788     98404    118133    130607    119046    129488    156154    151964    171232    124881    150501    256143 
dram[9]:    194802     74628    164602     88027    178983    189741    143685    156952    139501    149529    163290    174500    164852    113236    171849    182182 
dram[10]:    165561    162334    157924    168439    137548    150857    107134     85657    159574    146221    185689    196871    122030    131284    192536    151992 
dram[11]:     77777    145085    178624    189079    164117    177957     76892     62616    133367    140355    207256    215060    180862    145191    162408     86164 
average row accesses per activate:
dram[0]:  4.153846  3.961539  2.909091  3.096774  2.897436  3.235294  5.888889  4.320000  6.181818  5.538462  6.230769  6.153846  3.588235  4.615385  2.888889  2.190476 
dram[1]:  4.333333  5.411765  4.000000  4.380952  3.884615  4.761905 11.111111 11.111111  5.066667  4.800000  4.555555  4.444445  6.222222  7.142857  2.444444  3.520000 
dram[2]:  9.000000  7.666667  4.600000  3.407408  3.884615  3.055556 10.100000 12.000000  2.105263  2.370370  3.538461  3.100000  9.600000  8.333333  3.695652  3.076923 
dram[3]:  9.500000  8.888889  3.571429  2.400000  2.918919  3.448276  8.545455  8.000000  2.517241  3.789474  2.931035  3.076923  8.000000  8.000000  4.500000  3.842105 
dram[4]:  4.875000  4.857143  2.434783  2.609756  3.466667  3.294118  8.000000  5.647059  3.217391  2.518518  3.166667  4.437500  7.250000 11.200000  3.130435  4.500000 
dram[5]:  4.117647  4.444445  3.413793  3.692308  4.695652  3.758621  4.000000  5.090909  2.666667  3.600000  4.857143  5.076923 11.200000 16.000000  6.500000  4.470588 
dram[6]:  6.909091  6.666667  3.958333  5.411765  2.434783  2.604651  5.600000  3.709677  3.454545  4.533333  4.571429  4.533333  7.500000  4.461538  5.333333  4.000000 
dram[7]:  6.000000  6.000000  4.181818  5.333333  3.724138  3.724138  3.473684  4.413793  4.571429  4.615385  3.800000  4.222222  2.560000  3.125000  3.030303  3.125000 
dram[8]:  5.666667  8.444445  5.333333  8.000000  3.724138  3.242424  5.347826  5.000000  4.000000  3.333333  3.272727  2.925926  3.000000  3.476191  3.392857  3.600000 
dram[9]:  8.444445  3.833333  8.090909  4.041667  4.000000  3.586207  6.823529  6.000000  3.000000  2.857143  4.150000  6.307693  4.571429  4.055555  3.727273  3.947368 
dram[10]:  5.333333  5.428571 13.142858 10.222222  4.000000  4.260870  4.000000  4.000000  3.555556  3.400000  6.800000  3.333333  3.375000  4.222222  4.444445  3.538461 
dram[11]:  3.952381  3.320000  8.800000  8.000000  5.222222  5.750000  4.206897  4.428571  3.200000  4.000000  5.000000  5.846154  6.888889  4.461538  2.787879  2.878788 
average row locality = 16442/3965 = 4.146784
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       108       103        96        96       113       110       106       108        68        72        81        80        61        60       104        92 
dram[1]:       104        92        92        92       101       100       100       100        76        72        82        80        56        50        88        88 
dram[2]:        90        69        92        92       101       110       100        96        80        64        92        93        48        50        85        80 
dram[3]:        76        80       100       108       108       100        94        96        73        72        85        80        48        48        81        73 
dram[4]:        78        68       112       107       104       112        96        96        74        68        76        71        58        56        72        72 
dram[5]:        70        80        99        96       108       109       112       112        72        72        68        66        56        48        65        76 
dram[6]:        76        80        95        92       112       112       112       115        76        68        64        68        60        58        80        88 
dram[7]:        84        72        92        96       108       108       132       128        64        60        76        76        64        75       100       100 
dram[8]:        68        76        96        88       108       107       123       120        60        60        72        79        78        73        95        90 
dram[9]:        76        92        89        97       100       104       116       108        60        60        83        82        64        73        82        75 
dram[10]:        80        76        92        92       108        98       104       116        64        68        68        80        81        76        80        92 
dram[11]:        83        83        88        88        94        92       122       124        80        80        80        76        62        58        92        95 
total dram reads = 16441
bank skew: 132/48 = 2.75
chip skew: 1458/1309 = 1.11
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1434      1506      1551      1569      1336      1357      2268      2178      1927      1833      1638      1661      2115      2142      1295      1467
dram[1]:       1475      1662      1625      1612      1476      1500      2235      2164      1707      1828      1603      1640      2305      2602      1493      1510
dram[2]:       1686      2173      1631      1608      1462      1369      2548      2199      1676      2034      1441      1440      2630      2560      1552      1662
dram[3]:       1989      1895      1482      1396      1383      1499      2273      2166      1811      1815      1560      1639      2676      2623      1617      1781
dram[4]:       1936      2220      1335      1426      1437      1330      2169      2142      1794      1924      1745      1855      2231      2294      1823      1828
dram[5]:       2130      1902      1499      1543      1394      1391      1836      1853      1833      1843      1901      2004      2310      2697      2001      1708
dram[6]:       2007      1883      1585      1601      1353      1356      1852      1814      1734      1940      2023      1951      2179      2210      1656      1507
dram[7]:       1811      2089      1620      1539      1404      1383      1598      1654      2018      2172      1733      1716      2032      1738      1347      1329
dram[8]:       2219      1971      1566      1689      1374      1398      1730      1751      2158      2185      1825      1668      1689      1795      1419      1480
dram[9]:       1998      1659      1678      1539      1481      1445      1806      1941      2178      2141      1600      1608      2033      1777      1625      1760
dram[10]:       1897      2002      1638      1617      1404      1517      2008      1798      2045      1932      1930      1641      1631      1715      1648      1462
dram[11]:       1815      1830      1671      1681      1569      1618      1722      1704      1654      1659      1657      1743      2105      2217      1447      1405
maximum mf latency per bank:
dram[0]:        506       514       375       389       391       442       465       466       382       378       363       385       362       362       451       384
dram[1]:        513       511       379       393       388       365       456       473       381       371       362       362       363       361       362       390
dram[2]:        510       514       376       372       377       378       361       387       389       379       362       362       363       361       386       361
dram[3]:        516       513       367       378       363       465       414       361       362       362       362       365       361       361       366       363
dram[4]:        503       518       365       367       361       369       463       474       386       362       382       365       363       361       361       377
dram[5]:        523       520       364       473       372       456       377       473       394       395       362       387       361       361       361       362
dram[6]:        519       513       478       381       366       374       419       465       361       364       391       362       408       370       362       361
dram[7]:        516       514       463       371       368       363       416       402       378       361       361       361       361       362       363       382
dram[8]:        502       519       379       412       460       391       476       440       375       378       389       362       376       362       361       361
dram[9]:        523       519       464       395       366       361       455       465       362       361       362       361       361       362       366       361
dram[10]:        517       512       401       385       380       369       419       438       362       394       398       363       387       361       390       392
dram[11]:        515       512       362       396       361       405       384       404       392       386       369       382       361       361       363       375

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2562357 n_nop=2560103 n_act=406 n_pre=390 n_ref_event=0 n_req=1458 n_rd=1458 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002276
n_activity=60767 dram_eff=0.09597
bk0: 108a 2560840i bk1: 103a 2560848i bk2: 96a 2560728i bk3: 96a 2560804i bk4: 113a 2560400i bk5: 110a 2560582i bk6: 106a 2561389i bk7: 108a 2561050i bk8: 68a 2561755i bk9: 72a 2561674i bk10: 81a 2561693i bk11: 80a 2561708i bk12: 61a 2561522i bk13: 60a 2561720i bk14: 104a 2560625i bk15: 92a 2560252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732510
Row_Buffer_Locality_read = 0.732510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018314
Bank_Level_Parallism_Col = 1.028356
Bank_Level_Parallism_Ready = 1.000686
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028265 

BW Util details:
bwutil = 0.002276 
total_CMD = 2562357 
util_bw = 5832 
Wasted_Col = 9668 
Wasted_Row = 9357 
Idle = 2537500 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2562357 
n_nop = 2560103 
Read = 1458 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 406 
n_pre = 390 
n_ref = 0 
n_req = 1458 
total_req = 1458 

Dual Bus Interface Util: 
issued_total_row = 796 
issued_total_col = 1458 
Row_Bus_Util =  0.000311 
CoL_Bus_Util = 0.000569 
Either_Row_CoL_Bus_Util = 0.000880 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00150721
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2562357 n_nop=2560382 n_act=309 n_pre=293 n_ref_event=0 n_req=1373 n_rd=1373 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002143
n_activity=50838 dram_eff=0.108
bk0: 104a 2560916i bk1: 92a 2561252i bk2: 92a 2561181i bk3: 92a 2561252i bk4: 101a 2560991i bk5: 100a 2561277i bk6: 100a 2561852i bk7: 100a 2561868i bk8: 76a 2561592i bk9: 72a 2561596i bk10: 82a 2561455i bk11: 80a 2561449i bk12: 56a 2561890i bk13: 50a 2562019i bk14: 88a 2560621i bk15: 88a 2561089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786599
Row_Buffer_Locality_read = 0.786599
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.036092
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000728
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002143 
total_CMD = 2562357 
util_bw = 5492 
Wasted_Col = 7292 
Wasted_Row = 6914 
Idle = 2542659 

BW Util Bottlenecks: 
RCDc_limit = 7366 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2562357 
n_nop = 2560382 
Read = 1373 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 309 
n_pre = 293 
n_ref = 0 
n_req = 1373 
total_req = 1373 

Dual Bus Interface Util: 
issued_total_row = 602 
issued_total_col = 1373 
Row_Bus_Util =  0.000235 
CoL_Bus_Util = 0.000536 
Either_Row_CoL_Bus_Util = 0.000771 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00173395
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2562357 n_nop=2560346 n_act=342 n_pre=326 n_ref_event=0 n_req=1343 n_rd=1342 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.002097
n_activity=53108 dram_eff=0.1012
bk0: 90a 2561620i bk1: 69a 2561694i bk2: 92a 2561383i bk3: 92a 2561039i bk4: 101a 2561071i bk5: 110a 2560574i bk6: 100a 2561833i bk7: 96a 2561946i bk8: 80a 2560449i bk9: 64a 2560989i bk10: 92a 2561034i bk11: 93a 2560826i bk12: 48a 2562024i bk13: 50a 2562020i bk14: 85a 2561187i bk15: 80a 2561109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756515
Row_Buffer_Locality_read = 0.757079
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.028986
Bank_Level_Parallism_Col = 1.034937
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.001608
GrpLevelPara = 1.033544 

BW Util details:
bwutil = 0.002097 
total_CMD = 2562357 
util_bw = 5372 
Wasted_Col = 8078 
Wasted_Row = 7714 
Idle = 2541193 

BW Util Bottlenecks: 
RCDc_limit = 8130 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2562357 
n_nop = 2560346 
Read = 1342 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 342 
n_pre = 326 
n_ref = 0 
n_req = 1343 
total_req = 1343 

Dual Bus Interface Util: 
issued_total_row = 668 
issued_total_col = 1343 
Row_Bus_Util =  0.000261 
CoL_Bus_Util = 0.000524 
Either_Row_CoL_Bus_Util = 0.000785 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.00190411
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2562357 n_nop=2560361 n_act=345 n_pre=329 n_ref_event=0 n_req=1322 n_rd=1322 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002064
n_activity=52913 dram_eff=0.09994
bk0: 76a 2561743i bk1: 80a 2561719i bk2: 100a 2561009i bk3: 108a 2560131i bk4: 108a 2560514i bk5: 100a 2560870i bk6: 94a 2561741i bk7: 96a 2561719i bk8: 73a 2560906i bk9: 72a 2561374i bk10: 85a 2560890i bk11: 80a 2561051i bk12: 48a 2561996i bk13: 48a 2562035i bk14: 81a 2561484i bk15: 73a 2561479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.749622
Row_Buffer_Locality_read = 0.749622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030916
Bank_Level_Parallism_Col = 1.035589
Bank_Level_Parallism_Ready = 1.000756
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035589 

BW Util details:
bwutil = 0.002064 
total_CMD = 2562357 
util_bw = 5288 
Wasted_Col = 8159 
Wasted_Row = 7742 
Idle = 2541168 

BW Util Bottlenecks: 
RCDc_limit = 8224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2562357 
n_nop = 2560361 
Read = 1322 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 345 
n_pre = 329 
n_ref = 0 
n_req = 1322 
total_req = 1322 

Dual Bus Interface Util: 
issued_total_row = 674 
issued_total_col = 1322 
Row_Bus_Util =  0.000263 
CoL_Bus_Util = 0.000516 
Either_Row_CoL_Bus_Util = 0.000779 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.00220539
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2562357 n_nop=2560321 n_act=366 n_pre=350 n_ref_event=0 n_req=1320 n_rd=1320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002061
n_activity=54882 dram_eff=0.09621
bk0: 78a 2561372i bk1: 68a 2561499i bk2: 112a 2560130i bk3: 107a 2560334i bk4: 104a 2560844i bk5: 112a 2560626i bk6: 96a 2561691i bk7: 96a 2561464i bk8: 74a 2561173i bk9: 68a 2560975i bk10: 76a 2561087i bk11: 71a 2561502i bk12: 58a 2561902i bk13: 56a 2562098i bk14: 72a 2561296i bk15: 72a 2561627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733333
Row_Buffer_Locality_read = 0.733333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025745
Bank_Level_Parallism_Col = 1.027338
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026026 

BW Util details:
bwutil = 0.002061 
total_CMD = 2562357 
util_bw = 5280 
Wasted_Col = 8708 
Wasted_Row = 8251 
Idle = 2540118 

BW Util Bottlenecks: 
RCDc_limit = 8726 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2562357 
n_nop = 2560321 
Read = 1320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 366 
n_pre = 350 
n_ref = 0 
n_req = 1320 
total_req = 1320 

Dual Bus Interface Util: 
issued_total_row = 716 
issued_total_col = 1320 
Row_Bus_Util =  0.000279 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000795 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00181552
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2562357 n_nop=2560430 n_act=317 n_pre=301 n_ref_event=0 n_req=1309 n_rd=1309 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002043
n_activity=51008 dram_eff=0.1027
bk0: 70a 2561310i bk1: 80a 2561278i bk2: 99a 2560931i bk3: 96a 2561079i bk4: 108a 2561216i bk5: 109a 2560884i bk6: 112a 2560953i bk7: 112a 2561209i bk8: 72a 2560969i bk9: 72a 2561283i bk10: 68a 2561597i bk11: 66a 2561645i bk12: 56a 2562054i bk13: 48a 2562183i bk14: 65a 2561873i bk15: 76a 2561543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770053
Row_Buffer_Locality_read = 0.770053
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027624
Bank_Level_Parallism_Col = 1.037477
Bank_Level_Parallism_Ready = 1.001528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036563 

BW Util details:
bwutil = 0.002043 
total_CMD = 2562357 
util_bw = 5236 
Wasted_Col = 7499 
Wasted_Row = 7163 
Idle = 2542459 

BW Util Bottlenecks: 
RCDc_limit = 7547 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2562357 
n_nop = 2560430 
Read = 1309 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 317 
n_pre = 301 
n_ref = 0 
n_req = 1309 
total_req = 1309 

Dual Bus Interface Util: 
issued_total_row = 618 
issued_total_col = 1309 
Row_Bus_Util =  0.000241 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.000752 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.00229281
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2562357 n_nop=2560329 n_act=344 n_pre=328 n_ref_event=0 n_req=1356 n_rd=1356 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002117
n_activity=54235 dram_eff=0.1
bk0: 76a 2561592i bk1: 80a 2561563i bk2: 95a 2561196i bk3: 92a 2561534i bk4: 112a 2560115i bk5: 112a 2560214i bk6: 112a 2561289i bk7: 115a 2560761i bk8: 76a 2561199i bk9: 68a 2561561i bk10: 64a 2561623i bk11: 68a 2561588i bk12: 60a 2561938i bk13: 58a 2561716i bk14: 80a 2561620i bk15: 88a 2561284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758112
Row_Buffer_Locality_read = 0.758112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018963
Bank_Level_Parallism_Col = 1.031051
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031051 

BW Util details:
bwutil = 0.002117 
total_CMD = 2562357 
util_bw = 5424 
Wasted_Col = 8184 
Wasted_Row = 7826 
Idle = 2540923 

BW Util Bottlenecks: 
RCDc_limit = 8215 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2562357 
n_nop = 2560329 
Read = 1356 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 344 
n_pre = 328 
n_ref = 0 
n_req = 1356 
total_req = 1356 

Dual Bus Interface Util: 
issued_total_row = 672 
issued_total_col = 1356 
Row_Bus_Util =  0.000262 
CoL_Bus_Util = 0.000529 
Either_Row_CoL_Bus_Util = 0.000791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00217924
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2562357 n_nop=2560166 n_act=386 n_pre=370 n_ref_event=0 n_req=1435 n_rd=1435 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00224
n_activity=58543 dram_eff=0.09805
bk0: 84a 2561377i bk1: 72a 2561514i bk2: 92a 2561265i bk3: 96a 2561462i bk4: 108a 2560923i bk5: 108a 2560915i bk6: 132a 2560465i bk7: 128a 2560879i bk8: 64a 2561619i bk9: 60a 2561688i bk10: 76a 2561367i bk11: 76a 2561456i bk12: 64a 2561127i bk13: 75a 2561157i bk14: 100a 2560713i bk15: 100a 2560749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742160
Row_Buffer_Locality_read = 0.742160
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031051
Bank_Level_Parallism_Col = 1.034678
Bank_Level_Parallism_Ready = 1.000697
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032277 

BW Util details:
bwutil = 0.002240 
total_CMD = 2562357 
util_bw = 5740 
Wasted_Col = 9092 
Wasted_Row = 8655 
Idle = 2538870 

BW Util Bottlenecks: 
RCDc_limit = 9182 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2562357 
n_nop = 2560166 
Read = 1435 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 386 
n_pre = 370 
n_ref = 0 
n_req = 1435 
total_req = 1435 

Dual Bus Interface Util: 
issued_total_row = 756 
issued_total_col = 1435 
Row_Bus_Util =  0.000295 
CoL_Bus_Util = 0.000560 
Either_Row_CoL_Bus_Util = 0.000855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00217885
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2562357 n_nop=2560266 n_act=357 n_pre=341 n_ref_event=0 n_req=1393 n_rd=1393 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002175
n_activity=55797 dram_eff=0.09986
bk0: 68a 2561511i bk1: 76a 2561691i bk2: 96a 2561480i bk3: 88a 2561818i bk4: 108a 2560945i bk5: 107a 2560731i bk6: 123a 2561189i bk7: 120a 2561094i bk8: 60a 2561535i bk9: 60a 2561437i bk10: 72a 2561226i bk11: 79a 2561011i bk12: 78a 2561023i bk13: 73a 2561299i bk14: 95a 2560966i bk15: 90a 2561096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755205
Row_Buffer_Locality_read = 0.755205
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024541
Bank_Level_Parallism_Col = 1.028990
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027658 

BW Util details:
bwutil = 0.002175 
total_CMD = 2562357 
util_bw = 5572 
Wasted_Col = 8473 
Wasted_Row = 8100 
Idle = 2540212 

BW Util Bottlenecks: 
RCDc_limit = 8507 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2562357 
n_nop = 2560266 
Read = 1393 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 357 
n_pre = 341 
n_ref = 0 
n_req = 1393 
total_req = 1393 

Dual Bus Interface Util: 
issued_total_row = 698 
issued_total_col = 1393 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.000544 
Either_Row_CoL_Bus_Util = 0.000816 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00178195
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2562357 n_nop=2560372 n_act=320 n_pre=304 n_ref_event=0 n_req=1361 n_rd=1361 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002125
n_activity=51779 dram_eff=0.1051
bk0: 76a 2561668i bk1: 92a 2560955i bk2: 89a 2561786i bk3: 97a 2561173i bk4: 100a 2561116i bk5: 104a 2560904i bk6: 116a 2561474i bk7: 108a 2561434i bk8: 60a 2561346i bk9: 60a 2561290i bk10: 83a 2561347i bk11: 82a 2561682i bk12: 64a 2561651i bk13: 73a 2561462i bk14: 82a 2561261i bk15: 75a 2561399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776635
Row_Buffer_Locality_read = 0.776635
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030959
Bank_Level_Parallism_Col = 1.037171
Bank_Level_Parallism_Ready = 1.000735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036719 

BW Util details:
bwutil = 0.002125 
total_CMD = 2562357 
util_bw = 5444 
Wasted_Col = 7552 
Wasted_Row = 7123 
Idle = 2542238 

BW Util Bottlenecks: 
RCDc_limit = 7613 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2562357 
n_nop = 2560372 
Read = 1361 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 320 
n_pre = 304 
n_ref = 0 
n_req = 1361 
total_req = 1361 

Dual Bus Interface Util: 
issued_total_row = 624 
issued_total_col = 1361 
Row_Bus_Util =  0.000244 
CoL_Bus_Util = 0.000531 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00219095
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2562357 n_nop=2560350 n_act=324 n_pre=308 n_ref_event=0 n_req=1375 n_rd=1375 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002146
n_activity=52183 dram_eff=0.1054
bk0: 80a 2561364i bk1: 76a 2561423i bk2: 92a 2561947i bk3: 92a 2561887i bk4: 108a 2561053i bk5: 98a 2561222i bk6: 104a 2561061i bk7: 116a 2560907i bk8: 64a 2561440i bk9: 68a 2561338i bk10: 68a 2561826i bk11: 80a 2561155i bk12: 81a 2561113i bk13: 76a 2561432i bk14: 80a 2561441i bk15: 92a 2561049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776000
Row_Buffer_Locality_read = 0.776000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.032762
Bank_Level_Parallism_Col = 1.040098
Bank_Level_Parallism_Ready = 1.000726
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039987 

BW Util details:
bwutil = 0.002146 
total_CMD = 2562357 
util_bw = 5500 
Wasted_Col = 7626 
Wasted_Row = 7269 
Idle = 2541962 

BW Util Bottlenecks: 
RCDc_limit = 7695 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2562357 
n_nop = 2560350 
Read = 1375 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 324 
n_pre = 308 
n_ref = 0 
n_req = 1375 
total_req = 1375 

Dual Bus Interface Util: 
issued_total_row = 632 
issued_total_col = 1375 
Row_Bus_Util =  0.000247 
CoL_Bus_Util = 0.000537 
Either_Row_CoL_Bus_Util = 0.000783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00209924
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2562357 n_nop=2560304 n_act=336 n_pre=320 n_ref_event=0 n_req=1397 n_rd=1397 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002181
n_activity=54078 dram_eff=0.1033
bk0: 83a 2561039i bk1: 83a 2560880i bk2: 88a 2561815i bk3: 88a 2561795i bk4: 94a 2561472i bk5: 92a 2561578i bk6: 122a 2560935i bk7: 124a 2560961i bk8: 80a 2561080i bk9: 80a 2561324i bk10: 80a 2561529i bk11: 76a 2561680i bk12: 62a 2561891i bk13: 58a 2561720i bk14: 92a 2560741i bk15: 95a 2560722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770938
Row_Buffer_Locality_read = 0.770938
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024173
Bank_Level_Parallism_Col = 1.032303
Bank_Level_Parallism_Ready = 1.000716
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.030688 

BW Util details:
bwutil = 0.002181 
total_CMD = 2562357 
util_bw = 5588 
Wasted_Col = 7974 
Wasted_Row = 7545 
Idle = 2541250 

BW Util Bottlenecks: 
RCDc_limit = 8005 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2562357 
n_nop = 2560304 
Read = 1397 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 336 
n_pre = 320 
n_ref = 0 
n_req = 1397 
total_req = 1397 

Dual Bus Interface Util: 
issued_total_row = 656 
issued_total_col = 1397 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.000545 
Either_Row_CoL_Bus_Util = 0.000801 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00208519

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4826, Miss = 737, Miss_rate = 0.153, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 4824, Miss = 721, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4753, Miss = 699, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4743, Miss = 674, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4901, Miss = 688, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4716, Miss = 654, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4724, Miss = 665, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4690, Miss = 657, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4703, Miss = 670, Miss_rate = 0.142, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 4708, Miss = 650, Miss_rate = 0.138, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4683, Miss = 650, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4702, Miss = 659, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4705, Miss = 675, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4702, Miss = 681, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4708, Miss = 720, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4684, Miss = 715, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4712, Miss = 700, Miss_rate = 0.149, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 4708, Miss = 693, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4720, Miss = 670, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4696, Miss = 691, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4717, Miss = 677, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4698, Miss = 698, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4693, Miss = 701, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4705, Miss = 696, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 113421
L2_total_cache_misses = 16441
L2_total_cache_miss_rate = 0.1450
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 95373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1595
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 111826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1595
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=113421
icnt_total_pkts_simt_to_mem=113421
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 113421
Req_Network_cycles = 999178
Req_Network_injected_packets_per_cycle =       0.1135 
Req_Network_conflicts_per_cycle =       0.0042
Req_Network_conflicts_per_cycle_util =       0.0480
Req_Bank_Level_Parallism =       1.2997
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0032
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0047

Reply_Network_injected_packets_num = 113421
Reply_Network_cycles = 999178
Reply_Network_injected_packets_per_cycle =        0.1135
Reply_Network_conflicts_per_cycle =        0.0043
Reply_Network_conflicts_per_cycle_util =       0.0493
Reply_Bank_Level_Parallism =       1.2958
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0011
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0038
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 54 sec (1674 sec)
gpgpu_simulation_rate = 6982 (inst/sec)
gpgpu_simulation_rate = 596 (cycle/sec)
gpgpu_silicon_slowdown = 2290268x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc490b0b3c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc490b0b30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc490b0b28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc490b0b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc490b0b18..

GPGPU-Sim PTX: cudaLaunch for 0x0x555ce81bcc40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 772656
gpu_sim_insn = 5881022
gpu_ipc =       7.6114
gpu_tot_sim_cycle = 1771834
gpu_tot_sim_insn = 17568984
gpu_tot_ipc =       9.9157
gpu_tot_issued_cta = 39
gpu_occupancy = 15.6265% 
gpu_tot_occupancy = 15.7056% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1440
partiton_level_parallism_total  =       0.1268
partiton_level_parallism_util =       1.2738
partiton_level_parallism_util_total  =       1.2867
L2_BW  =       6.2896 GB/Sec
L2_BW_total  =       5.5388 GB/Sec
gpu_total_sim_rate=5953

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 327787, Miss = 21016, Miss_rate = 0.064, Pending_hits = 224, Reservation_fails = 654
	L1D_cache_core[1]: Access = 286351, Miss = 18558, Miss_rate = 0.065, Pending_hits = 274, Reservation_fails = 640
	L1D_cache_core[2]: Access = 252931, Miss = 16583, Miss_rate = 0.066, Pending_hits = 295, Reservation_fails = 632
	L1D_cache_core[3]: Access = 255755, Miss = 17156, Miss_rate = 0.067, Pending_hits = 296, Reservation_fails = 656
	L1D_cache_core[4]: Access = 315643, Miss = 20587, Miss_rate = 0.065, Pending_hits = 259, Reservation_fails = 647
	L1D_cache_core[5]: Access = 239253, Miss = 15708, Miss_rate = 0.066, Pending_hits = 277, Reservation_fails = 607
	L1D_cache_core[6]: Access = 228853, Miss = 14998, Miss_rate = 0.066, Pending_hits = 281, Reservation_fails = 625
	L1D_cache_core[7]: Access = 287350, Miss = 18787, Miss_rate = 0.065, Pending_hits = 299, Reservation_fails = 687
	L1D_cache_core[8]: Access = 215301, Miss = 13657, Miss_rate = 0.063, Pending_hits = 189, Reservation_fails = 377
	L1D_cache_core[9]: Access = 129612, Miss = 7757, Miss_rate = 0.060, Pending_hits = 137, Reservation_fails = 315
	L1D_cache_core[10]: Access = 129695, Miss = 7553, Miss_rate = 0.058, Pending_hits = 156, Reservation_fails = 324
	L1D_cache_core[11]: Access = 150362, Miss = 8949, Miss_rate = 0.060, Pending_hits = 151, Reservation_fails = 319
	L1D_cache_core[12]: Access = 36470, Miss = 2474, Miss_rate = 0.068, Pending_hits = 38, Reservation_fails = 38
	L1D_cache_core[13]: Access = 144, Miss = 32, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[14]: Access = 167, Miss = 51, Miss_rate = 0.305, Pending_hits = 45, Reservation_fails = 19
	L1D_cache_core[15]: Access = 180, Miss = 49, Miss_rate = 0.272, Pending_hits = 58, Reservation_fails = 26
	L1D_cache_core[16]: Access = 196, Miss = 52, Miss_rate = 0.265, Pending_hits = 63, Reservation_fails = 19
	L1D_cache_core[17]: Access = 189, Miss = 53, Miss_rate = 0.280, Pending_hits = 62, Reservation_fails = 19
	L1D_cache_core[18]: Access = 174, Miss = 51, Miss_rate = 0.293, Pending_hits = 50, Reservation_fails = 19
	L1D_cache_core[19]: Access = 204, Miss = 58, Miss_rate = 0.284, Pending_hits = 64, Reservation_fails = 19
	L1D_cache_core[20]: Access = 180, Miss = 52, Miss_rate = 0.289, Pending_hits = 62, Reservation_fails = 19
	L1D_cache_core[21]: Access = 167, Miss = 46, Miss_rate = 0.275, Pending_hits = 53, Reservation_fails = 21
	L1D_cache_core[22]: Access = 180, Miss = 52, Miss_rate = 0.289, Pending_hits = 54, Reservation_fails = 20
	L1D_cache_core[23]: Access = 207, Miss = 56, Miss_rate = 0.271, Pending_hits = 62, Reservation_fails = 19
	L1D_cache_core[24]: Access = 185, Miss = 54, Miss_rate = 0.292, Pending_hits = 59, Reservation_fails = 20
	L1D_cache_core[25]: Access = 58, Miss = 21, Miss_rate = 0.362, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[26]: Access = 164692, Miss = 11628, Miss_rate = 0.071, Pending_hits = 77, Reservation_fails = 294
	L1D_cache_core[27]: Access = 150542, Miss = 10594, Miss_rate = 0.070, Pending_hits = 125, Reservation_fails = 291
	L1D_cache_core[28]: Access = 127241, Miss = 9138, Miss_rate = 0.072, Pending_hits = 133, Reservation_fails = 310
	L1D_cache_core[29]: Access = 99487, Miss = 7325, Miss_rate = 0.074, Pending_hits = 144, Reservation_fails = 303
	L1D_total_cache_accesses = 3399556
	L1D_total_cache_misses = 223095
	L1D_total_cache_miss_rate = 0.0656
	L1D_total_cache_pending_hits = 3997
	L1D_total_cache_reservation_fails = 7958
	L1D_cache_data_port_util = 0.257
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3170882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3997
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 60274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 162808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3997
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3397961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1595

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7947
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
ctas_completed 39, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22198, 17884, 25946, 38428, 18160, 35824, 49572, 30340, 
gpgpu_n_tot_thrd_icount = 82008448
gpgpu_n_tot_w_icount = 2562764
gpgpu_n_stall_shd_mem = 1101425
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 223082
gpgpu_n_mem_write_global = 1595
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4133283
gpgpu_n_store_insn = 9127
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 39936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1005423
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96002
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1564	W0_Idle:11464719	W0_Scoreboard:35325797	W1:723442	W2:455650	W3:203850	W4:164894	W5:121269	W6:110955	W7:69033	W8:59123	W9:50618	W10:45732	W11:29976	W12:32822	W13:34308	W14:28358	W15:30800	W16:26658	W17:21568	W18:19776	W19:18421	W20:20575	W21:15588	W22:15086	W23:11972	W24:16021	W25:12369	W26:16764	W27:14412	W28:12042	W29:19029	W30:20975	W31:25862	W32:114816
single_issue_nums: WS0:683683	WS1:646473	WS2:613517	WS3:619091	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1784656 {8:223082,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63800 {40:1595,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8923280 {40:223082,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12760 {8:1595,}
maxmflatency = 523 
max_icnt2mem_latency = 175 
maxmrqlatency = 65 
max_icnt2sh_latency = 61 
averagemflatency = 284 
avg_icnt2mem_latency = 36 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:85308 	179 	433 	1336 	2161 	735 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130693 	93933 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	220650 	3196 	831 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	219943 	2152 	1375 	806 	401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	187 	1483 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        37        17        24        35        39        56        49        21        24        29        28        17        18        12        13 
dram[1]:        36        37        26        34        42        41        56        56        24        24        26        24        19        20        15        16 
dram[2]:        38        36        36        36        41        24        56        56        11        15        24        21        20        20        16        16 
dram[3]:        40        40        36        28        25        29        60        60        16        20        20        24        20        20        16        16 
dram[4]:        35        35        27        28        19        20        60        32        20        16        20        20        20        20        14        20 
dram[5]:        37        36        48        48        36        25        37        43        20        23        25        24        20        20        17        16 
dram[6]:        40        40        48        52         8         9        48        51        16        16        24        24        19        12        16        16 
dram[7]:        32        40        35        41        23        19        46        55        16        16        24        24        12        12        17        16 
dram[8]:        40        40        43        44        22        27        55        57        16        15        24        24        12        12        16        16 
dram[9]:        40        32        49        21        39        38        57        56        17        17        26        31        12        12        19        17 
dram[10]:        33        32        56        56        35        36        48        38        16        13        28        28        11        10        23        20 
dram[11]:        33        35        56        56        36        39        51        52        17        20        28        32        20        16        13        13 
maximum service time to same row:
dram[0]:     99951     86472     86721     81087    130074    143154    107230     94768    144726    105579    140132    147926    158084    167588     84347     97264 
dram[1]:     85134     83791    152758    154855    156422    169802    126368    135069    105380    103673    155719    163525    177080    186536    107675    117854 
dram[2]:     96320    110820    101562    118416    183870     95218    143779    219226    102157     85515     85486     98716    317924    311723    127367    136888 
dram[3]:     91181     92935    116453    116662    108721    122135    233352    239534     86777     98887    202694     81584    320812    329521     83310     83292 
dram[4]:    166336    114313    117927    119197     83162     96522    247356    177717    111049    122682     99611    104288    123681    163298     93712     83325 
dram[5]:    111682    109060    196326    205039    159225    113109    100830    113899    132883    142917    110526    120071    154993    430406     83237     84928 
dram[6]:    106458    104928    213874    222877     60484     56518    126963    139859     78272    112071    129006    127719    236676    191089    137115    147464 
dram[7]:    103530    162398    114844    127965     86905     70821    102073    105778    111662    111520    137216    146684    149360    146259    127947    139212 
dram[8]:    173206    184007    140385    152687     84788     98404    118133    130607    119046    129488    156154    151964    171232    152123    150501    256143 
dram[9]:    194802     74628    164602     88027    178983    189741    143685    156952    139501    149529    163290    174500    164852    157027    171849    182182 
dram[10]:    165561    162334    157924    168439    137548    150857    107134     85657    159574    146221    185689    196871    159502    161975    192536    151992 
dram[11]:     77777    145085    178624    189079    164117    177957     76892     82477    133367    140355    207256    215060    180862    145191    162408     86164 
average row accesses per activate:
dram[0]:  1.627329  1.560000  1.418960  1.465798  1.382134  1.337900  1.468571  1.494253  1.457249  1.409253  1.692623  1.721519  1.481818  1.503106  1.410326  1.389728 
dram[1]:  1.597484  1.607717  1.456869  1.505085  1.333333  1.383838  1.472528  1.514451  1.419795  1.437037  1.625468  1.574803  1.535211  1.558719  1.401130  1.435294 
dram[2]:  1.763441  1.664260  1.501618  1.494949  1.351163  1.327189  1.498551  1.508982  1.377289  1.364706  1.535211  1.630705  1.446808  1.382789  1.430986  1.413897 
dram[3]:  1.622378  1.631206  1.452308  1.402439  1.339535  1.367150  1.503106  1.546012  1.529412  1.493976  1.555556  1.535055  1.446602  1.500000  1.429395  1.457478 
dram[4]:  1.604096  1.623616  1.415929  1.413793  1.451697  1.445545  1.498559  1.494118  1.443548  1.381818  1.603306  1.592275  1.453988  1.465839  1.461300  1.447853 
dram[5]:  1.570033  1.640288  1.461783  1.460317  1.465241  1.451531  1.412935  1.477273  1.375439  1.498008  1.637131  1.669643  1.449686  1.568905  1.393939  1.394813 
dram[6]:  1.633803  1.632107  1.449827  1.453376  1.403509  1.438320  1.576471  1.579104  1.490775  1.447471  1.590551  1.840000  1.520505  1.495601  1.445483  1.426184 
dram[7]:  1.602694  1.659575  1.462069  1.485342  1.459318  1.442822  1.521277  1.566860  1.454545  1.457249  1.706667  1.674797  1.436202  1.433962  1.409884  1.436464 
dram[8]:  1.624161  1.637584  1.578947  1.600000  1.388128  1.371765  1.653722  1.639344  1.530864  1.513044  1.587302  1.503650  1.471591  1.417127  1.466867  1.466258 
dram[9]:  1.665480  1.556962  1.550186  1.577206  1.442971  1.413613  1.743945  1.691275  1.443609  1.417910  1.621514  1.620155  1.481928  1.456338  1.465839  1.422156 
dram[10]:  1.597270  1.715385  1.691358  1.582418  1.339667  1.417722  1.546326  1.497207  1.347985  1.388060  1.634043  1.594096  1.468468  1.413699  1.454545  1.471125 
dram[11]:  1.604651  1.610000  1.550173  1.500000  1.408521  1.378973  1.458886  1.463687  1.383459  1.501976  1.622490  1.630901  1.439759  1.384615  1.392758  1.429851 
average row locality = 90153/60412 = 1.492303
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       524       507       464       450       557       586       514       520       392       396       413       408       489       484       519       460 
dram[1]:       508       500       456       444       576       548       536       524       416       388       434       400       436       438       496       488 
dram[2]:       492       461       464       444       581       576       516       504       376       348       436       393       476       466       508       468 
dram[3]:       464       460       472       460       576       566       484       504       364       372       392       416       447       480       496       497 
dram[4]:       470       440       480       451       556       584       520       508       358       380       388       371       474       472       472       472 
dram[5]:       482       456       459       460       548       569       568       520       392       376       388       374       461       444       460       484 
dram[6]:       464       488       419       452       560       548       536       529       404       372       404       368       482       510       464       512 
dram[7]:       476       468       424       456       556       593       572       539       400       392       384       412       484       532       485       520 
dram[8]:       484       488       420       400       608       583       511       500       372       348       400       412       518       513       487       478 
dram[9]:       468       492       417       429       544       540       504       504       384       380       407       418       492       517       472       475 
dram[10]:       468       446       411       432       564       560       484       536       368       372       384       432       489       516       448       484 
dram[11]:       483       483       448       432       562       564       550       524       368       380       404       380       478       486       500       479 
total dram reads = 90152
bank skew: 608/348 = 1.75
chip skew: 7693/7394 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        663       683       717       742       618       590       942       915       752       748       719       727       622       625       596       663
dram[1]:        675       687       733       743       601       630       862       856       706       759       684       733       685       690       611       626
dram[2]:        692       734       725       741       592       603       942       872       785       828       682       748       631       649       604       651
dram[3]:        732       737       702       724       599       612       908       866       802       781       748       708       673       625       614       612
dram[4]:        723       768       691       745       618       589       841       855       817       770       760       788       642       640       644       647
dram[5]:        703       744       720       719       628       612       772       837       754       784       748       787       658       681       658       624
dram[6]:        737       698       789       729       619       629       815       828       732       790       726       799       637       599       655       601
dram[7]:        716       725       777       723       625       586       775       817       732       753       761       711       630       580       631       590
dram[8]:        709       696       786       816       571       594       861       876       781       836       737       717       597       601       632       637
dram[9]:        729       695       790       766       626       635       871       867       768       762       727       707       622       592       648       642
dram[10]:        727       760       805       763       618       614       898       823       794       786       765       687       625       593       671       634
dram[11]:        701       707       735       762       610       614       808       844       792       773       733       772       639       625       613       634
maximum mf latency per bank:
dram[0]:        506       514       388       390       391       442       465       466       397       412       420       390       389       389       451       391
dram[1]:        513       511       402       393       390       418       456       473       421       401       395       403       396       445       418       390
dram[2]:        510       514       390       390       394       392       395       408       480       392       408       404       396       403       393       393
dram[3]:        516       513       392       418       392       465       414       394       400       390       389       398       413       393       391       450
dram[4]:        503       518       404       394       465       388       463       474       467       487       455       417       396       390       388       410
dram[5]:        523       520       390       473       394       456       413       473       461       440       400       445       404       401       410       424
dram[6]:        519       513       478       385       435       391       419       465       412       391       483       387       413       388       391       428
dram[7]:        516       514       463       397       416       393       416       402       408       411       458       414       392       399       395       398
dram[8]:        502       519       397       412       460       421       476       440       404       384       397       396       407       417       396       393
dram[9]:        523       519       464       395       404       410       455       465       392       390       395       384       392       388       390       400
dram[10]:        517       512       401       396       391       409       424       438       411       418       444       393       396       444       399       413
dram[11]:        515       512       404       396       389       405       402       404       457       416       389       389       391       387       387       458

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4543807 n_nop=4525757 n_act=5218 n_pre=5202 n_ref_event=0 n_req=7683 n_rd=7683 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006763
n_activity=399697 dram_eff=0.07689
bk0: 524a 4526878i bk1: 507a 4526821i bk2: 464a 4527131i bk3: 450a 4528184i bk4: 557a 4523221i bk5: 586a 4521319i bk6: 514a 4525372i bk7: 520a 4525655i bk8: 392a 4529703i bk9: 396a 4529403i bk10: 413a 4531289i bk11: 408a 4532002i bk12: 489a 4527077i bk13: 484a 4527427i bk14: 519a 4525344i bk15: 460a 4526936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.322921
Row_Buffer_Locality_read = 0.322921
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.245091
Bank_Level_Parallism_Col = 1.091172
Bank_Level_Parallism_Ready = 1.001033
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076378 

BW Util details:
bwutil = 0.006763 
total_CMD = 4543807 
util_bw = 30732 
Wasted_Col = 110497 
Wasted_Row = 91201 
Idle = 4311377 

BW Util Bottlenecks: 
RCDc_limit = 119458 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 916 
rwq = 0 
CCDLc_limit_alone = 916 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4543807 
n_nop = 4525757 
Read = 7683 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5218 
n_pre = 5202 
n_ref = 0 
n_req = 7683 
total_req = 7683 

Dual Bus Interface Util: 
issued_total_row = 10420 
issued_total_col = 7683 
Row_Bus_Util =  0.002293 
CoL_Bus_Util = 0.001691 
Either_Row_CoL_Bus_Util = 0.003972 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.002936 
queue_avg = 0.003771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00377063
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4543807 n_nop=4526024 n_act=5134 n_pre=5118 n_ref_event=0 n_req=7588 n_rd=7588 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00668
n_activity=384335 dram_eff=0.07897
bk0: 508a 4527178i bk1: 500a 4527618i bk2: 456a 4527928i bk3: 444a 4528731i bk4: 576a 4521949i bk5: 548a 4523243i bk6: 536a 4524923i bk7: 524a 4525923i bk8: 416a 4528373i bk9: 388a 4529914i bk10: 434a 4530072i bk11: 400a 4530820i bk12: 436a 4529532i bk13: 438a 4529646i bk14: 496a 4525948i bk15: 488a 4526556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.325514
Row_Buffer_Locality_read = 0.325514
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.269555
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000654
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006680 
total_CMD = 4543807 
util_bw = 30352 
Wasted_Col = 107494 
Wasted_Row = 86267 
Idle = 4319694 

BW Util Bottlenecks: 
RCDc_limit = 117202 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 876 
rwq = 0 
CCDLc_limit_alone = 876 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4543807 
n_nop = 4526024 
Read = 7588 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5134 
n_pre = 5118 
n_ref = 0 
n_req = 7588 
total_req = 7588 

Dual Bus Interface Util: 
issued_total_row = 10252 
issued_total_col = 7588 
Row_Bus_Util =  0.002256 
CoL_Bus_Util = 0.001670 
Either_Row_CoL_Bus_Util = 0.003914 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.003205 
queue_avg = 0.003847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00384721
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4543807 n_nop=4526127 n_act=5125 n_pre=5109 n_ref_event=0 n_req=7510 n_rd=7509 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.006611
n_activity=382812 dram_eff=0.07847
bk0: 492a 4529117i bk1: 461a 4529055i bk2: 464a 4527809i bk3: 444a 4528599i bk4: 581a 4521892i bk5: 576a 4521477i bk6: 516a 4525690i bk7: 504a 4526520i bk8: 376a 4529745i bk9: 348a 4530662i bk10: 436a 4529287i bk11: 393a 4531521i bk12: 476a 4527159i bk13: 466a 4526482i bk14: 508a 4525612i bk15: 468a 4527131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.319574
Row_Buffer_Locality_read = 0.319616
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.267577
Bank_Level_Parallism_Col = 1.096263
Bank_Level_Parallism_Ready = 1.000529
write_to_read_ratio_blp_rw_average = 0.000129
GrpLevelPara = 1.080726 

BW Util details:
bwutil = 0.006611 
total_CMD = 4543807 
util_bw = 30040 
Wasted_Col = 107679 
Wasted_Row = 86951 
Idle = 4319137 

BW Util Bottlenecks: 
RCDc_limit = 117145 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 852 
rwq = 0 
CCDLc_limit_alone = 852 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4543807 
n_nop = 4526127 
Read = 7509 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 5125 
n_pre = 5109 
n_ref = 0 
n_req = 7510 
total_req = 7510 

Dual Bus Interface Util: 
issued_total_row = 10234 
issued_total_col = 7510 
Row_Bus_Util =  0.002252 
CoL_Bus_Util = 0.001653 
Either_Row_CoL_Bus_Util = 0.003891 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.003620 
queue_avg = 0.004087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.00408688
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4543807 n_nop=4526313 n_act=5054 n_pre=5038 n_ref_event=0 n_req=7450 n_rd=7450 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006558
n_activity=387071 dram_eff=0.07699
bk0: 464a 4528848i bk1: 460a 4528894i bk2: 472a 4527463i bk3: 460a 4527207i bk4: 576a 4521944i bk5: 566a 4522689i bk6: 484a 4526909i bk7: 504a 4526895i bk8: 364a 4531315i bk9: 372a 4530935i bk10: 392a 4530940i bk11: 416a 4530106i bk12: 447a 4528099i bk13: 480a 4527393i bk14: 496a 4526114i bk15: 497a 4526729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.323490
Row_Buffer_Locality_read = 0.323490
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244722
Bank_Level_Parallism_Col = 1.089555
Bank_Level_Parallism_Ready = 1.000800
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.074473 

BW Util details:
bwutil = 0.006558 
total_CMD = 4543807 
util_bw = 29800 
Wasted_Col = 107164 
Wasted_Row = 87883 
Idle = 4318960 

BW Util Bottlenecks: 
RCDc_limit = 115728 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 950 
rwq = 0 
CCDLc_limit_alone = 950 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4543807 
n_nop = 4526313 
Read = 7450 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5054 
n_pre = 5038 
n_ref = 0 
n_req = 7450 
total_req = 7450 

Dual Bus Interface Util: 
issued_total_row = 10092 
issued_total_col = 7450 
Row_Bus_Util =  0.002221 
CoL_Bus_Util = 0.001640 
Either_Row_CoL_Bus_Util = 0.003850 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.002744 
queue_avg = 0.004568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.00456776
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4543807 n_nop=4526472 n_act=5005 n_pre=4989 n_ref_event=0 n_req=7396 n_rd=7396 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006511
n_activity=386684 dram_eff=0.07651
bk0: 470a 4528441i bk1: 440a 4529723i bk2: 480a 4526946i bk3: 451a 4527728i bk4: 556a 4524383i bk5: 584a 4523223i bk6: 520a 4525870i bk7: 508a 4526284i bk8: 358a 4530773i bk9: 380a 4529682i bk10: 388a 4531312i bk11: 371a 4531990i bk12: 474a 4527242i bk13: 472a 4527676i bk14: 472a 4527728i bk15: 472a 4527227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.325176
Row_Buffer_Locality_read = 0.325176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239513
Bank_Level_Parallism_Col = 1.088304
Bank_Level_Parallism_Ready = 1.000671
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.072628 

BW Util details:
bwutil = 0.006511 
total_CMD = 4543807 
util_bw = 29584 
Wasted_Col = 106285 
Wasted_Row = 86996 
Idle = 4320942 

BW Util Bottlenecks: 
RCDc_limit = 114624 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 965 
rwq = 0 
CCDLc_limit_alone = 965 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4543807 
n_nop = 4526472 
Read = 7396 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5005 
n_pre = 4989 
n_ref = 0 
n_req = 7396 
total_req = 7396 

Dual Bus Interface Util: 
issued_total_row = 9994 
issued_total_col = 7396 
Row_Bus_Util =  0.002199 
CoL_Bus_Util = 0.001628 
Either_Row_CoL_Bus_Util = 0.003815 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.003173 
queue_avg = 0.003649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0036487
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4543807 n_nop=4526381 n_act=5025 n_pre=5009 n_ref_event=0 n_req=7441 n_rd=7441 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00655
n_activity=383986 dram_eff=0.07751
bk0: 482a 4527468i bk1: 456a 4529459i bk2: 459a 4528023i bk3: 460a 4527803i bk4: 548a 4524741i bk5: 569a 4523840i bk6: 568a 4523063i bk7: 520a 4525610i bk8: 392a 4528847i bk9: 376a 4530733i bk10: 388a 4531644i bk11: 374a 4532206i bk12: 461a 4527768i bk13: 444a 4529352i bk14: 460a 4526930i bk15: 484a 4526231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.326838
Row_Buffer_Locality_read = 0.326838
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.248666
Bank_Level_Parallism_Col = 1.092257
Bank_Level_Parallism_Ready = 1.000800
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.077677 

BW Util details:
bwutil = 0.006550 
total_CMD = 4543807 
util_bw = 29764 
Wasted_Col = 106213 
Wasted_Row = 87216 
Idle = 4320614 

BW Util Bottlenecks: 
RCDc_limit = 114882 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 920 
rwq = 0 
CCDLc_limit_alone = 920 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4543807 
n_nop = 4526381 
Read = 7441 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5025 
n_pre = 5009 
n_ref = 0 
n_req = 7441 
total_req = 7441 

Dual Bus Interface Util: 
issued_total_row = 10034 
issued_total_col = 7441 
Row_Bus_Util =  0.002208 
CoL_Bus_Util = 0.001638 
Either_Row_CoL_Bus_Util = 0.003835 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.002812 
queue_avg = 0.004416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.00441568
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4543807 n_nop=4526436 n_act=4974 n_pre=4958 n_ref_event=0 n_req=7512 n_rd=7512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006613
n_activity=382022 dram_eff=0.07866
bk0: 464a 4528887i bk1: 488a 4528151i bk2: 419a 4529205i bk3: 452a 4527871i bk4: 560a 4523053i bk5: 548a 4524139i bk6: 536a 4526325i bk7: 529a 4526686i bk8: 404a 4529581i bk9: 372a 4530521i bk10: 404a 4530785i bk11: 368a 4533636i bk12: 482a 4527937i bk13: 510a 4526281i bk14: 464a 4527382i bk15: 512a 4525777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.339989
Row_Buffer_Locality_read = 0.339989
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.257529
Bank_Level_Parallism_Col = 1.095806
Bank_Level_Parallism_Ready = 1.000925
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.079573 

BW Util details:
bwutil = 0.006613 
total_CMD = 4543807 
util_bw = 30048 
Wasted_Col = 104701 
Wasted_Row = 85287 
Idle = 4323771 

BW Util Bottlenecks: 
RCDc_limit = 113562 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 971 
rwq = 0 
CCDLc_limit_alone = 971 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4543807 
n_nop = 4526436 
Read = 7512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4974 
n_pre = 4958 
n_ref = 0 
n_req = 7512 
total_req = 7512 

Dual Bus Interface Util: 
issued_total_row = 9932 
issued_total_col = 7512 
Row_Bus_Util =  0.002186 
CoL_Bus_Util = 0.001653 
Either_Row_CoL_Bus_Util = 0.003823 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.004202 
queue_avg = 0.004292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00429156
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4543807 n_nop=4525912 n_act=5133 n_pre=5117 n_ref_event=0 n_req=7693 n_rd=7693 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006772
n_activity=394138 dram_eff=0.07807
bk0: 476a 4528045i bk1: 468a 4528973i bk2: 424a 4528989i bk3: 456a 4528226i bk4: 556a 4523904i bk5: 593a 4522751i bk6: 572a 4524568i bk7: 539a 4526178i bk8: 400a 4529543i bk9: 392a 4529547i bk10: 384a 4532355i bk11: 412a 4531473i bk12: 484a 4526467i bk13: 532a 4524842i bk14: 485a 4526264i bk15: 520a 4525091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.334850
Row_Buffer_Locality_read = 0.334850
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.252415
Bank_Level_Parallism_Col = 1.094372
Bank_Level_Parallism_Ready = 1.000905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078338 

BW Util details:
bwutil = 0.006772 
total_CMD = 4543807 
util_bw = 30772 
Wasted_Col = 108308 
Wasted_Row = 89225 
Idle = 4315502 

BW Util Bottlenecks: 
RCDc_limit = 117375 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1024 
rwq = 0 
CCDLc_limit_alone = 1024 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4543807 
n_nop = 4525912 
Read = 7693 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5133 
n_pre = 5117 
n_ref = 0 
n_req = 7693 
total_req = 7693 

Dual Bus Interface Util: 
issued_total_row = 10250 
issued_total_col = 7693 
Row_Bus_Util =  0.002256 
CoL_Bus_Util = 0.001693 
Either_Row_CoL_Bus_Util = 0.003938 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.002682 
queue_avg = 0.004796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0047962
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4543807 n_nop=4526401 n_act=4976 n_pre=4960 n_ref_event=0 n_req=7522 n_rd=7522 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006622
n_activity=386566 dram_eff=0.07783
bk0: 484a 4528055i bk1: 488a 4528281i bk2: 420a 4530253i bk3: 400a 4530977i bk4: 608a 4521335i bk5: 583a 4521787i bk6: 511a 4527619i bk7: 500a 4528095i bk8: 372a 4531037i bk9: 348a 4532011i bk10: 400a 4531140i bk11: 412a 4530152i bk12: 518a 4525993i bk13: 513a 4525498i bk14: 487a 4526912i bk15: 478a 4527028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.340601
Row_Buffer_Locality_read = 0.340601
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.241914
Bank_Level_Parallism_Col = 1.086125
Bank_Level_Parallism_Ready = 1.000132
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070130 

BW Util details:
bwutil = 0.006622 
total_CMD = 4543807 
util_bw = 30088 
Wasted_Col = 106002 
Wasted_Row = 86673 
Idle = 4321044 

BW Util Bottlenecks: 
RCDc_limit = 114058 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 978 
rwq = 0 
CCDLc_limit_alone = 978 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4543807 
n_nop = 4526401 
Read = 7522 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4976 
n_pre = 4960 
n_ref = 0 
n_req = 7522 
total_req = 7522 

Dual Bus Interface Util: 
issued_total_row = 9936 
issued_total_col = 7522 
Row_Bus_Util =  0.002187 
CoL_Bus_Util = 0.001655 
Either_Row_CoL_Bus_Util = 0.003831 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.002987 
queue_avg = 0.004662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00466151
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4543807 n_nop=4526659 n_act=4886 n_pre=4870 n_ref_event=0 n_req=7443 n_rd=7443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006552
n_activity=377129 dram_eff=0.07894
bk0: 468a 4528994i bk1: 492a 4527397i bk2: 417a 4530150i bk3: 429a 4529857i bk4: 544a 4524593i bk5: 540a 4524209i bk6: 504a 4528717i bk7: 504a 4528307i bk8: 384a 4529976i bk9: 380a 4530126i bk10: 407a 4531201i bk11: 418a 4530961i bk12: 492a 4527056i bk13: 517a 4525758i bk14: 472a 4527182i bk15: 475a 4526618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.345694
Row_Buffer_Locality_read = 0.345694
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.250413
Bank_Level_Parallism_Col = 1.095066
Bank_Level_Parallism_Ready = 1.000534
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.079445 

BW Util details:
bwutil = 0.006552 
total_CMD = 4543807 
util_bw = 29772 
Wasted_Col = 102953 
Wasted_Row = 84575 
Idle = 4326507 

BW Util Bottlenecks: 
RCDc_limit = 111619 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 937 
rwq = 0 
CCDLc_limit_alone = 937 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4543807 
n_nop = 4526659 
Read = 7443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4886 
n_pre = 4870 
n_ref = 0 
n_req = 7443 
total_req = 7443 

Dual Bus Interface Util: 
issued_total_row = 9756 
issued_total_col = 7443 
Row_Bus_Util =  0.002147 
CoL_Bus_Util = 0.001638 
Either_Row_CoL_Bus_Util = 0.003774 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.002974 
queue_avg = 0.004808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0048083
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4543807 n_nop=4526586 n_act=4954 n_pre=4938 n_ref_event=0 n_req=7394 n_rd=7394 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006509
n_activity=379712 dram_eff=0.07789
bk0: 468a 4528416i bk1: 446a 4530169i bk2: 411a 4531266i bk3: 432a 4529744i bk4: 564a 4522560i bk5: 560a 4523763i bk6: 484a 4527422i bk7: 536a 4525231i bk8: 368a 4529512i bk9: 372a 4530106i bk10: 384a 4531775i bk11: 432a 4530083i bk12: 489a 4527016i bk13: 516a 4525390i bk14: 448a 4527947i bk15: 484a 4526886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.332161
Row_Buffer_Locality_read = 0.332161
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.252390
Bank_Level_Parallism_Col = 1.092771
Bank_Level_Parallism_Ready = 1.001075
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.079348 

BW Util details:
bwutil = 0.006509 
total_CMD = 4543807 
util_bw = 29576 
Wasted_Col = 104627 
Wasted_Row = 85564 
Idle = 4324040 

BW Util Bottlenecks: 
RCDc_limit = 113358 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 789 
rwq = 0 
CCDLc_limit_alone = 789 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4543807 
n_nop = 4526586 
Read = 7394 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4954 
n_pre = 4938 
n_ref = 0 
n_req = 7394 
total_req = 7394 

Dual Bus Interface Util: 
issued_total_row = 9892 
issued_total_col = 7394 
Row_Bus_Util =  0.002177 
CoL_Bus_Util = 0.001627 
Either_Row_CoL_Bus_Util = 0.003790 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.003774 
queue_avg = 0.004521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00452066
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4543807 n_nop=4526122 n_act=5115 n_pre=5099 n_ref_event=0 n_req=7521 n_rd=7521 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006621
n_activity=389321 dram_eff=0.07727
bk0: 483a 4527774i bk1: 483a 4528026i bk2: 448a 4529081i bk3: 432a 4528915i bk4: 562a 4523536i bk5: 564a 4522661i bk6: 550a 4523973i bk7: 524a 4525481i bk8: 368a 4529933i bk9: 380a 4530565i bk10: 404a 4531204i bk11: 380a 4532056i bk12: 478a 4527294i bk13: 486a 4526166i bk14: 500a 4525683i bk15: 479a 4526713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.322032
Row_Buffer_Locality_read = 0.322032
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.253375
Bank_Level_Parallism_Col = 1.093869
Bank_Level_Parallism_Ready = 1.001056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.079018 

BW Util details:
bwutil = 0.006621 
total_CMD = 4543807 
util_bw = 30084 
Wasted_Col = 107969 
Wasted_Row = 88259 
Idle = 4317495 

BW Util Bottlenecks: 
RCDc_limit = 117039 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 906 
rwq = 0 
CCDLc_limit_alone = 906 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4543807 
n_nop = 4526122 
Read = 7521 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5115 
n_pre = 5099 
n_ref = 0 
n_req = 7521 
total_req = 7521 

Dual Bus Interface Util: 
issued_total_row = 10214 
issued_total_col = 7521 
Row_Bus_Util =  0.002248 
CoL_Bus_Util = 0.001655 
Either_Row_CoL_Bus_Util = 0.003892 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.002827 
queue_avg = 0.004820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00481953

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9515, Miss = 3872, Miss_rate = 0.407, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 9510, Miss = 3811, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 9387, Miss = 3858, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 9382, Miss = 3730, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 9517, Miss = 3849, Miss_rate = 0.404, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 9339, Miss = 3660, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9343, Miss = 3695, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 9303, Miss = 3755, Miss_rate = 0.404, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9329, Miss = 3718, Miss_rate = 0.399, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 9343, Miss = 3678, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 9295, Miss = 3758, Miss_rate = 0.404, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 9333, Miss = 3683, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9343, Miss = 3733, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 9335, Miss = 3779, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 9344, Miss = 3781, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 9294, Miss = 3912, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 9350, Miss = 3800, Miss_rate = 0.406, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[17]: Access = 9349, Miss = 3722, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 9375, Miss = 3688, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 9318, Miss = 3755, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 9364, Miss = 3616, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9336, Miss = 3778, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9324, Miss = 3793, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 9349, Miss = 3728, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 224677
L2_total_cache_misses = 90152
L2_total_cache_miss_rate = 0.4013
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 132906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 67574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1595
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 223082
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1595
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=224677
icnt_total_pkts_simt_to_mem=224677
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 224677
Req_Network_cycles = 1771834
Req_Network_injected_packets_per_cycle =       0.1268 
Req_Network_conflicts_per_cycle =       0.0034
Req_Network_conflicts_per_cycle_util =       0.0349
Req_Bank_Level_Parallism =       1.2867
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0022
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0053

Reply_Network_injected_packets_num = 224677
Reply_Network_cycles = 1771834
Reply_Network_injected_packets_per_cycle =        0.1268
Reply_Network_conflicts_per_cycle =        0.0076
Reply_Network_conflicts_per_cycle_util =       0.0775
Reply_Bank_Level_Parallism =       1.2899
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0013
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0042
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 11 sec (2951 sec)
gpgpu_simulation_rate = 5953 (inst/sec)
gpgpu_simulation_rate = 600 (cycle/sec)
gpgpu_silicon_slowdown = 2275000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc490b0b6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc490b0b60..

GPGPU-Sim PTX: cudaLaunch for 0x0x555ce81bcdbb (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 5589
gpu_sim_insn = 55260
gpu_ipc =       9.8873
gpu_tot_sim_cycle = 1777423
gpu_tot_sim_insn = 17624244
gpu_tot_ipc =       9.9156
gpu_tot_issued_cta = 52
gpu_occupancy = 23.7126% 
gpu_tot_occupancy = 15.7104% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0725
partiton_level_parallism_total  =       0.1266
partiton_level_parallism_util =       5.7042
partiton_level_parallism_util_total  =       1.2885
L2_BW  =       3.1652 GB/Sec
L2_BW_total  =       5.5314 GB/Sec
gpu_total_sim_rate=5960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 327787, Miss = 21016, Miss_rate = 0.064, Pending_hits = 224, Reservation_fails = 654
	L1D_cache_core[1]: Access = 286351, Miss = 18558, Miss_rate = 0.065, Pending_hits = 274, Reservation_fails = 640
	L1D_cache_core[2]: Access = 252931, Miss = 16583, Miss_rate = 0.066, Pending_hits = 295, Reservation_fails = 632
	L1D_cache_core[3]: Access = 255755, Miss = 17156, Miss_rate = 0.067, Pending_hits = 296, Reservation_fails = 656
	L1D_cache_core[4]: Access = 315643, Miss = 20587, Miss_rate = 0.065, Pending_hits = 259, Reservation_fails = 647
	L1D_cache_core[5]: Access = 239253, Miss = 15708, Miss_rate = 0.066, Pending_hits = 277, Reservation_fails = 607
	L1D_cache_core[6]: Access = 228853, Miss = 14998, Miss_rate = 0.066, Pending_hits = 281, Reservation_fails = 625
	L1D_cache_core[7]: Access = 287350, Miss = 18787, Miss_rate = 0.065, Pending_hits = 299, Reservation_fails = 687
	L1D_cache_core[8]: Access = 215301, Miss = 13657, Miss_rate = 0.063, Pending_hits = 189, Reservation_fails = 377
	L1D_cache_core[9]: Access = 129652, Miss = 7789, Miss_rate = 0.060, Pending_hits = 137, Reservation_fails = 328
	L1D_cache_core[10]: Access = 129735, Miss = 7586, Miss_rate = 0.058, Pending_hits = 163, Reservation_fails = 337
	L1D_cache_core[11]: Access = 150402, Miss = 8982, Miss_rate = 0.060, Pending_hits = 158, Reservation_fails = 332
	L1D_cache_core[12]: Access = 36510, Miss = 2507, Miss_rate = 0.069, Pending_hits = 45, Reservation_fails = 51
	L1D_cache_core[13]: Access = 184, Miss = 65, Miss_rate = 0.353, Pending_hits = 7, Reservation_fails = 32
	L1D_cache_core[14]: Access = 207, Miss = 84, Miss_rate = 0.406, Pending_hits = 52, Reservation_fails = 32
	L1D_cache_core[15]: Access = 220, Miss = 82, Miss_rate = 0.373, Pending_hits = 65, Reservation_fails = 39
	L1D_cache_core[16]: Access = 236, Miss = 85, Miss_rate = 0.360, Pending_hits = 70, Reservation_fails = 38
	L1D_cache_core[17]: Access = 229, Miss = 86, Miss_rate = 0.376, Pending_hits = 69, Reservation_fails = 38
	L1D_cache_core[18]: Access = 214, Miss = 84, Miss_rate = 0.393, Pending_hits = 57, Reservation_fails = 32
	L1D_cache_core[19]: Access = 244, Miss = 91, Miss_rate = 0.373, Pending_hits = 71, Reservation_fails = 32
	L1D_cache_core[20]: Access = 220, Miss = 85, Miss_rate = 0.386, Pending_hits = 69, Reservation_fails = 38
	L1D_cache_core[21]: Access = 179, Miss = 56, Miss_rate = 0.313, Pending_hits = 55, Reservation_fails = 21
	L1D_cache_core[22]: Access = 180, Miss = 52, Miss_rate = 0.289, Pending_hits = 54, Reservation_fails = 20
	L1D_cache_core[23]: Access = 207, Miss = 56, Miss_rate = 0.271, Pending_hits = 62, Reservation_fails = 19
	L1D_cache_core[24]: Access = 185, Miss = 54, Miss_rate = 0.292, Pending_hits = 59, Reservation_fails = 20
	L1D_cache_core[25]: Access = 58, Miss = 21, Miss_rate = 0.362, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[26]: Access = 164692, Miss = 11628, Miss_rate = 0.071, Pending_hits = 77, Reservation_fails = 294
	L1D_cache_core[27]: Access = 150542, Miss = 10594, Miss_rate = 0.070, Pending_hits = 125, Reservation_fails = 291
	L1D_cache_core[28]: Access = 127241, Miss = 9138, Miss_rate = 0.072, Pending_hits = 133, Reservation_fails = 310
	L1D_cache_core[29]: Access = 99487, Miss = 7325, Miss_rate = 0.074, Pending_hits = 144, Reservation_fails = 303
	L1D_total_cache_accesses = 3400048
	L1D_total_cache_misses = 223500
	L1D_total_cache_miss_rate = 0.0657
	L1D_total_cache_pending_hits = 4076
	L1D_total_cache_reservation_fails = 8132
	L1D_cache_data_port_util = 0.257
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3170890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 60385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4076
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3398453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1595

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8121
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
ctas_completed 52, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22198, 17884, 25946, 38428, 18160, 35824, 49572, 30340, 
gpgpu_n_tot_thrd_icount = 82067072
gpgpu_n_tot_w_icount = 2564596
gpgpu_n_stall_shd_mem = 1101425
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 223487
gpgpu_n_mem_write_global = 1595
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4139563
gpgpu_n_store_insn = 9127
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 46592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1005423
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96002
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1564	W0_Idle:11465787	W0_Scoreboard:35352465	W1:723442	W2:455650	W3:203850	W4:164902	W5:121269	W6:110955	W7:69033	W8:59123	W9:50618	W10:45732	W11:29976	W12:32822	W13:34308	W14:28358	W15:30800	W16:26658	W17:21568	W18:19776	W19:18421	W20:20575	W21:15588	W22:15086	W23:11972	W24:16021	W25:12369	W26:16764	W27:14412	W28:12042	W29:19029	W30:20975	W31:25862	W32:116640
single_issue_nums: WS0:684143	WS1:646933	WS2:613977	WS3:619543	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1787896 {8:223487,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63800 {40:1595,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8939480 {40:223487,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12760 {8:1595,}
maxmflatency = 523 
max_icnt2mem_latency = 175 
maxmrqlatency = 65 
max_icnt2sh_latency = 61 
averagemflatency = 284 
avg_icnt2mem_latency = 36 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:85308 	179 	433 	1336 	2161 	735 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130975 	94056 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	220991 	3260 	831 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	220288 	2211 	1376 	806 	401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	187 	1484 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        37        17        24        35        39        56        49        21        24        29        28        17        18        12        13 
dram[1]:        36        37        26        34        42        41        56        56        24        24        26        24        19        20        15        16 
dram[2]:        38        36        36        36        41        24        56        56        11        15        24        21        20        20        16        16 
dram[3]:        40        40        36        28        25        29        60        60        16        20        20        24        20        20        16        16 
dram[4]:        35        35        27        28        19        20        60        32        20        16        20        20        20        20        14        20 
dram[5]:        37        36        48        48        36        25        37        43        20        23        25        24        20        20        17        16 
dram[6]:        40        40        48        52         8         9        48        51        16        16        24        24        19        12        16        16 
dram[7]:        32        40        35        41        23        19        46        55        16        16        24        24        12        12        17        16 
dram[8]:        40        40        43        44        22        27        55        57        16        15        24        24        12        12        16        16 
dram[9]:        40        32        49        21        39        38        57        56        17        17        26        31        12        12        19        17 
dram[10]:        33        32        56        56        35        36        48        38        16        13        28        28        11        10        23        20 
dram[11]:        33        35        56        56        36        39        51        52        17        20        28        32        20        16        13        13 
maximum service time to same row:
dram[0]:     99951     86472     86721     81087    130074    143154    107230     94768    144726    105579    140132    147926    158084    167588     84347     97264 
dram[1]:     85134     83791    152758    154855    156422    169802    126368    135069    105380    103673    155719    163525    177080    186536    107675    117854 
dram[2]:     96320    110820    101562    118416    183870     95218    143779    219226    102157     85515     85486     98716    317924    311723    127367    136888 
dram[3]:     91181     92935    116453    116662    108721    122135    233352    239534     86777     98887    202694     81584    320812    329521     83310     83292 
dram[4]:    166336    114313    117927    119197     83162     96522    247356    177717    111049    122682     99611    104288    123681    163298     93712     83325 
dram[5]:    111682    109060    196326    205039    159225    113109    100830    113899    132883    142917    110526    120071    154993    430406     83237     84928 
dram[6]:    106458    104928    213874    222877     60484     56518    126963    139859     78272    112071    129006    127719    236676    191089    137115    147464 
dram[7]:    103530    162398    114844    127965     86905     70821    102073    105778    111662    111520    137216    146684    149360    146259    127947    139212 
dram[8]:    173206    184007    140385    152687     84788     98404    118133    130607    119046    129488    156154    151964    171232    152123    150501    256143 
dram[9]:    194802     74628    164602     88027    178983    189741    143685    156952    139501    149529    163290    174500    164852    157027    171849    182182 
dram[10]:    165561    162334    157924    168439    137548    150857    107134     85657    159574    146221    185689    196871    159502    161975    192536    151992 
dram[11]:     77777    145085    178624    189079    164117    177957     76892     82477    133367    140355    207256    215060    180862    145191    162408     86164 
average row accesses per activate:
dram[0]:  1.627329  1.560000  1.418960  1.465798  1.382134  1.337900  1.468571  1.494253  1.457249  1.409253  1.692623  1.721519  1.481818  1.503106  1.410326  1.389728 
dram[1]:  1.597484  1.607717  1.456869  1.505085  1.333333  1.383838  1.472528  1.514451  1.419795  1.437037  1.625468  1.574803  1.535211  1.558719  1.401130  1.435294 
dram[2]:  1.763441  1.664260  1.501618  1.494949  1.351163  1.327189  1.498551  1.508982  1.377289  1.364706  1.535211  1.630705  1.446808  1.382789  1.430986  1.413897 
dram[3]:  1.622378  1.631206  1.452308  1.402439  1.339535  1.367150  1.503106  1.546012  1.529412  1.493976  1.555556  1.535055  1.446602  1.500000  1.429395  1.457478 
dram[4]:  1.604096  1.623616  1.415929  1.413793  1.451697  1.445545  1.498559  1.494118  1.443548  1.381818  1.603306  1.592275  1.453988  1.465839  1.461300  1.447853 
dram[5]:  1.570033  1.640288  1.461783  1.460317  1.465241  1.451531  1.412935  1.477273  1.375439  1.498008  1.637131  1.669643  1.449686  1.568905  1.393939  1.394813 
dram[6]:  1.633803  1.632107  1.449827  1.453376  1.403509  1.438320  1.576471  1.579104  1.490775  1.447471  1.590551  1.840000  1.520505  1.495601  1.445483  1.426184 
dram[7]:  1.602694  1.659575  1.462069  1.485342  1.459318  1.442822  1.521277  1.566860  1.454545  1.457249  1.706667  1.674797  1.436202  1.433962  1.409884  1.436464 
dram[8]:  1.624161  1.637584  1.578947  1.600000  1.388128  1.371765  1.653722  1.639344  1.530864  1.513044  1.587302  1.503650  1.471591  1.417127  1.466867  1.466258 
dram[9]:  1.665480  1.556962  1.550186  1.577206  1.442971  1.413613  1.743945  1.691275  1.443609  1.417910  1.621514  1.620155  1.481928  1.456338  1.465839  1.422156 
dram[10]:  1.597270  1.715385  1.691358  1.582418  1.339667  1.417722  1.546326  1.497207  1.347985  1.388060  1.634043  1.594096  1.468468  1.413699  1.454545  1.471125 
dram[11]:  1.604651  1.610000  1.550173  1.500000  1.408521  1.378973  1.458886  1.463687  1.383459  1.501976  1.622490  1.630901  1.439759  1.384615  1.392758  1.429851 
average row locality = 90153/60412 = 1.492303
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       524       507       464       450       557       586       514       520       392       396       413       408       489       484       519       460 
dram[1]:       508       500       456       444       576       548       536       524       416       388       434       400       436       438       496       488 
dram[2]:       492       461       464       444       581       576       516       504       376       348       436       393       476       466       508       468 
dram[3]:       464       460       472       460       576       566       484       504       364       372       392       416       447       480       496       497 
dram[4]:       470       440       480       451       556       584       520       508       358       380       388       371       474       472       472       472 
dram[5]:       482       456       459       460       548       569       568       520       392       376       388       374       461       444       460       484 
dram[6]:       464       488       419       452       560       548       536       529       404       372       404       368       482       510       464       512 
dram[7]:       476       468       424       456       556       593       572       539       400       392       384       412       484       532       485       520 
dram[8]:       484       488       420       400       608       583       511       500       372       348       400       412       518       513       487       478 
dram[9]:       468       492       417       429       544       540       504       504       384       380       407       418       492       517       472       475 
dram[10]:       468       446       411       432       564       560       484       536       368       372       384       432       489       516       448       484 
dram[11]:       483       483       448       432       562       564       550       524       368       380       404       380       478       486       500       479 
total dram reads = 90152
bank skew: 608/348 = 1.75
chip skew: 7693/7394 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        663       683       717       742       618       590       958       924       752       748       719       727       622       625       596       663
dram[1]:        675       687       733       743       601       630       869       864       706       759       684       733       685       690       611       626
dram[2]:        692       734       725       741       592       603       950       880       785       828       682       748       631       649       604       651
dram[3]:        732       737       702       724       599       612       917       875       802       781       748       708       673       625       614       612
dram[4]:        723       768       691       745       618       589       849       862       817       770       760       788       642       640       644       647
dram[5]:        703       744       720       719       628       612       779       845       754       784       748       787       658       681       658       624
dram[6]:        737       698       789       729       619       629       823       835       732       790       726       799       637       599       655       601
dram[7]:        716       725       777       723       625       586       782       825       732       753       761       711       630       580       631       590
dram[8]:        709       696       786       816       571       594       869       884       781       836       737       717       597       601       632       637
dram[9]:        729       695       790       766       626       635       879       875       768       762       727       707       622       592       648       642
dram[10]:        727       760       805       763       618       614       906       830       794       786       765       687       625       593       671       634
dram[11]:        701       707       735       762       610       614       815       852       792       773       733       772       639       625       613       634
maximum mf latency per bank:
dram[0]:        506       514       388       390       391       442       465       466       397       412       420       390       389       389       451       391
dram[1]:        513       511       402       393       390       418       456       473       421       401       395       403       396       445       418       390
dram[2]:        510       514       390       390       394       392       395       408       480       392       408       404       396       403       393       393
dram[3]:        516       513       392       418       392       465       414       394       400       390       389       398       413       393       391       450
dram[4]:        503       518       404       394       465       388       463       474       467       487       455       417       396       390       388       410
dram[5]:        523       520       390       473       394       456       413       473       461       440       400       445       404       401       410       424
dram[6]:        519       513       478       385       435       391       419       465       412       391       483       387       413       388       391       428
dram[7]:        516       514       463       397       416       393       416       402       408       411       458       414       392       399       395       398
dram[8]:        502       519       397       412       460       421       476       440       404       384       397       396       407       417       396       393
dram[9]:        523       519       464       395       404       410       455       465       392       390       395       384       392       388       390       400
dram[10]:        517       512       401       396       391       409       424       438       411       418       444       393       396       444       399       413
dram[11]:        515       512       404       396       389       405       402       404       457       416       389       389       391       387       387       458

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4558138 n_nop=4540088 n_act=5218 n_pre=5202 n_ref_event=0 n_req=7683 n_rd=7683 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006742
n_activity=399697 dram_eff=0.07689
bk0: 524a 4541209i bk1: 507a 4541152i bk2: 464a 4541462i bk3: 450a 4542515i bk4: 557a 4537552i bk5: 586a 4535650i bk6: 514a 4539703i bk7: 520a 4539986i bk8: 392a 4544034i bk9: 396a 4543734i bk10: 413a 4545620i bk11: 408a 4546333i bk12: 489a 4541408i bk13: 484a 4541758i bk14: 519a 4539675i bk15: 460a 4541267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.322921
Row_Buffer_Locality_read = 0.322921
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.245091
Bank_Level_Parallism_Col = 1.091172
Bank_Level_Parallism_Ready = 1.001033
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076378 

BW Util details:
bwutil = 0.006742 
total_CMD = 4558138 
util_bw = 30732 
Wasted_Col = 110497 
Wasted_Row = 91201 
Idle = 4325708 

BW Util Bottlenecks: 
RCDc_limit = 119458 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 916 
rwq = 0 
CCDLc_limit_alone = 916 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4558138 
n_nop = 4540088 
Read = 7683 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5218 
n_pre = 5202 
n_ref = 0 
n_req = 7683 
total_req = 7683 

Dual Bus Interface Util: 
issued_total_row = 10420 
issued_total_col = 7683 
Row_Bus_Util =  0.002286 
CoL_Bus_Util = 0.001686 
Either_Row_CoL_Bus_Util = 0.003960 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.002936 
queue_avg = 0.003759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00375877
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4558138 n_nop=4540355 n_act=5134 n_pre=5118 n_ref_event=0 n_req=7588 n_rd=7588 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006659
n_activity=384335 dram_eff=0.07897
bk0: 508a 4541509i bk1: 500a 4541949i bk2: 456a 4542259i bk3: 444a 4543062i bk4: 576a 4536280i bk5: 548a 4537574i bk6: 536a 4539254i bk7: 524a 4540254i bk8: 416a 4542704i bk9: 388a 4544245i bk10: 434a 4544403i bk11: 400a 4545151i bk12: 436a 4543863i bk13: 438a 4543977i bk14: 496a 4540279i bk15: 488a 4540887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.325514
Row_Buffer_Locality_read = 0.325514
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.269555
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000654
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006659 
total_CMD = 4558138 
util_bw = 30352 
Wasted_Col = 107494 
Wasted_Row = 86267 
Idle = 4334025 

BW Util Bottlenecks: 
RCDc_limit = 117202 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 876 
rwq = 0 
CCDLc_limit_alone = 876 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4558138 
n_nop = 4540355 
Read = 7588 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5134 
n_pre = 5118 
n_ref = 0 
n_req = 7588 
total_req = 7588 

Dual Bus Interface Util: 
issued_total_row = 10252 
issued_total_col = 7588 
Row_Bus_Util =  0.002249 
CoL_Bus_Util = 0.001665 
Either_Row_CoL_Bus_Util = 0.003901 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.003205 
queue_avg = 0.003835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00383512
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4558138 n_nop=4540458 n_act=5125 n_pre=5109 n_ref_event=0 n_req=7510 n_rd=7509 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.00659
n_activity=382812 dram_eff=0.07847
bk0: 492a 4543448i bk1: 461a 4543386i bk2: 464a 4542140i bk3: 444a 4542930i bk4: 581a 4536223i bk5: 576a 4535808i bk6: 516a 4540021i bk7: 504a 4540851i bk8: 376a 4544076i bk9: 348a 4544993i bk10: 436a 4543618i bk11: 393a 4545852i bk12: 476a 4541490i bk13: 466a 4540813i bk14: 508a 4539943i bk15: 468a 4541462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.319574
Row_Buffer_Locality_read = 0.319616
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.267577
Bank_Level_Parallism_Col = 1.096263
Bank_Level_Parallism_Ready = 1.000529
write_to_read_ratio_blp_rw_average = 0.000129
GrpLevelPara = 1.080726 

BW Util details:
bwutil = 0.006590 
total_CMD = 4558138 
util_bw = 30040 
Wasted_Col = 107679 
Wasted_Row = 86951 
Idle = 4333468 

BW Util Bottlenecks: 
RCDc_limit = 117145 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 852 
rwq = 0 
CCDLc_limit_alone = 852 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4558138 
n_nop = 4540458 
Read = 7509 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 5125 
n_pre = 5109 
n_ref = 0 
n_req = 7510 
total_req = 7510 

Dual Bus Interface Util: 
issued_total_row = 10234 
issued_total_col = 7510 
Row_Bus_Util =  0.002245 
CoL_Bus_Util = 0.001648 
Either_Row_CoL_Bus_Util = 0.003879 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.003620 
queue_avg = 0.004074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.00407403
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4558138 n_nop=4540644 n_act=5054 n_pre=5038 n_ref_event=0 n_req=7450 n_rd=7450 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006538
n_activity=387071 dram_eff=0.07699
bk0: 464a 4543179i bk1: 460a 4543225i bk2: 472a 4541794i bk3: 460a 4541538i bk4: 576a 4536275i bk5: 566a 4537020i bk6: 484a 4541240i bk7: 504a 4541226i bk8: 364a 4545646i bk9: 372a 4545266i bk10: 392a 4545271i bk11: 416a 4544437i bk12: 447a 4542430i bk13: 480a 4541724i bk14: 496a 4540445i bk15: 497a 4541060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.323490
Row_Buffer_Locality_read = 0.323490
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244722
Bank_Level_Parallism_Col = 1.089555
Bank_Level_Parallism_Ready = 1.000800
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.074473 

BW Util details:
bwutil = 0.006538 
total_CMD = 4558138 
util_bw = 29800 
Wasted_Col = 107164 
Wasted_Row = 87883 
Idle = 4333291 

BW Util Bottlenecks: 
RCDc_limit = 115728 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 950 
rwq = 0 
CCDLc_limit_alone = 950 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4558138 
n_nop = 4540644 
Read = 7450 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5054 
n_pre = 5038 
n_ref = 0 
n_req = 7450 
total_req = 7450 

Dual Bus Interface Util: 
issued_total_row = 10092 
issued_total_col = 7450 
Row_Bus_Util =  0.002214 
CoL_Bus_Util = 0.001634 
Either_Row_CoL_Bus_Util = 0.003838 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.002744 
queue_avg = 0.004553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.00455339
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4558138 n_nop=4540803 n_act=5005 n_pre=4989 n_ref_event=0 n_req=7396 n_rd=7396 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00649
n_activity=386684 dram_eff=0.07651
bk0: 470a 4542772i bk1: 440a 4544054i bk2: 480a 4541277i bk3: 451a 4542059i bk4: 556a 4538714i bk5: 584a 4537554i bk6: 520a 4540201i bk7: 508a 4540615i bk8: 358a 4545104i bk9: 380a 4544013i bk10: 388a 4545643i bk11: 371a 4546321i bk12: 474a 4541573i bk13: 472a 4542007i bk14: 472a 4542059i bk15: 472a 4541558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.325176
Row_Buffer_Locality_read = 0.325176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239513
Bank_Level_Parallism_Col = 1.088304
Bank_Level_Parallism_Ready = 1.000671
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.072628 

BW Util details:
bwutil = 0.006490 
total_CMD = 4558138 
util_bw = 29584 
Wasted_Col = 106285 
Wasted_Row = 86996 
Idle = 4335273 

BW Util Bottlenecks: 
RCDc_limit = 114624 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 965 
rwq = 0 
CCDLc_limit_alone = 965 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4558138 
n_nop = 4540803 
Read = 7396 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5005 
n_pre = 4989 
n_ref = 0 
n_req = 7396 
total_req = 7396 

Dual Bus Interface Util: 
issued_total_row = 9994 
issued_total_col = 7396 
Row_Bus_Util =  0.002193 
CoL_Bus_Util = 0.001623 
Either_Row_CoL_Bus_Util = 0.003803 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.003173 
queue_avg = 0.003637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00363723
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4558138 n_nop=4540712 n_act=5025 n_pre=5009 n_ref_event=0 n_req=7441 n_rd=7441 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00653
n_activity=383986 dram_eff=0.07751
bk0: 482a 4541799i bk1: 456a 4543790i bk2: 459a 4542354i bk3: 460a 4542134i bk4: 548a 4539072i bk5: 569a 4538171i bk6: 568a 4537394i bk7: 520a 4539941i bk8: 392a 4543178i bk9: 376a 4545064i bk10: 388a 4545975i bk11: 374a 4546537i bk12: 461a 4542099i bk13: 444a 4543683i bk14: 460a 4541261i bk15: 484a 4540562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.326838
Row_Buffer_Locality_read = 0.326838
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.248666
Bank_Level_Parallism_Col = 1.092257
Bank_Level_Parallism_Ready = 1.000800
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.077677 

BW Util details:
bwutil = 0.006530 
total_CMD = 4558138 
util_bw = 29764 
Wasted_Col = 106213 
Wasted_Row = 87216 
Idle = 4334945 

BW Util Bottlenecks: 
RCDc_limit = 114882 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 920 
rwq = 0 
CCDLc_limit_alone = 920 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4558138 
n_nop = 4540712 
Read = 7441 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5025 
n_pre = 5009 
n_ref = 0 
n_req = 7441 
total_req = 7441 

Dual Bus Interface Util: 
issued_total_row = 10034 
issued_total_col = 7441 
Row_Bus_Util =  0.002201 
CoL_Bus_Util = 0.001632 
Either_Row_CoL_Bus_Util = 0.003823 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.002812 
queue_avg = 0.004402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0044018
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4558138 n_nop=4540767 n_act=4974 n_pre=4958 n_ref_event=0 n_req=7512 n_rd=7512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006592
n_activity=382022 dram_eff=0.07866
bk0: 464a 4543218i bk1: 488a 4542482i bk2: 419a 4543536i bk3: 452a 4542202i bk4: 560a 4537384i bk5: 548a 4538470i bk6: 536a 4540656i bk7: 529a 4541017i bk8: 404a 4543912i bk9: 372a 4544852i bk10: 404a 4545116i bk11: 368a 4547967i bk12: 482a 4542268i bk13: 510a 4540612i bk14: 464a 4541713i bk15: 512a 4540108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.339989
Row_Buffer_Locality_read = 0.339989
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.257529
Bank_Level_Parallism_Col = 1.095806
Bank_Level_Parallism_Ready = 1.000925
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.079573 

BW Util details:
bwutil = 0.006592 
total_CMD = 4558138 
util_bw = 30048 
Wasted_Col = 104701 
Wasted_Row = 85287 
Idle = 4338102 

BW Util Bottlenecks: 
RCDc_limit = 113562 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 971 
rwq = 0 
CCDLc_limit_alone = 971 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4558138 
n_nop = 4540767 
Read = 7512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4974 
n_pre = 4958 
n_ref = 0 
n_req = 7512 
total_req = 7512 

Dual Bus Interface Util: 
issued_total_row = 9932 
issued_total_col = 7512 
Row_Bus_Util =  0.002179 
CoL_Bus_Util = 0.001648 
Either_Row_CoL_Bus_Util = 0.003811 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.004202 
queue_avg = 0.004278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00427806
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4558138 n_nop=4540243 n_act=5133 n_pre=5117 n_ref_event=0 n_req=7693 n_rd=7693 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006751
n_activity=394138 dram_eff=0.07807
bk0: 476a 4542376i bk1: 468a 4543304i bk2: 424a 4543320i bk3: 456a 4542557i bk4: 556a 4538235i bk5: 593a 4537082i bk6: 572a 4538899i bk7: 539a 4540509i bk8: 400a 4543874i bk9: 392a 4543878i bk10: 384a 4546686i bk11: 412a 4545804i bk12: 484a 4540798i bk13: 532a 4539173i bk14: 485a 4540595i bk15: 520a 4539422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.334850
Row_Buffer_Locality_read = 0.334850
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.252415
Bank_Level_Parallism_Col = 1.094372
Bank_Level_Parallism_Ready = 1.000905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078338 

BW Util details:
bwutil = 0.006751 
total_CMD = 4558138 
util_bw = 30772 
Wasted_Col = 108308 
Wasted_Row = 89225 
Idle = 4329833 

BW Util Bottlenecks: 
RCDc_limit = 117375 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1024 
rwq = 0 
CCDLc_limit_alone = 1024 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4558138 
n_nop = 4540243 
Read = 7693 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5133 
n_pre = 5117 
n_ref = 0 
n_req = 7693 
total_req = 7693 

Dual Bus Interface Util: 
issued_total_row = 10250 
issued_total_col = 7693 
Row_Bus_Util =  0.002249 
CoL_Bus_Util = 0.001688 
Either_Row_CoL_Bus_Util = 0.003926 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.002682 
queue_avg = 0.004781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00478112
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4558138 n_nop=4540732 n_act=4976 n_pre=4960 n_ref_event=0 n_req=7522 n_rd=7522 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006601
n_activity=386566 dram_eff=0.07783
bk0: 484a 4542386i bk1: 488a 4542612i bk2: 420a 4544584i bk3: 400a 4545308i bk4: 608a 4535666i bk5: 583a 4536118i bk6: 511a 4541950i bk7: 500a 4542426i bk8: 372a 4545368i bk9: 348a 4546342i bk10: 400a 4545471i bk11: 412a 4544483i bk12: 518a 4540324i bk13: 513a 4539829i bk14: 487a 4541243i bk15: 478a 4541359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.340601
Row_Buffer_Locality_read = 0.340601
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.241914
Bank_Level_Parallism_Col = 1.086125
Bank_Level_Parallism_Ready = 1.000132
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070130 

BW Util details:
bwutil = 0.006601 
total_CMD = 4558138 
util_bw = 30088 
Wasted_Col = 106002 
Wasted_Row = 86673 
Idle = 4335375 

BW Util Bottlenecks: 
RCDc_limit = 114058 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 978 
rwq = 0 
CCDLc_limit_alone = 978 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4558138 
n_nop = 4540732 
Read = 7522 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4976 
n_pre = 4960 
n_ref = 0 
n_req = 7522 
total_req = 7522 

Dual Bus Interface Util: 
issued_total_row = 9936 
issued_total_col = 7522 
Row_Bus_Util =  0.002180 
CoL_Bus_Util = 0.001650 
Either_Row_CoL_Bus_Util = 0.003819 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.002987 
queue_avg = 0.004647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00464685
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4558138 n_nop=4540990 n_act=4886 n_pre=4870 n_ref_event=0 n_req=7443 n_rd=7443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006532
n_activity=377129 dram_eff=0.07894
bk0: 468a 4543325i bk1: 492a 4541728i bk2: 417a 4544481i bk3: 429a 4544188i bk4: 544a 4538924i bk5: 540a 4538540i bk6: 504a 4543048i bk7: 504a 4542638i bk8: 384a 4544307i bk9: 380a 4544457i bk10: 407a 4545532i bk11: 418a 4545292i bk12: 492a 4541387i bk13: 517a 4540089i bk14: 472a 4541513i bk15: 475a 4540949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.345694
Row_Buffer_Locality_read = 0.345694
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.250413
Bank_Level_Parallism_Col = 1.095066
Bank_Level_Parallism_Ready = 1.000534
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.079445 

BW Util details:
bwutil = 0.006532 
total_CMD = 4558138 
util_bw = 29772 
Wasted_Col = 102953 
Wasted_Row = 84575 
Idle = 4340838 

BW Util Bottlenecks: 
RCDc_limit = 111619 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 937 
rwq = 0 
CCDLc_limit_alone = 937 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4558138 
n_nop = 4540990 
Read = 7443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4886 
n_pre = 4870 
n_ref = 0 
n_req = 7443 
total_req = 7443 

Dual Bus Interface Util: 
issued_total_row = 9756 
issued_total_col = 7443 
Row_Bus_Util =  0.002140 
CoL_Bus_Util = 0.001633 
Either_Row_CoL_Bus_Util = 0.003762 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.002974 
queue_avg = 0.004793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00479319
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4558138 n_nop=4540917 n_act=4954 n_pre=4938 n_ref_event=0 n_req=7394 n_rd=7394 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006489
n_activity=379712 dram_eff=0.07789
bk0: 468a 4542747i bk1: 446a 4544500i bk2: 411a 4545597i bk3: 432a 4544075i bk4: 564a 4536891i bk5: 560a 4538094i bk6: 484a 4541753i bk7: 536a 4539562i bk8: 368a 4543843i bk9: 372a 4544437i bk10: 384a 4546106i bk11: 432a 4544414i bk12: 489a 4541347i bk13: 516a 4539721i bk14: 448a 4542278i bk15: 484a 4541217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.332161
Row_Buffer_Locality_read = 0.332161
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.252390
Bank_Level_Parallism_Col = 1.092771
Bank_Level_Parallism_Ready = 1.001075
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.079348 

BW Util details:
bwutil = 0.006489 
total_CMD = 4558138 
util_bw = 29576 
Wasted_Col = 104627 
Wasted_Row = 85564 
Idle = 4338371 

BW Util Bottlenecks: 
RCDc_limit = 113358 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 789 
rwq = 0 
CCDLc_limit_alone = 789 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4558138 
n_nop = 4540917 
Read = 7394 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4954 
n_pre = 4938 
n_ref = 0 
n_req = 7394 
total_req = 7394 

Dual Bus Interface Util: 
issued_total_row = 9892 
issued_total_col = 7394 
Row_Bus_Util =  0.002170 
CoL_Bus_Util = 0.001622 
Either_Row_CoL_Bus_Util = 0.003778 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.003774 
queue_avg = 0.004506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00450645
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4558138 n_nop=4540453 n_act=5115 n_pre=5099 n_ref_event=0 n_req=7521 n_rd=7521 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0066
n_activity=389321 dram_eff=0.07727
bk0: 483a 4542105i bk1: 483a 4542357i bk2: 448a 4543412i bk3: 432a 4543246i bk4: 562a 4537867i bk5: 564a 4536992i bk6: 550a 4538304i bk7: 524a 4539812i bk8: 368a 4544264i bk9: 380a 4544896i bk10: 404a 4545535i bk11: 380a 4546387i bk12: 478a 4541625i bk13: 486a 4540497i bk14: 500a 4540014i bk15: 479a 4541044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.322032
Row_Buffer_Locality_read = 0.322032
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.253375
Bank_Level_Parallism_Col = 1.093869
Bank_Level_Parallism_Ready = 1.001056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.079018 

BW Util details:
bwutil = 0.006600 
total_CMD = 4558138 
util_bw = 30084 
Wasted_Col = 107969 
Wasted_Row = 88259 
Idle = 4331826 

BW Util Bottlenecks: 
RCDc_limit = 117039 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 906 
rwq = 0 
CCDLc_limit_alone = 906 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4558138 
n_nop = 4540453 
Read = 7521 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5115 
n_pre = 5099 
n_ref = 0 
n_req = 7521 
total_req = 7521 

Dual Bus Interface Util: 
issued_total_row = 10214 
issued_total_col = 7521 
Row_Bus_Util =  0.002241 
CoL_Bus_Util = 0.001650 
Either_Row_CoL_Bus_Util = 0.003880 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.002827 
queue_avg = 0.004804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00480437

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9547, Miss = 3872, Miss_rate = 0.406, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 9530, Miss = 3811, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 9404, Miss = 3858, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 9398, Miss = 3730, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 9533, Miss = 3849, Miss_rate = 0.404, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 9355, Miss = 3660, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9359, Miss = 3695, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 9319, Miss = 3755, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9345, Miss = 3718, Miss_rate = 0.398, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 9359, Miss = 3678, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 9311, Miss = 3758, Miss_rate = 0.404, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 9349, Miss = 3683, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9359, Miss = 3733, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 9351, Miss = 3779, Miss_rate = 0.404, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 9360, Miss = 3781, Miss_rate = 0.404, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 9310, Miss = 3912, Miss_rate = 0.420, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 9366, Miss = 3800, Miss_rate = 0.406, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[17]: Access = 9365, Miss = 3722, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 9391, Miss = 3688, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 9334, Miss = 3755, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 9380, Miss = 3616, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9352, Miss = 3778, Miss_rate = 0.404, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9340, Miss = 3793, Miss_rate = 0.406, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 9365, Miss = 3728, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 225082
L2_total_cache_misses = 90152
L2_total_cache_miss_rate = 0.4005
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 67574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1595
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 223487
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1595
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=225082
icnt_total_pkts_simt_to_mem=225082
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 225082
Req_Network_cycles = 1777423
Req_Network_injected_packets_per_cycle =       0.1266 
Req_Network_conflicts_per_cycle =       0.0035
Req_Network_conflicts_per_cycle_util =       0.0361
Req_Bank_Level_Parallism =       1.2885
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0023
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0053

Reply_Network_injected_packets_num = 225082
Reply_Network_cycles = 1777423
Reply_Network_injected_packets_per_cycle =        0.1266
Reply_Network_conflicts_per_cycle =        0.0077
Reply_Network_conflicts_per_cycle_util =       0.0781
Reply_Bank_Level_Parallism =       1.2917
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0013
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0042
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 17 sec (2957 sec)
gpgpu_simulation_rate = 5960 (inst/sec)
gpgpu_simulation_rate = 601 (cycle/sec)
gpgpu_silicon_slowdown = 2271214x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 2.
	runtime [cuda_base] = 2955747.640000 ms.
Verifying...
	runtime [serial] = 11.997000 ms.
Correct
GPGPU-Sim: *** exit detected ***
