{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458505953403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458505953403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 20 16:32:33 2016 " "Processing started: Sun Mar 20 16:32:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458505953403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458505953403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fir_4tap -c fir_4tap " "Command: quartus_map --read_settings_files=on --write_settings_files=off fir_4tap -c fir_4tap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458505953403 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1458505953617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dfflocal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dfflocal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFFlocal-Behavioral " "Found design unit 1: DFFlocal-Behavioral" {  } { { "DFFlocal.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/DFFlocal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458505954070 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFFlocal " "Found entity 1: DFFlocal" {  } { { "DFFlocal.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/DFFlocal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458505954070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458505954070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_4tap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_4tap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_4tap-Behavioral " "Found design unit 1: fir_4tap-Behavioral" {  } { { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458505954072 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_4tap " "Found entity 1: fir_4tap" {  } { { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458505954072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458505954072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fir_4tap " "Elaborating entity \"fir_4tap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458505954095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFFlocal DFFlocal:DFFlocal1 " "Elaborating entity \"DFFlocal\" for hierarchy \"DFFlocal:DFFlocal1\"" {  } { { "fir_4tap.vhd" "DFFlocal1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505954125 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "fir_4tap.vhd" "Mult3" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458505954573 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "fir_4tap.vhd" "Mult2" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458505954573 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "fir_4tap.vhd" "Mult1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458505954573 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1458505954573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458505954825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult3 " "Instantiated megafunction \"lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505954825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505954825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505954825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505954825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505954825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505954825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505954825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505954825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505954825 ""}  } { { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458505954825 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|multcore:mult_core lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "g:/thedevelopmentkitquartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955006 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "g:/thedevelopmentkitquartusii/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955059 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "g:/thedevelopmentkitquartusii/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vih.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vih.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vih " "Found entity 1: add_sub_vih" {  } { { "db/add_sub_vih.tdf" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/db/add_sub_vih.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458505955407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458505955407 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|altshift:external_latency_ffs lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "g:/thedevelopmentkitquartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458505955593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2 " "Instantiated megafunction \"lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955593 ""}  } { { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458505955593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult2\|multcore:mult_core lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "g:/thedevelopmentkitquartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 38 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955608 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult2\|multcore:mult_core\|lpm_add_sub:adder lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "g:/thedevelopmentkitquartusii/quartus/libraries/megafunctions/multcore.tdf" 439 6 0 } } { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 38 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_88h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_88h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_88h " "Found entity 1: add_sub_88h" {  } { { "db/add_sub_88h.tdf" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/db/add_sub_88h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458505955724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458505955724 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult2\|altshift:external_latency_ffs lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "g:/thedevelopmentkitquartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 38 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458505955778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955778 ""}  } { { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458505955778 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "g:/thedevelopmentkitquartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955814 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "g:/thedevelopmentkitquartusii/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955846 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "g:/thedevelopmentkitquartusii/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0jh " "Found entity 1: add_sub_0jh" {  } { { "db/add_sub_0jh.tdf" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/db/add_sub_0jh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458505955909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458505955909 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "g:/thedevelopmentkitquartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458505955941 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1458505956465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1458505957152 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458505957152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1458505957215 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1458505957215 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1458505957215 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1458505957215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458505957299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 20 16:32:37 2016 " "Processing ended: Sun Mar 20 16:32:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458505957299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458505957299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458505957299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458505957299 ""}
