/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Apr 13 10:09:30 2017
 *                 Full Compile MD5 Checksum  7f180d7646477bba2bae1a701efd9ef5
 *                     (minus title and desc)
 *                 MD5 Checksum               a2a4a53aa20c0c2f46073b879159b85d
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1395
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL tools/dvtsw/current/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_VICE_MISC_0_H__
#define BCHP_VICE_MISC_0_H__

/***************************************************************************
 *VICE_MISC_0 - VICE MISC Control Registers
 ***************************************************************************/
#define BCHP_VICE_MISC_0_REVISION                0x01581000 /* [RO][32] VICE Revision */
#define BCHP_VICE_MISC_0_SW_INIT_SET             0x01581004 /* [RW][32] VICE Soft Init Set */
#define BCHP_VICE_MISC_0_SW_INIT_CLR             0x01581008 /* [RW][32] VICE Soft Init Clear */
#define BCHP_VICE_MISC_0_SW_INIT_CONTROL         0x0158100c /* [RW][32] VICE Soft Init Control */
#define BCHP_VICE_MISC_0_TEST_PORT_SEL           0x01581010 /* [RW][32] VICE Test Port Select */
#define BCHP_VICE_MISC_0_TEST_PORT_DATA          0x01581014 /* [RO][32] VICE Test Port Status */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS         0x01581018 /* [RO][32] VICE Error Status */
#define BCHP_VICE_MISC_0_VICE_CLOCK_CTRL         0x0158101c /* [RW][32] VICE clock control register */
#define BCHP_VICE_MISC_0_SCRATCH                 0x01581020 /* [RW][32] Scratch Register */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS 0x01581024 /* [RO][32] VICE SCB0 SW INIT ACK Status */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS 0x01581028 /* [RO][32] VICE SCB1 SW INIT ACK Status */
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS     0x0158102c /* [RO][32] PDA POWER UP STATUS */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS    0x01581034 /* [RO][32] VICE SCB0 REQ Status */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS    0x01581038 /* [RO][32] VICE SCB1 REQ Status */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS    0x01581040 /* [RO][32] VICE SCB0 ACK Status */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS    0x01581044 /* [RO][32] VICE SCB1 ACK Status */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS 0x0158104c /* [RO][32] VICE MB PIPELINE READY Status */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS 0x01581050 /* [RO][32] VICE MB PIPELINE ACCEPT Status */
#define BCHP_VICE_MISC_0_FW_STORAGE1             0x01581060 /* [RW][32] Storage1 Register */
#define BCHP_VICE_MISC_0_FW_STORAGE2             0x01581064 /* [RW][32] Storage2 Register */
#define BCHP_VICE_MISC_0_FW_STORAGE3             0x01581068 /* [RW][32] Storage3 Register */
#define BCHP_VICE_MISC_0_FW_STORAGE4             0x0158106c /* [RW][32] Storage4 Register */
#define BCHP_VICE_MISC_0_FW_STORAGE5             0x01581070 /* [RW][32] Storage5 Register */
#define BCHP_VICE_MISC_0_FW_STORAGE6             0x01581074 /* [RW][32] Storage6 Register */
#define BCHP_VICE_MISC_0_FW_STORAGE7             0x01581078 /* [RW][32] Storage7 Register */
#define BCHP_VICE_MISC_0_FW_STORAGE8             0x0158107c /* [RW][32] Storage8 Register */
#define BCHP_VICE_MISC_0_FW_STORAGE9             0x01581080 /* [RW][32] Storage9 Register */
#define BCHP_VICE_MISC_0_FW_STORAGE10            0x01581084 /* [RW][32] Storage10 Register */
#define BCHP_VICE_MISC_0_FW_STORAGE11            0x01581088 /* [RW][32] Storage11 Register */
#define BCHP_VICE_MISC_0_FW_STORAGE12            0x0158108c /* [RW][32] Storage12 Register */
#define BCHP_VICE_MISC_0_FW_STORAGE13            0x01581090 /* [RW][32] Storage13 Register */
#define BCHP_VICE_MISC_0_FW_STORAGE14            0x01581094 /* [RW][32] Storage14 Register */
#define BCHP_VICE_MISC_0_FW_STORAGE15            0x01581098 /* [RW][32] Storage15 Register */
#define BCHP_VICE_MISC_0_FW_STORAGE16            0x0158109c /* [RW][32] Storage16 Register */

/***************************************************************************
 *REVISION - VICE Revision
 ***************************************************************************/
/* VICE_MISC_0 :: REVISION :: SCB_V8 [31:31] */
#define BCHP_VICE_MISC_0_REVISION_SCB_V8_MASK                      0x80000000
#define BCHP_VICE_MISC_0_REVISION_SCB_V8_SHIFT                     31
#define BCHP_VICE_MISC_0_REVISION_SCB_V8_DEFAULT                   0x00000001

/* VICE_MISC_0 :: REVISION :: reserved0 [30:16] */
#define BCHP_VICE_MISC_0_REVISION_reserved0_MASK                   0x7fff0000
#define BCHP_VICE_MISC_0_REVISION_reserved0_SHIFT                  16

/* VICE_MISC_0 :: REVISION :: ARCH_MAJOR [15:12] */
#define BCHP_VICE_MISC_0_REVISION_ARCH_MAJOR_MASK                  0x0000f000
#define BCHP_VICE_MISC_0_REVISION_ARCH_MAJOR_SHIFT                 12
#define BCHP_VICE_MISC_0_REVISION_ARCH_MAJOR_DEFAULT               0x00000003

/* VICE_MISC_0 :: REVISION :: ARCH_MINOR [11:08] */
#define BCHP_VICE_MISC_0_REVISION_ARCH_MINOR_MASK                  0x00000f00
#define BCHP_VICE_MISC_0_REVISION_ARCH_MINOR_SHIFT                 8
#define BCHP_VICE_MISC_0_REVISION_ARCH_MINOR_DEFAULT               0x00000000

/* VICE_MISC_0 :: REVISION :: IMPL_REV [07:04] */
#define BCHP_VICE_MISC_0_REVISION_IMPL_REV_MASK                    0x000000f0
#define BCHP_VICE_MISC_0_REVISION_IMPL_REV_SHIFT                   4
#define BCHP_VICE_MISC_0_REVISION_IMPL_REV_DEFAULT                 0x00000001

/* VICE_MISC_0 :: REVISION :: CONFIGURATION [03:00] */
#define BCHP_VICE_MISC_0_REVISION_CONFIGURATION_MASK               0x0000000f
#define BCHP_VICE_MISC_0_REVISION_CONFIGURATION_SHIFT              0
#define BCHP_VICE_MISC_0_REVISION_CONFIGURATION_DEFAULT            0x00000002

/***************************************************************************
 *SW_INIT_SET - VICE Soft Init Set
 ***************************************************************************/
/* VICE_MISC_0 :: SW_INIT_SET :: reserved0 [31:20] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_reserved0_MASK                0xfff00000
#define BCHP_VICE_MISC_0_SW_INIT_SET_reserved0_SHIFT               20

/* VICE_MISC_0 :: SW_INIT_SET :: SCB2_RD [19:19] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_SCB2_RD_MASK                  0x00080000
#define BCHP_VICE_MISC_0_SW_INIT_SET_SCB2_RD_SHIFT                 19
#define BCHP_VICE_MISC_0_SW_INIT_SET_SCB2_RD_DEFAULT               0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: VIP3 [18:18] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_VIP3_MASK                     0x00040000
#define BCHP_VICE_MISC_0_SW_INIT_SET_VIP3_SHIFT                    18
#define BCHP_VICE_MISC_0_SW_INIT_SET_VIP3_DEFAULT                  0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: VIP2 [17:17] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_VIP2_MASK                     0x00020000
#define BCHP_VICE_MISC_0_SW_INIT_SET_VIP2_SHIFT                    17
#define BCHP_VICE_MISC_0_SW_INIT_SET_VIP2_DEFAULT                  0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: VIP1 [16:16] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_VIP1_MASK                     0x00010000
#define BCHP_VICE_MISC_0_SW_INIT_SET_VIP1_SHIFT                    16
#define BCHP_VICE_MISC_0_SW_INIT_SET_VIP1_DEFAULT                  0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: SCB1_RD [15:15] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_SCB1_RD_MASK                  0x00008000
#define BCHP_VICE_MISC_0_SW_INIT_SET_SCB1_RD_SHIFT                 15
#define BCHP_VICE_MISC_0_SW_INIT_SET_SCB1_RD_DEFAULT               0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: SCB0_RD [14:14] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_SCB0_RD_MASK                  0x00004000
#define BCHP_VICE_MISC_0_SW_INIT_SET_SCB0_RD_SHIFT                 14
#define BCHP_VICE_MISC_0_SW_INIT_SET_SCB0_RD_DEFAULT               0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: INT2 [13:13] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_INT2_MASK                     0x00002000
#define BCHP_VICE_MISC_0_SW_INIT_SET_INT2_SHIFT                    13
#define BCHP_VICE_MISC_0_SW_INIT_SET_INT2_DEFAULT                  0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: R2R [12:12] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_R2R_MASK                      0x00001000
#define BCHP_VICE_MISC_0_SW_INIT_SET_R2R_SHIFT                     12
#define BCHP_VICE_MISC_0_SW_INIT_SET_R2R_DEFAULT                   0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: CABAC [11:11] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_CABAC_MASK                    0x00000800
#define BCHP_VICE_MISC_0_SW_INIT_SET_CABAC_SHIFT                   11
#define BCHP_VICE_MISC_0_SW_INIT_SET_CABAC_DEFAULT                 0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: ILF [10:10] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_ILF_MASK                      0x00000400
#define BCHP_VICE_MISC_0_SW_INIT_SET_ILF_SHIFT                     10
#define BCHP_VICE_MISC_0_SW_INIT_SET_ILF_DEFAULT                   0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: SG [09:09] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_SG_MASK                       0x00000200
#define BCHP_VICE_MISC_0_SW_INIT_SET_SG_SHIFT                      9
#define BCHP_VICE_MISC_0_SW_INIT_SET_SG_DEFAULT                    0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: reserved1 [08:08] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_reserved1_MASK                0x00000100
#define BCHP_VICE_MISC_0_SW_INIT_SET_reserved1_SHIFT               8

/* VICE_MISC_0 :: SW_INIT_SET :: XQ [07:07] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_XQ_MASK                       0x00000080
#define BCHP_VICE_MISC_0_SW_INIT_SET_XQ_SHIFT                      7
#define BCHP_VICE_MISC_0_SW_INIT_SET_XQ_DEFAULT                    0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: IMD [06:06] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_IMD_MASK                      0x00000040
#define BCHP_VICE_MISC_0_SW_INIT_SET_IMD_SHIFT                     6
#define BCHP_VICE_MISC_0_SW_INIT_SET_IMD_DEFAULT                   0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: MC [05:05] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_MC_MASK                       0x00000020
#define BCHP_VICE_MISC_0_SW_INIT_SET_MC_SHIFT                      5
#define BCHP_VICE_MISC_0_SW_INIT_SET_MC_DEFAULT                    0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: MAU [04:04] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_MAU_MASK                      0x00000010
#define BCHP_VICE_MISC_0_SW_INIT_SET_MAU_SHIFT                     4
#define BCHP_VICE_MISC_0_SW_INIT_SET_MAU_DEFAULT                   0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: FME [03:03] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_FME_MASK                      0x00000008
#define BCHP_VICE_MISC_0_SW_INIT_SET_FME_SHIFT                     3
#define BCHP_VICE_MISC_0_SW_INIT_SET_FME_DEFAULT                   0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: CME [02:02] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_CME_MASK                      0x00000004
#define BCHP_VICE_MISC_0_SW_INIT_SET_CME_SHIFT                     2
#define BCHP_VICE_MISC_0_SW_INIT_SET_CME_DEFAULT                   0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: VIP [01:01] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_VIP_MASK                      0x00000002
#define BCHP_VICE_MISC_0_SW_INIT_SET_VIP_SHIFT                     1
#define BCHP_VICE_MISC_0_SW_INIT_SET_VIP_DEFAULT                   0x00000000

/* VICE_MISC_0 :: SW_INIT_SET :: ARCSS [00:00] */
#define BCHP_VICE_MISC_0_SW_INIT_SET_ARCSS_MASK                    0x00000001
#define BCHP_VICE_MISC_0_SW_INIT_SET_ARCSS_SHIFT                   0
#define BCHP_VICE_MISC_0_SW_INIT_SET_ARCSS_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_CLR - VICE Soft Init Clear
 ***************************************************************************/
/* VICE_MISC_0 :: SW_INIT_CLR :: reserved0 [31:20] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_reserved0_MASK                0xfff00000
#define BCHP_VICE_MISC_0_SW_INIT_CLR_reserved0_SHIFT               20

/* VICE_MISC_0 :: SW_INIT_CLR :: SCB2_RD [19:19] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_SCB2_RD_MASK                  0x00080000
#define BCHP_VICE_MISC_0_SW_INIT_CLR_SCB2_RD_SHIFT                 19
#define BCHP_VICE_MISC_0_SW_INIT_CLR_SCB2_RD_DEFAULT               0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: VIP3 [18:18] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_VIP3_MASK                     0x00040000
#define BCHP_VICE_MISC_0_SW_INIT_CLR_VIP3_SHIFT                    18
#define BCHP_VICE_MISC_0_SW_INIT_CLR_VIP3_DEFAULT                  0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: VIP2 [17:17] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_VIP2_MASK                     0x00020000
#define BCHP_VICE_MISC_0_SW_INIT_CLR_VIP2_SHIFT                    17
#define BCHP_VICE_MISC_0_SW_INIT_CLR_VIP2_DEFAULT                  0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: VIP1 [16:16] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_VIP1_MASK                     0x00010000
#define BCHP_VICE_MISC_0_SW_INIT_CLR_VIP1_SHIFT                    16
#define BCHP_VICE_MISC_0_SW_INIT_CLR_VIP1_DEFAULT                  0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: SCB1_RD [15:15] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_SCB1_RD_MASK                  0x00008000
#define BCHP_VICE_MISC_0_SW_INIT_CLR_SCB1_RD_SHIFT                 15
#define BCHP_VICE_MISC_0_SW_INIT_CLR_SCB1_RD_DEFAULT               0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: SCB0_RD [14:14] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_SCB0_RD_MASK                  0x00004000
#define BCHP_VICE_MISC_0_SW_INIT_CLR_SCB0_RD_SHIFT                 14
#define BCHP_VICE_MISC_0_SW_INIT_CLR_SCB0_RD_DEFAULT               0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: INT2 [13:13] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_INT2_MASK                     0x00002000
#define BCHP_VICE_MISC_0_SW_INIT_CLR_INT2_SHIFT                    13
#define BCHP_VICE_MISC_0_SW_INIT_CLR_INT2_DEFAULT                  0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: R2R [12:12] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_R2R_MASK                      0x00001000
#define BCHP_VICE_MISC_0_SW_INIT_CLR_R2R_SHIFT                     12
#define BCHP_VICE_MISC_0_SW_INIT_CLR_R2R_DEFAULT                   0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: CABAC [11:11] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_CABAC_MASK                    0x00000800
#define BCHP_VICE_MISC_0_SW_INIT_CLR_CABAC_SHIFT                   11
#define BCHP_VICE_MISC_0_SW_INIT_CLR_CABAC_DEFAULT                 0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: ILF [10:10] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_ILF_MASK                      0x00000400
#define BCHP_VICE_MISC_0_SW_INIT_CLR_ILF_SHIFT                     10
#define BCHP_VICE_MISC_0_SW_INIT_CLR_ILF_DEFAULT                   0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: SG [09:09] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_SG_MASK                       0x00000200
#define BCHP_VICE_MISC_0_SW_INIT_CLR_SG_SHIFT                      9
#define BCHP_VICE_MISC_0_SW_INIT_CLR_SG_DEFAULT                    0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: reserved1 [08:08] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_reserved1_MASK                0x00000100
#define BCHP_VICE_MISC_0_SW_INIT_CLR_reserved1_SHIFT               8

/* VICE_MISC_0 :: SW_INIT_CLR :: XQ [07:07] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_XQ_MASK                       0x00000080
#define BCHP_VICE_MISC_0_SW_INIT_CLR_XQ_SHIFT                      7
#define BCHP_VICE_MISC_0_SW_INIT_CLR_XQ_DEFAULT                    0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: IMD [06:06] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_IMD_MASK                      0x00000040
#define BCHP_VICE_MISC_0_SW_INIT_CLR_IMD_SHIFT                     6
#define BCHP_VICE_MISC_0_SW_INIT_CLR_IMD_DEFAULT                   0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: MC [05:05] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_MC_MASK                       0x00000020
#define BCHP_VICE_MISC_0_SW_INIT_CLR_MC_SHIFT                      5
#define BCHP_VICE_MISC_0_SW_INIT_CLR_MC_DEFAULT                    0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: MAU [04:04] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_MAU_MASK                      0x00000010
#define BCHP_VICE_MISC_0_SW_INIT_CLR_MAU_SHIFT                     4
#define BCHP_VICE_MISC_0_SW_INIT_CLR_MAU_DEFAULT                   0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: FME [03:03] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_FME_MASK                      0x00000008
#define BCHP_VICE_MISC_0_SW_INIT_CLR_FME_SHIFT                     3
#define BCHP_VICE_MISC_0_SW_INIT_CLR_FME_DEFAULT                   0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: CME [02:02] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_CME_MASK                      0x00000004
#define BCHP_VICE_MISC_0_SW_INIT_CLR_CME_SHIFT                     2
#define BCHP_VICE_MISC_0_SW_INIT_CLR_CME_DEFAULT                   0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: VIP [01:01] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_VIP_MASK                      0x00000002
#define BCHP_VICE_MISC_0_SW_INIT_CLR_VIP_SHIFT                     1
#define BCHP_VICE_MISC_0_SW_INIT_CLR_VIP_DEFAULT                   0x00000000

/* VICE_MISC_0 :: SW_INIT_CLR :: ARCSS [00:00] */
#define BCHP_VICE_MISC_0_SW_INIT_CLR_ARCSS_MASK                    0x00000001
#define BCHP_VICE_MISC_0_SW_INIT_CLR_ARCSS_SHIFT                   0
#define BCHP_VICE_MISC_0_SW_INIT_CLR_ARCSS_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_CONTROL - VICE Soft Init Control
 ***************************************************************************/
/* VICE_MISC_0 :: SW_INIT_CONTROL :: reserved0 [31:03] */
#define BCHP_VICE_MISC_0_SW_INIT_CONTROL_reserved0_MASK            0xfffffff8
#define BCHP_VICE_MISC_0_SW_INIT_CONTROL_reserved0_SHIFT           3

/* VICE_MISC_0 :: SW_INIT_CONTROL :: WATCHDOG_AUTO_MODE [02:01] */
#define BCHP_VICE_MISC_0_SW_INIT_CONTROL_WATCHDOG_AUTO_MODE_MASK   0x00000006
#define BCHP_VICE_MISC_0_SW_INIT_CONTROL_WATCHDOG_AUTO_MODE_SHIFT  1
#define BCHP_VICE_MISC_0_SW_INIT_CONTROL_WATCHDOG_AUTO_MODE_DEFAULT 0x00000000

/* VICE_MISC_0 :: SW_INIT_CONTROL :: MODE [00:00] */
#define BCHP_VICE_MISC_0_SW_INIT_CONTROL_MODE_MASK                 0x00000001
#define BCHP_VICE_MISC_0_SW_INIT_CONTROL_MODE_SHIFT                0
#define BCHP_VICE_MISC_0_SW_INIT_CONTROL_MODE_DEFAULT              0x00000000

/***************************************************************************
 *TEST_PORT_SEL - VICE Test Port Select
 ***************************************************************************/
/* VICE_MISC_0 :: TEST_PORT_SEL :: reserved0 [31:01] */
#define BCHP_VICE_MISC_0_TEST_PORT_SEL_reserved0_MASK              0xfffffffe
#define BCHP_VICE_MISC_0_TEST_PORT_SEL_reserved0_SHIFT             1

/* VICE_MISC_0 :: TEST_PORT_SEL :: SEL [00:00] */
#define BCHP_VICE_MISC_0_TEST_PORT_SEL_SEL_MASK                    0x00000001
#define BCHP_VICE_MISC_0_TEST_PORT_SEL_SEL_SHIFT                   0
#define BCHP_VICE_MISC_0_TEST_PORT_SEL_SEL_TP_OUT_1                1
#define BCHP_VICE_MISC_0_TEST_PORT_SEL_SEL_TP_OUT_0                0

/***************************************************************************
 *TEST_PORT_DATA - VICE Test Port Status
 ***************************************************************************/
/* VICE_MISC_0 :: TEST_PORT_DATA :: DATA [31:00] */
#define BCHP_VICE_MISC_0_TEST_PORT_DATA_DATA_MASK                  0xffffffff
#define BCHP_VICE_MISC_0_TEST_PORT_DATA_DATA_SHIFT                 0
#define BCHP_VICE_MISC_0_TEST_PORT_DATA_DATA_DEFAULT               0x00000000

/***************************************************************************
 *VICE_ERR_STATUS - VICE Error Status
 ***************************************************************************/
/* VICE_MISC_0 :: VICE_ERR_STATUS :: reserved0 [31:19] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_reserved0_MASK            0xfff80000
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_reserved0_SHIFT           19

/* VICE_MISC_0 :: VICE_ERR_STATUS :: VIP3 [18:18] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_VIP3_MASK                 0x00040000
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_VIP3_SHIFT                18
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_VIP3_DEFAULT              0x00000000

/* VICE_MISC_0 :: VICE_ERR_STATUS :: BVB3 [17:17] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_BVB3_MASK                 0x00020000
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_BVB3_SHIFT                17
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_BVB3_DEFAULT              0x00000000

/* VICE_MISC_0 :: VICE_ERR_STATUS :: VIP2 [16:16] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_VIP2_MASK                 0x00010000
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_VIP2_SHIFT                16
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_VIP2_DEFAULT              0x00000000

/* VICE_MISC_0 :: VICE_ERR_STATUS :: BVB2 [15:15] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_BVB2_MASK                 0x00008000
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_BVB2_SHIFT                15
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_BVB2_DEFAULT              0x00000000

/* VICE_MISC_0 :: VICE_ERR_STATUS :: VIP1 [14:14] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_VIP1_MASK                 0x00004000
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_VIP1_SHIFT                14
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_VIP1_DEFAULT              0x00000000

/* VICE_MISC_0 :: VICE_ERR_STATUS :: BVB1 [13:13] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_BVB1_MASK                 0x00002000
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_BVB1_SHIFT                13
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_BVB1_DEFAULT              0x00000000

/* VICE_MISC_0 :: VICE_ERR_STATUS :: CABAC [12:12] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_CABAC_MASK                0x00001000
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_CABAC_SHIFT               12
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_CABAC_DEFAULT             0x00000000

/* VICE_MISC_0 :: VICE_ERR_STATUS :: ILF [11:11] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_ILF_MASK                  0x00000800
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_ILF_SHIFT                 11
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_ILF_DEFAULT               0x00000000

/* VICE_MISC_0 :: VICE_ERR_STATUS :: SG [10:10] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_SG_MASK                   0x00000400
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_SG_SHIFT                  10
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_SG_DEFAULT                0x00000000

/* VICE_MISC_0 :: VICE_ERR_STATUS :: reserved1 [09:09] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_reserved1_MASK            0x00000200
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_reserved1_SHIFT           9

/* VICE_MISC_0 :: VICE_ERR_STATUS :: XQ [08:08] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_XQ_MASK                   0x00000100
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_XQ_SHIFT                  8
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_XQ_DEFAULT                0x00000000

/* VICE_MISC_0 :: VICE_ERR_STATUS :: IMD [07:07] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_IMD_MASK                  0x00000080
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_IMD_SHIFT                 7
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_IMD_DEFAULT               0x00000000

/* VICE_MISC_0 :: VICE_ERR_STATUS :: MC [06:06] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_MC_MASK                   0x00000040
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_MC_SHIFT                  6
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_MC_DEFAULT                0x00000000

/* VICE_MISC_0 :: VICE_ERR_STATUS :: MAU [05:05] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_MAU_MASK                  0x00000020
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_MAU_SHIFT                 5
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_MAU_DEFAULT               0x00000000

/* VICE_MISC_0 :: VICE_ERR_STATUS :: FME [04:04] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_FME_MASK                  0x00000010
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_FME_SHIFT                 4
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_FME_DEFAULT               0x00000000

/* VICE_MISC_0 :: VICE_ERR_STATUS :: CME [03:03] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_CME_MASK                  0x00000008
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_CME_SHIFT                 3
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_CME_DEFAULT               0x00000000

/* VICE_MISC_0 :: VICE_ERR_STATUS :: VIP [02:02] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_VIP_MASK                  0x00000004
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_VIP_SHIFT                 2
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_VIP_DEFAULT               0x00000000

/* VICE_MISC_0 :: VICE_ERR_STATUS :: BVB [01:01] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_BVB_MASK                  0x00000002
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_BVB_SHIFT                 1
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_BVB_DEFAULT               0x00000000

/* VICE_MISC_0 :: VICE_ERR_STATUS :: ARCSS [00:00] */
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_ARCSS_MASK                0x00000001
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_ARCSS_SHIFT               0
#define BCHP_VICE_MISC_0_VICE_ERR_STATUS_ARCSS_DEFAULT             0x00000000

/***************************************************************************
 *VICE_CLOCK_CTRL - VICE clock control register
 ***************************************************************************/
/* VICE_MISC_0 :: VICE_CLOCK_CTRL :: reserved0 [31:03] */
#define BCHP_VICE_MISC_0_VICE_CLOCK_CTRL_reserved0_MASK            0xfffffff8
#define BCHP_VICE_MISC_0_VICE_CLOCK_CTRL_reserved0_SHIFT           3

/* VICE_MISC_0 :: VICE_CLOCK_CTRL :: DRAM_MAP_V8 [02:02] */
#define BCHP_VICE_MISC_0_VICE_CLOCK_CTRL_DRAM_MAP_V8_MASK          0x00000004
#define BCHP_VICE_MISC_0_VICE_CLOCK_CTRL_DRAM_MAP_V8_SHIFT         2
#define BCHP_VICE_MISC_0_VICE_CLOCK_CTRL_DRAM_MAP_V8_DEFAULT       0x00000001

/* VICE_MISC_0 :: VICE_CLOCK_CTRL :: PDA_PER_MODULE_ON [01:01] */
#define BCHP_VICE_MISC_0_VICE_CLOCK_CTRL_PDA_PER_MODULE_ON_MASK    0x00000002
#define BCHP_VICE_MISC_0_VICE_CLOCK_CTRL_PDA_PER_MODULE_ON_SHIFT   1
#define BCHP_VICE_MISC_0_VICE_CLOCK_CTRL_PDA_PER_MODULE_ON_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_CLOCK_CTRL :: CLK_FREE_RUN_MODE [00:00] */
#define BCHP_VICE_MISC_0_VICE_CLOCK_CTRL_CLK_FREE_RUN_MODE_MASK    0x00000001
#define BCHP_VICE_MISC_0_VICE_CLOCK_CTRL_CLK_FREE_RUN_MODE_SHIFT   0
#define BCHP_VICE_MISC_0_VICE_CLOCK_CTRL_CLK_FREE_RUN_MODE_DEFAULT 0x00000000

/***************************************************************************
 *SCRATCH - Scratch Register
 ***************************************************************************/
/* VICE_MISC_0 :: SCRATCH :: VALUE [31:00] */
#define BCHP_VICE_MISC_0_SCRATCH_VALUE_MASK                        0xffffffff
#define BCHP_VICE_MISC_0_SCRATCH_VALUE_SHIFT                       0
#define BCHP_VICE_MISC_0_SCRATCH_VALUE_DEFAULT                     0x00000000

/***************************************************************************
 *VICE_SCB0_SW_INIT_ACK_STATUS - VICE SCB0 SW INIT ACK Status
 ***************************************************************************/
/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: reserved0 [31:20] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_reserved0_MASK 0xfff00000
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_reserved0_SHIFT 20

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: ALL_CLIENTS [19:19] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_ALL_CLIENTS_MASK 0x00080000
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_ALL_CLIENTS_SHIFT 19
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_ALL_CLIENTS_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: VIP1_inst3 [18:18] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP1_inst3_MASK 0x00040000
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP1_inst3_SHIFT 18
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP1_inst3_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: VIP0_inst3 [17:17] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP0_inst3_MASK 0x00020000
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP0_inst3_SHIFT 17
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP0_inst3_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: VIP1_inst2 [16:16] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP1_inst2_MASK 0x00010000
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP1_inst2_SHIFT 16
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP1_inst2_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: VIP0_inst2 [15:15] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP0_inst2_MASK 0x00008000
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP0_inst2_SHIFT 15
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP0_inst2_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: MAU [14:14] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_MAU_MASK     0x00004000
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_MAU_SHIFT    14
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_MAU_DEFAULT  0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: ARCSS [13:13] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_ARCSS_MASK   0x00002000
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_ARCSS_SHIFT  13
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_ARCSS_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: CABAC1 [12:12] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_CABAC1_MASK  0x00001000
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_CABAC1_SHIFT 12
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_CABAC1_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: CABAC0 [11:11] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_CABAC0_MASK  0x00000800
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_CABAC0_SHIFT 11
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_CABAC0_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: ILF [10:10] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_ILF_MASK     0x00000400
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_ILF_SHIFT    10
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_ILF_DEFAULT  0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: reserved1 [09:09] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_reserved1_MASK 0x00000200
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_reserved1_SHIFT 9

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: IMD1 [08:08] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_IMD1_MASK    0x00000100
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_IMD1_SHIFT   8
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_IMD1_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: IMD0 [07:07] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_IMD0_MASK    0x00000080
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_IMD0_SHIFT   7
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_IMD0_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: FME [06:06] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_FME_MASK     0x00000040
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_FME_SHIFT    6
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_FME_DEFAULT  0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: CME1 [05:05] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_CME1_MASK    0x00000020
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_CME1_SHIFT   5
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_CME1_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: CME0 [04:04] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_CME0_MASK    0x00000010
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_CME0_SHIFT   4
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_CME0_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: VIP1_inst1 [03:03] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP1_inst1_MASK 0x00000008
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP1_inst1_SHIFT 3
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP1_inst1_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: VIP0_inst1 [02:02] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP0_inst1_MASK 0x00000004
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP0_inst1_SHIFT 2
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP0_inst1_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: VIP1_inst0 [01:01] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP1_inst0_MASK 0x00000002
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP1_inst0_SHIFT 1
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP1_inst0_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB0_SW_INIT_ACK_STATUS :: VIP0_inst0 [00:00] */
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP0_inst0_MASK 0x00000001
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP0_inst0_SHIFT 0
#define BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS_VIP0_inst0_DEFAULT 0x00000000

/***************************************************************************
 *VICE_SCB1_SW_INIT_ACK_STATUS - VICE SCB1 SW INIT ACK Status
 ***************************************************************************/
/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: reserved0 [31:20] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_reserved0_MASK 0xfff00000
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_reserved0_SHIFT 20

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: ALL_CLIENTS [19:19] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_ALL_CLIENTS_MASK 0x00080000
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_ALL_CLIENTS_SHIFT 19
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_ALL_CLIENTS_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: VIP1_inst3 [18:18] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP1_inst3_MASK 0x00040000
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP1_inst3_SHIFT 18
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP1_inst3_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: VIP0_inst3 [17:17] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP0_inst3_MASK 0x00020000
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP0_inst3_SHIFT 17
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP0_inst3_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: VIP1_inst2 [16:16] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP1_inst2_MASK 0x00010000
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP1_inst2_SHIFT 16
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP1_inst2_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: VIP0_inst2 [15:15] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP0_inst2_MASK 0x00008000
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP0_inst2_SHIFT 15
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP0_inst2_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: MAU [14:14] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_MAU_MASK     0x00004000
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_MAU_SHIFT    14
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_MAU_DEFAULT  0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: ARCSS [13:13] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_ARCSS_MASK   0x00002000
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_ARCSS_SHIFT  13
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_ARCSS_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: CABAC1 [12:12] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_CABAC1_MASK  0x00001000
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_CABAC1_SHIFT 12
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_CABAC1_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: CABAC0 [11:11] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_CABAC0_MASK  0x00000800
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_CABAC0_SHIFT 11
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_CABAC0_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: ILF [10:10] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_ILF_MASK     0x00000400
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_ILF_SHIFT    10
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_ILF_DEFAULT  0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: reserved1 [09:09] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_reserved1_MASK 0x00000200
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_reserved1_SHIFT 9

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: IMD1 [08:08] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_IMD1_MASK    0x00000100
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_IMD1_SHIFT   8
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_IMD1_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: IMD0 [07:07] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_IMD0_MASK    0x00000080
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_IMD0_SHIFT   7
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_IMD0_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: FME [06:06] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_FME_MASK     0x00000040
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_FME_SHIFT    6
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_FME_DEFAULT  0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: CME1 [05:05] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_CME1_MASK    0x00000020
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_CME1_SHIFT   5
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_CME1_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: CME0 [04:04] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_CME0_MASK    0x00000010
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_CME0_SHIFT   4
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_CME0_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: VIP1_inst1 [03:03] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP1_inst1_MASK 0x00000008
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP1_inst1_SHIFT 3
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP1_inst1_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: VIP0_inst1 [02:02] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP0_inst1_MASK 0x00000004
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP0_inst1_SHIFT 2
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP0_inst1_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: VIP1_inst0 [01:01] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP1_inst0_MASK 0x00000002
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP1_inst0_SHIFT 1
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP1_inst0_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_SCB1_SW_INIT_ACK_STATUS :: VIP0_inst0 [00:00] */
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP0_inst0_MASK 0x00000001
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP0_inst0_SHIFT 0
#define BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS_VIP0_inst0_DEFAULT 0x00000000

/***************************************************************************
 *PDA_POWER_UP_STATUS - PDA POWER UP STATUS
 ***************************************************************************/
/* VICE_MISC_0 :: PDA_POWER_UP_STATUS :: reserved0 [31:15] */
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_reserved0_MASK        0xffff8000
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_reserved0_SHIFT       15

/* VICE_MISC_0 :: PDA_POWER_UP_STATUS :: VIP3_POWER_UP [14:14] */
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_VIP3_POWER_UP_MASK    0x00004000
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_VIP3_POWER_UP_SHIFT   14
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_VIP3_POWER_UP_DEFAULT 0x00000001

/* VICE_MISC_0 :: PDA_POWER_UP_STATUS :: VIP2_POWER_UP [13:13] */
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_VIP2_POWER_UP_MASK    0x00002000
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_VIP2_POWER_UP_SHIFT   13
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_VIP2_POWER_UP_DEFAULT 0x00000001

/* VICE_MISC_0 :: PDA_POWER_UP_STATUS :: VIP0_POWER_UP [12:12] */
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_VIP0_POWER_UP_MASK    0x00001000
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_VIP0_POWER_UP_SHIFT   12
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_VIP0_POWER_UP_DEFAULT 0x00000001

/* VICE_MISC_0 :: PDA_POWER_UP_STATUS :: VIP1_POWER_UP [11:11] */
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_VIP1_POWER_UP_MASK    0x00000800
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_VIP1_POWER_UP_SHIFT   11
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_VIP1_POWER_UP_DEFAULT 0x00000001

/* VICE_MISC_0 :: PDA_POWER_UP_STATUS :: CME_POWER_UP [10:10] */
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_CME_POWER_UP_MASK     0x00000400
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_CME_POWER_UP_SHIFT    10
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_CME_POWER_UP_DEFAULT  0x00000001

/* VICE_MISC_0 :: PDA_POWER_UP_STATUS :: FME_POWER_UP [09:08] */
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_FME_POWER_UP_MASK     0x00000300
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_FME_POWER_UP_SHIFT    8
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_FME_POWER_UP_DEFAULT  0x00000003

/* VICE_MISC_0 :: PDA_POWER_UP_STATUS :: MAU_POWER_UP [07:07] */
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_MAU_POWER_UP_MASK     0x00000080
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_MAU_POWER_UP_SHIFT    7
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_MAU_POWER_UP_DEFAULT  0x00000001

/* VICE_MISC_0 :: PDA_POWER_UP_STATUS :: IMD_POWER_UP [06:05] */
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_IMD_POWER_UP_MASK     0x00000060
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_IMD_POWER_UP_SHIFT    5
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_IMD_POWER_UP_DEFAULT  0x00000003

/* VICE_MISC_0 :: PDA_POWER_UP_STATUS :: XQ_POWER_UP [04:04] */
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_XQ_POWER_UP_MASK      0x00000010
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_XQ_POWER_UP_SHIFT     4
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_XQ_POWER_UP_DEFAULT   0x00000001

/* VICE_MISC_0 :: PDA_POWER_UP_STATUS :: ILF_POWER_UP [03:03] */
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_ILF_POWER_UP_MASK     0x00000008
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_ILF_POWER_UP_SHIFT    3
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_ILF_POWER_UP_DEFAULT  0x00000001

/* VICE_MISC_0 :: PDA_POWER_UP_STATUS :: CABAC_POWER_UP [02:02] */
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_CABAC_POWER_UP_MASK   0x00000004
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_CABAC_POWER_UP_SHIFT  2
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_CABAC_POWER_UP_DEFAULT 0x00000001

/* VICE_MISC_0 :: PDA_POWER_UP_STATUS :: ARCSS_POWER_UP [01:01] */
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_ARCSS_POWER_UP_MASK   0x00000002
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_ARCSS_POWER_UP_SHIFT  1
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_ARCSS_POWER_UP_DEFAULT 0x00000001

/* VICE_MISC_0 :: PDA_POWER_UP_STATUS :: MC_POWER_UP [00:00] */
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_MC_POWER_UP_MASK      0x00000001
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_MC_POWER_UP_SHIFT     0
#define BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS_MC_POWER_UP_DEFAULT   0x00000001

/***************************************************************************
 *VICE_SCB0_REQ_STATUS - VICE SCB0 REQ Status
 ***************************************************************************/
/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: reserved0 [31:19] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_reserved0_MASK       0xfff80000
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_reserved0_SHIFT      19

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: VIP1_inst3 [18:18] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP1_inst3_MASK      0x00040000
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP1_inst3_SHIFT     18
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP1_inst3_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: VIP0_inst3 [17:17] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP0_inst3_MASK      0x00020000
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP0_inst3_SHIFT     17
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP0_inst3_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: VIP1_inst2 [16:16] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP1_inst2_MASK      0x00010000
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP1_inst2_SHIFT     16
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP1_inst2_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: VIP0_inst2 [15:15] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP0_inst2_MASK      0x00008000
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP0_inst2_SHIFT     15
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP0_inst2_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: MAU [14:14] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_MAU_MASK             0x00004000
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_MAU_SHIFT            14
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_MAU_DEFAULT          0x00000000

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: ARCSS [13:13] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_ARCSS_MASK           0x00002000
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_ARCSS_SHIFT          13
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_ARCSS_DEFAULT        0x00000000

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: CABAC1 [12:12] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_CABAC1_MASK          0x00001000
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_CABAC1_SHIFT         12
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_CABAC1_DEFAULT       0x00000000

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: CABAC0 [11:11] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_CABAC0_MASK          0x00000800
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_CABAC0_SHIFT         11
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_CABAC0_DEFAULT       0x00000000

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: ILF [10:10] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_ILF_MASK             0x00000400
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_ILF_SHIFT            10
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_ILF_DEFAULT          0x00000000

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: reserved1 [09:09] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_reserved1_MASK       0x00000200
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_reserved1_SHIFT      9

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: IMD1 [08:08] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_IMD1_MASK            0x00000100
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_IMD1_SHIFT           8
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_IMD1_DEFAULT         0x00000000

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: IMD0 [07:07] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_IMD0_MASK            0x00000080
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_IMD0_SHIFT           7
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_IMD0_DEFAULT         0x00000000

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: FME [06:06] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_FME_MASK             0x00000040
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_FME_SHIFT            6
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_FME_DEFAULT          0x00000000

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: CME1 [05:05] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_CME1_MASK            0x00000020
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_CME1_SHIFT           5
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_CME1_DEFAULT         0x00000000

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: CME0 [04:04] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_CME0_MASK            0x00000010
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_CME0_SHIFT           4
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_CME0_DEFAULT         0x00000000

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: VIP1_inst1 [03:03] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP1_inst1_MASK      0x00000008
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP1_inst1_SHIFT     3
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP1_inst1_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: VIP0_inst1 [02:02] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP0_inst1_MASK      0x00000004
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP0_inst1_SHIFT     2
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP0_inst1_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: VIP1_inst0 [01:01] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP1_inst0_MASK      0x00000002
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP1_inst0_SHIFT     1
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP1_inst0_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB0_REQ_STATUS :: VIP0_inst0 [00:00] */
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP0_inst0_MASK      0x00000001
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP0_inst0_SHIFT     0
#define BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS_VIP0_inst0_DEFAULT   0x00000000

/***************************************************************************
 *VICE_SCB1_REQ_STATUS - VICE SCB1 REQ Status
 ***************************************************************************/
/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: reserved0 [31:19] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_reserved0_MASK       0xfff80000
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_reserved0_SHIFT      19

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: VIP1_inst3 [18:18] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP1_inst3_MASK      0x00040000
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP1_inst3_SHIFT     18
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP1_inst3_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: VIP0_inst3 [17:17] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP0_inst3_MASK      0x00020000
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP0_inst3_SHIFT     17
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP0_inst3_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: VIP1_inst2 [16:16] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP1_inst2_MASK      0x00010000
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP1_inst2_SHIFT     16
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP1_inst2_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: VIP0_inst2 [15:15] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP0_inst2_MASK      0x00008000
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP0_inst2_SHIFT     15
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP0_inst2_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: MAU [14:14] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_MAU_MASK             0x00004000
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_MAU_SHIFT            14
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_MAU_DEFAULT          0x00000000

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: ARCSS [13:13] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_ARCSS_MASK           0x00002000
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_ARCSS_SHIFT          13
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_ARCSS_DEFAULT        0x00000000

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: CABAC1 [12:12] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_CABAC1_MASK          0x00001000
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_CABAC1_SHIFT         12
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_CABAC1_DEFAULT       0x00000000

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: CABAC0 [11:11] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_CABAC0_MASK          0x00000800
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_CABAC0_SHIFT         11
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_CABAC0_DEFAULT       0x00000000

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: ILF [10:10] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_ILF_MASK             0x00000400
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_ILF_SHIFT            10
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_ILF_DEFAULT          0x00000000

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: reserved1 [09:09] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_reserved1_MASK       0x00000200
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_reserved1_SHIFT      9

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: IMD1 [08:08] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_IMD1_MASK            0x00000100
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_IMD1_SHIFT           8
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_IMD1_DEFAULT         0x00000000

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: IMD0 [07:07] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_IMD0_MASK            0x00000080
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_IMD0_SHIFT           7
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_IMD0_DEFAULT         0x00000000

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: FME [06:06] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_FME_MASK             0x00000040
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_FME_SHIFT            6
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_FME_DEFAULT          0x00000000

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: CME1 [05:05] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_CME1_MASK            0x00000020
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_CME1_SHIFT           5
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_CME1_DEFAULT         0x00000000

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: CME0 [04:04] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_CME0_MASK            0x00000010
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_CME0_SHIFT           4
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_CME0_DEFAULT         0x00000000

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: VIP1_inst1 [03:03] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP1_inst1_MASK      0x00000008
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP1_inst1_SHIFT     3
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP1_inst1_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: VIP0_inst1 [02:02] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP0_inst1_MASK      0x00000004
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP0_inst1_SHIFT     2
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP0_inst1_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: VIP1_inst0 [01:01] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP1_inst0_MASK      0x00000002
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP1_inst0_SHIFT     1
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP1_inst0_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB1_REQ_STATUS :: VIP0_inst0 [00:00] */
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP0_inst0_MASK      0x00000001
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP0_inst0_SHIFT     0
#define BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS_VIP0_inst0_DEFAULT   0x00000000

/***************************************************************************
 *VICE_SCB0_ACK_STATUS - VICE SCB0 ACK Status
 ***************************************************************************/
/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: reserved0 [31:19] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_reserved0_MASK       0xfff80000
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_reserved0_SHIFT      19

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: VIP1_inst3 [18:18] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP1_inst3_MASK      0x00040000
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP1_inst3_SHIFT     18
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP1_inst3_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: VIP0_inst3 [17:17] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP0_inst3_MASK      0x00020000
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP0_inst3_SHIFT     17
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP0_inst3_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: VIP1_inst2 [16:16] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP1_inst2_MASK      0x00010000
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP1_inst2_SHIFT     16
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP1_inst2_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: VIP0_inst2 [15:15] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP0_inst2_MASK      0x00008000
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP0_inst2_SHIFT     15
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP0_inst2_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: MAU [14:14] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_MAU_MASK             0x00004000
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_MAU_SHIFT            14
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_MAU_DEFAULT          0x00000000

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: ARCSS [13:13] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_ARCSS_MASK           0x00002000
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_ARCSS_SHIFT          13
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_ARCSS_DEFAULT        0x00000000

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: CABAC1 [12:12] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_CABAC1_MASK          0x00001000
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_CABAC1_SHIFT         12
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_CABAC1_DEFAULT       0x00000000

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: CABAC0 [11:11] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_CABAC0_MASK          0x00000800
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_CABAC0_SHIFT         11
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_CABAC0_DEFAULT       0x00000000

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: ILF [10:10] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_ILF_MASK             0x00000400
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_ILF_SHIFT            10
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_ILF_DEFAULT          0x00000000

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: reserved1 [09:09] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_reserved1_MASK       0x00000200
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_reserved1_SHIFT      9

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: IMD1 [08:08] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_IMD1_MASK            0x00000100
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_IMD1_SHIFT           8
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_IMD1_DEFAULT         0x00000000

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: IMD0 [07:07] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_IMD0_MASK            0x00000080
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_IMD0_SHIFT           7
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_IMD0_DEFAULT         0x00000000

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: FME [06:06] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_FME_MASK             0x00000040
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_FME_SHIFT            6
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_FME_DEFAULT          0x00000000

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: CME1 [05:05] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_CME1_MASK            0x00000020
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_CME1_SHIFT           5
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_CME1_DEFAULT         0x00000000

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: CME0 [04:04] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_CME0_MASK            0x00000010
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_CME0_SHIFT           4
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_CME0_DEFAULT         0x00000000

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: VIP1_inst1 [03:03] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP1_inst1_MASK      0x00000008
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP1_inst1_SHIFT     3
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP1_inst1_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: VIP0_inst1 [02:02] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP0_inst1_MASK      0x00000004
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP0_inst1_SHIFT     2
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP0_inst1_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: VIP1_inst0 [01:01] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP1_inst0_MASK      0x00000002
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP1_inst0_SHIFT     1
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP1_inst0_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB0_ACK_STATUS :: VIP0_inst0 [00:00] */
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP0_inst0_MASK      0x00000001
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP0_inst0_SHIFT     0
#define BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS_VIP0_inst0_DEFAULT   0x00000000

/***************************************************************************
 *VICE_SCB1_ACK_STATUS - VICE SCB1 ACK Status
 ***************************************************************************/
/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: reserved0 [31:19] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_reserved0_MASK       0xfff80000
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_reserved0_SHIFT      19

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: VIP1_inst3 [18:18] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP1_inst3_MASK      0x00040000
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP1_inst3_SHIFT     18
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP1_inst3_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: VIP0_inst3 [17:17] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP0_inst3_MASK      0x00020000
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP0_inst3_SHIFT     17
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP0_inst3_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: VIP1_inst2 [16:16] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP1_inst2_MASK      0x00010000
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP1_inst2_SHIFT     16
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP1_inst2_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: VIP0_inst2 [15:15] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP0_inst2_MASK      0x00008000
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP0_inst2_SHIFT     15
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP0_inst2_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: MAU [14:14] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_MAU_MASK             0x00004000
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_MAU_SHIFT            14
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_MAU_DEFAULT          0x00000000

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: ARCSS [13:13] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_ARCSS_MASK           0x00002000
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_ARCSS_SHIFT          13
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_ARCSS_DEFAULT        0x00000000

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: CABAC1 [12:12] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_CABAC1_MASK          0x00001000
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_CABAC1_SHIFT         12
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_CABAC1_DEFAULT       0x00000000

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: CABAC0 [11:11] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_CABAC0_MASK          0x00000800
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_CABAC0_SHIFT         11
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_CABAC0_DEFAULT       0x00000000

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: ILF [10:10] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_ILF_MASK             0x00000400
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_ILF_SHIFT            10
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_ILF_DEFAULT          0x00000000

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: reserved1 [09:09] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_reserved1_MASK       0x00000200
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_reserved1_SHIFT      9

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: IMD1 [08:08] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_IMD1_MASK            0x00000100
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_IMD1_SHIFT           8
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_IMD1_DEFAULT         0x00000000

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: IMD0 [07:07] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_IMD0_MASK            0x00000080
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_IMD0_SHIFT           7
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_IMD0_DEFAULT         0x00000000

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: FME [06:06] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_FME_MASK             0x00000040
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_FME_SHIFT            6
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_FME_DEFAULT          0x00000000

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: CME1 [05:05] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_CME1_MASK            0x00000020
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_CME1_SHIFT           5
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_CME1_DEFAULT         0x00000000

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: CME0 [04:04] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_CME0_MASK            0x00000010
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_CME0_SHIFT           4
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_CME0_DEFAULT         0x00000000

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: VIP1_inst1 [03:03] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP1_inst1_MASK      0x00000008
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP1_inst1_SHIFT     3
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP1_inst1_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: VIP0_inst1 [02:02] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP0_inst1_MASK      0x00000004
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP0_inst1_SHIFT     2
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP0_inst1_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: VIP1_inst0 [01:01] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP1_inst0_MASK      0x00000002
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP1_inst0_SHIFT     1
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP1_inst0_DEFAULT   0x00000000

/* VICE_MISC_0 :: VICE_SCB1_ACK_STATUS :: VIP0_inst0 [00:00] */
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP0_inst0_MASK      0x00000001
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP0_inst0_SHIFT     0
#define BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS_VIP0_inst0_DEFAULT   0x00000000

/***************************************************************************
 *VICE_MB_PIPELINE_READY_STATUS - VICE MB PIPELINE READY Status
 ***************************************************************************/
/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: reserved0 [31:26] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_reserved0_MASK 0xfc000000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_reserved0_SHIFT 26

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: MBARC2IMD [25:25] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MBARC2IMD_MASK 0x02000000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MBARC2IMD_SHIFT 25
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MBARC2IMD_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: PICARC2CABAC [24:24] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_PICARC2CABAC_MASK 0x01000000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_PICARC2CABAC_SHIFT 24
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_PICARC2CABAC_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: PICARC2SG [23:23] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_PICARC2SG_MASK 0x00800000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_PICARC2SG_SHIFT 23
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_PICARC2SG_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: MBARC2XQ [22:22] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MBARC2XQ_MASK 0x00400000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MBARC2XQ_SHIFT 22
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MBARC2XQ_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: reserved1 [21:20] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_reserved1_MASK 0x00300000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_reserved1_SHIFT 20

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: CABAC2PICARC [19:19] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_CABAC2PICARC_MASK 0x00080000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_CABAC2PICARC_SHIFT 19
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_CABAC2PICARC_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: ILF2CABAC [18:18] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_ILF2CABAC_MASK 0x00040000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_ILF2CABAC_SHIFT 18
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_ILF2CABAC_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: SG2CABAC [17:17] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_SG2CABAC_MASK 0x00020000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_SG2CABAC_SHIFT 17
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_SG2CABAC_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: reserved2 [16:14] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_reserved2_MASK 0x0001c000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_reserved2_SHIFT 14

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: XQ2IMD [13:13] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_XQ2IMD_MASK 0x00002000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_XQ2IMD_SHIFT 13
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_XQ2IMD_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: XQ2ILF [12:12] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_XQ2ILF_MASK 0x00001000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_XQ2ILF_SHIFT 12
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_XQ2ILF_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: XQ2SG [11:11] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_XQ2SG_MASK  0x00000800
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_XQ2SG_SHIFT 11
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_XQ2SG_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: reserved3 [10:10] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_reserved3_MASK 0x00000400
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_reserved3_SHIFT 10

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: IMD2MC [09:09] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_IMD2MC_MASK 0x00000200
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_IMD2MC_SHIFT 9
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_IMD2MC_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: reserved4 [08:08] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_reserved4_MASK 0x00000100
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_reserved4_SHIFT 8

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: MC2MBARC [07:07] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MC2MBARC_MASK 0x00000080
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MC2MBARC_SHIFT 7
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MC2MBARC_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: MC2XQ [06:06] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MC2XQ_MASK  0x00000040
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MC2XQ_SHIFT 6
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MC2XQ_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: MAU2MC_PATCH [05:05] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MAU2MC_PATCH_MASK 0x00000020
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MAU2MC_PATCH_SHIFT 5
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MAU2MC_PATCH_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: MAU2FME_PATCH [04:04] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MAU2FME_PATCH_MASK 0x00000010
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MAU2FME_PATCH_SHIFT 4
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MAU2FME_PATCH_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: MAU2MC_CMD [03:03] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MAU2MC_CMD_MASK 0x00000008
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MAU2MC_CMD_SHIFT 3
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MAU2MC_CMD_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: MAU2FME_CMD [02:02] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MAU2FME_CMD_MASK 0x00000004
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MAU2FME_CMD_SHIFT 2
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_MAU2FME_CMD_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: IMD2FME [01:01] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_IMD2FME_MASK 0x00000002
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_IMD2FME_SHIFT 1
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_IMD2FME_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_READY_STATUS :: FME2MC [00:00] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_FME2MC_MASK 0x00000001
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_FME2MC_SHIFT 0
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS_FME2MC_DEFAULT 0x00000000

/***************************************************************************
 *VICE_MB_PIPELINE_ACCEPT_STATUS - VICE MB PIPELINE ACCEPT Status
 ***************************************************************************/
/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: reserved0 [31:26] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_reserved0_MASK 0xfc000000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_reserved0_SHIFT 26

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: MBARC2IMD [25:25] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MBARC2IMD_MASK 0x02000000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MBARC2IMD_SHIFT 25
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MBARC2IMD_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: PICARC2CABAC [24:24] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_PICARC2CABAC_MASK 0x01000000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_PICARC2CABAC_SHIFT 24
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_PICARC2CABAC_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: PICARC2SG [23:23] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_PICARC2SG_MASK 0x00800000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_PICARC2SG_SHIFT 23
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_PICARC2SG_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: MBARC2XQ [22:22] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MBARC2XQ_MASK 0x00400000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MBARC2XQ_SHIFT 22
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MBARC2XQ_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: reserved1 [21:20] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_reserved1_MASK 0x00300000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_reserved1_SHIFT 20

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: CABAC2PICARC [19:19] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_CABAC2PICARC_MASK 0x00080000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_CABAC2PICARC_SHIFT 19
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_CABAC2PICARC_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: ILF2CABAC [18:18] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_ILF2CABAC_MASK 0x00040000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_ILF2CABAC_SHIFT 18
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_ILF2CABAC_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: SG2CABAC [17:17] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_SG2CABAC_MASK 0x00020000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_SG2CABAC_SHIFT 17
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_SG2CABAC_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: reserved2 [16:14] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_reserved2_MASK 0x0001c000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_reserved2_SHIFT 14

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: XQ2IMD [13:13] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_XQ2IMD_MASK 0x00002000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_XQ2IMD_SHIFT 13
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_XQ2IMD_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: XQ2ILF [12:12] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_XQ2ILF_MASK 0x00001000
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_XQ2ILF_SHIFT 12
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_XQ2ILF_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: XQ2SG [11:11] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_XQ2SG_MASK 0x00000800
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_XQ2SG_SHIFT 11
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_XQ2SG_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: reserved3 [10:10] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_reserved3_MASK 0x00000400
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_reserved3_SHIFT 10

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: IMD2MC [09:09] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_IMD2MC_MASK 0x00000200
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_IMD2MC_SHIFT 9
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_IMD2MC_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: reserved4 [08:08] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_reserved4_MASK 0x00000100
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_reserved4_SHIFT 8

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: MC2MBARC [07:07] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MC2MBARC_MASK 0x00000080
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MC2MBARC_SHIFT 7
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MC2MBARC_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: MC2XQ [06:06] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MC2XQ_MASK 0x00000040
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MC2XQ_SHIFT 6
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MC2XQ_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: MAU2MC_PATCH [05:05] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MAU2MC_PATCH_MASK 0x00000020
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MAU2MC_PATCH_SHIFT 5
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MAU2MC_PATCH_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: MAU2FME_PATCH [04:04] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MAU2FME_PATCH_MASK 0x00000010
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MAU2FME_PATCH_SHIFT 4
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MAU2FME_PATCH_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: MAU2MC_CMD [03:03] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MAU2MC_CMD_MASK 0x00000008
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MAU2MC_CMD_SHIFT 3
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MAU2MC_CMD_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: MAU2FME_CMD [02:02] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MAU2FME_CMD_MASK 0x00000004
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MAU2FME_CMD_SHIFT 2
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_MAU2FME_CMD_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: IMD2FME [01:01] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_IMD2FME_MASK 0x00000002
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_IMD2FME_SHIFT 1
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_IMD2FME_DEFAULT 0x00000000

/* VICE_MISC_0 :: VICE_MB_PIPELINE_ACCEPT_STATUS :: FME2MC [00:00] */
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_FME2MC_MASK 0x00000001
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_FME2MC_SHIFT 0
#define BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS_FME2MC_DEFAULT 0x00000000

/***************************************************************************
 *FW_STORAGE1 - Storage1 Register
 ***************************************************************************/
/* VICE_MISC_0 :: FW_STORAGE1 :: VALUE [31:00] */
#define BCHP_VICE_MISC_0_FW_STORAGE1_VALUE_MASK                    0xffffffff
#define BCHP_VICE_MISC_0_FW_STORAGE1_VALUE_SHIFT                   0
#define BCHP_VICE_MISC_0_FW_STORAGE1_VALUE_DEFAULT                 0x00000000

/***************************************************************************
 *FW_STORAGE2 - Storage2 Register
 ***************************************************************************/
/* VICE_MISC_0 :: FW_STORAGE2 :: VALUE [31:00] */
#define BCHP_VICE_MISC_0_FW_STORAGE2_VALUE_MASK                    0xffffffff
#define BCHP_VICE_MISC_0_FW_STORAGE2_VALUE_SHIFT                   0
#define BCHP_VICE_MISC_0_FW_STORAGE2_VALUE_DEFAULT                 0x00000000

/***************************************************************************
 *FW_STORAGE3 - Storage3 Register
 ***************************************************************************/
/* VICE_MISC_0 :: FW_STORAGE3 :: VALUE [31:00] */
#define BCHP_VICE_MISC_0_FW_STORAGE3_VALUE_MASK                    0xffffffff
#define BCHP_VICE_MISC_0_FW_STORAGE3_VALUE_SHIFT                   0
#define BCHP_VICE_MISC_0_FW_STORAGE3_VALUE_DEFAULT                 0x00000000

/***************************************************************************
 *FW_STORAGE4 - Storage4 Register
 ***************************************************************************/
/* VICE_MISC_0 :: FW_STORAGE4 :: VALUE [31:00] */
#define BCHP_VICE_MISC_0_FW_STORAGE4_VALUE_MASK                    0xffffffff
#define BCHP_VICE_MISC_0_FW_STORAGE4_VALUE_SHIFT                   0
#define BCHP_VICE_MISC_0_FW_STORAGE4_VALUE_DEFAULT                 0x00000000

/***************************************************************************
 *FW_STORAGE5 - Storage5 Register
 ***************************************************************************/
/* VICE_MISC_0 :: FW_STORAGE5 :: VALUE [31:00] */
#define BCHP_VICE_MISC_0_FW_STORAGE5_VALUE_MASK                    0xffffffff
#define BCHP_VICE_MISC_0_FW_STORAGE5_VALUE_SHIFT                   0
#define BCHP_VICE_MISC_0_FW_STORAGE5_VALUE_DEFAULT                 0x00000000

/***************************************************************************
 *FW_STORAGE6 - Storage6 Register
 ***************************************************************************/
/* VICE_MISC_0 :: FW_STORAGE6 :: VALUE [31:00] */
#define BCHP_VICE_MISC_0_FW_STORAGE6_VALUE_MASK                    0xffffffff
#define BCHP_VICE_MISC_0_FW_STORAGE6_VALUE_SHIFT                   0
#define BCHP_VICE_MISC_0_FW_STORAGE6_VALUE_DEFAULT                 0x00000000

/***************************************************************************
 *FW_STORAGE7 - Storage7 Register
 ***************************************************************************/
/* VICE_MISC_0 :: FW_STORAGE7 :: VALUE [31:00] */
#define BCHP_VICE_MISC_0_FW_STORAGE7_VALUE_MASK                    0xffffffff
#define BCHP_VICE_MISC_0_FW_STORAGE7_VALUE_SHIFT                   0
#define BCHP_VICE_MISC_0_FW_STORAGE7_VALUE_DEFAULT                 0x00000000

/***************************************************************************
 *FW_STORAGE8 - Storage8 Register
 ***************************************************************************/
/* VICE_MISC_0 :: FW_STORAGE8 :: VALUE [31:00] */
#define BCHP_VICE_MISC_0_FW_STORAGE8_VALUE_MASK                    0xffffffff
#define BCHP_VICE_MISC_0_FW_STORAGE8_VALUE_SHIFT                   0
#define BCHP_VICE_MISC_0_FW_STORAGE8_VALUE_DEFAULT                 0x00000000

/***************************************************************************
 *FW_STORAGE9 - Storage9 Register
 ***************************************************************************/
/* VICE_MISC_0 :: FW_STORAGE9 :: VALUE [31:00] */
#define BCHP_VICE_MISC_0_FW_STORAGE9_VALUE_MASK                    0xffffffff
#define BCHP_VICE_MISC_0_FW_STORAGE9_VALUE_SHIFT                   0
#define BCHP_VICE_MISC_0_FW_STORAGE9_VALUE_DEFAULT                 0x00000000

/***************************************************************************
 *FW_STORAGE10 - Storage10 Register
 ***************************************************************************/
/* VICE_MISC_0 :: FW_STORAGE10 :: VALUE [31:00] */
#define BCHP_VICE_MISC_0_FW_STORAGE10_VALUE_MASK                   0xffffffff
#define BCHP_VICE_MISC_0_FW_STORAGE10_VALUE_SHIFT                  0
#define BCHP_VICE_MISC_0_FW_STORAGE10_VALUE_DEFAULT                0x00000000

/***************************************************************************
 *FW_STORAGE11 - Storage11 Register
 ***************************************************************************/
/* VICE_MISC_0 :: FW_STORAGE11 :: VALUE [31:00] */
#define BCHP_VICE_MISC_0_FW_STORAGE11_VALUE_MASK                   0xffffffff
#define BCHP_VICE_MISC_0_FW_STORAGE11_VALUE_SHIFT                  0
#define BCHP_VICE_MISC_0_FW_STORAGE11_VALUE_DEFAULT                0x00000000

/***************************************************************************
 *FW_STORAGE12 - Storage12 Register
 ***************************************************************************/
/* VICE_MISC_0 :: FW_STORAGE12 :: VALUE [31:00] */
#define BCHP_VICE_MISC_0_FW_STORAGE12_VALUE_MASK                   0xffffffff
#define BCHP_VICE_MISC_0_FW_STORAGE12_VALUE_SHIFT                  0
#define BCHP_VICE_MISC_0_FW_STORAGE12_VALUE_DEFAULT                0x00000000

/***************************************************************************
 *FW_STORAGE13 - Storage13 Register
 ***************************************************************************/
/* VICE_MISC_0 :: FW_STORAGE13 :: VALUE [31:00] */
#define BCHP_VICE_MISC_0_FW_STORAGE13_VALUE_MASK                   0xffffffff
#define BCHP_VICE_MISC_0_FW_STORAGE13_VALUE_SHIFT                  0
#define BCHP_VICE_MISC_0_FW_STORAGE13_VALUE_DEFAULT                0x00000000

/***************************************************************************
 *FW_STORAGE14 - Storage14 Register
 ***************************************************************************/
/* VICE_MISC_0 :: FW_STORAGE14 :: VALUE [31:00] */
#define BCHP_VICE_MISC_0_FW_STORAGE14_VALUE_MASK                   0xffffffff
#define BCHP_VICE_MISC_0_FW_STORAGE14_VALUE_SHIFT                  0
#define BCHP_VICE_MISC_0_FW_STORAGE14_VALUE_DEFAULT                0x00000000

/***************************************************************************
 *FW_STORAGE15 - Storage15 Register
 ***************************************************************************/
/* VICE_MISC_0 :: FW_STORAGE15 :: VALUE [31:00] */
#define BCHP_VICE_MISC_0_FW_STORAGE15_VALUE_MASK                   0xffffffff
#define BCHP_VICE_MISC_0_FW_STORAGE15_VALUE_SHIFT                  0
#define BCHP_VICE_MISC_0_FW_STORAGE15_VALUE_DEFAULT                0x00000000

/***************************************************************************
 *FW_STORAGE16 - Storage16 Register
 ***************************************************************************/
/* VICE_MISC_0 :: FW_STORAGE16 :: VALUE [31:00] */
#define BCHP_VICE_MISC_0_FW_STORAGE16_VALUE_MASK                   0xffffffff
#define BCHP_VICE_MISC_0_FW_STORAGE16_VALUE_SHIFT                  0
#define BCHP_VICE_MISC_0_FW_STORAGE16_VALUE_DEFAULT                0x00000000

#endif /* #ifndef BCHP_VICE_MISC_0_H__ */

/* End of File */
