

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_96_10'
================================================================
* Date:           Tue Dec 17 08:44:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.112 us|  0.112 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_10  |       26|       26|         3|          1|          1|    25|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       50|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      531|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      531|      104|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln96_1_fu_386_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln96_fu_664_p2         |         +|   0|  0|  16|           9|           5|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln96_fu_380_p2        |      icmp|   0|  0|  12|           5|           4|
    |or_ln100_fu_614_p2         |        or|   0|  0|   6|           6|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  50|          27|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar125_load  |   9|          2|    5|         10|
    |gmem4_blk_n_R                    |   9|          2|    1|          2|
    |i_fu_144                         |   9|          2|    9|         18|
    |indvar125_fu_148                 |   9|          2|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  54|         12|   22|         44|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_144                          |   9|   0|    9|          0|
    |indvar125_fu_148                  |   5|   0|    5|          0|
    |trunc_ln97_10_reg_753             |  32|   0|   32|          0|
    |trunc_ln97_11_reg_758             |  32|   0|   32|          0|
    |trunc_ln97_12_reg_763             |  32|   0|   32|          0|
    |trunc_ln97_13_reg_768             |  32|   0|   32|          0|
    |trunc_ln97_14_reg_773             |  32|   0|   32|          0|
    |trunc_ln97_1_reg_703              |  32|   0|   32|          0|
    |trunc_ln97_2_reg_708              |  32|   0|   32|          0|
    |trunc_ln97_3_reg_713              |  32|   0|   32|          0|
    |trunc_ln97_4_reg_718              |  32|   0|   32|          0|
    |trunc_ln97_5_reg_723              |  32|   0|   32|          0|
    |trunc_ln97_6_reg_728              |  32|   0|   32|          0|
    |trunc_ln97_7_reg_733              |  32|   0|   32|          0|
    |trunc_ln97_8_reg_738              |  32|   0|   32|          0|
    |trunc_ln97_9_reg_743              |  32|   0|   32|          0|
    |trunc_ln97_reg_698                |  32|   0|   32|          0|
    |trunc_ln97_s_reg_748              |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 531|   0|  531|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_96_10|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_96_10|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_96_10|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_96_10|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_96_10|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_96_10|  return value|
|m_axi_gmem4_AWVALID   |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWREADY   |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWADDR    |  out|   64|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWID      |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWLEN     |  out|   32|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWSIZE    |  out|    3|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWBURST   |  out|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWLOCK    |  out|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWCACHE   |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWPROT    |  out|    3|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWQOS     |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWREGION  |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWUSER    |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_WVALID    |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_WREADY    |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_WDATA     |  out|  512|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_WSTRB     |  out|   64|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_WLAST     |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_WID       |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_WUSER     |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARVALID   |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARREADY   |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARADDR    |  out|   64|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARID      |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARLEN     |  out|   32|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARSIZE    |  out|    3|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARBURST   |  out|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARLOCK    |  out|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARCACHE   |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARPROT    |  out|    3|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARQOS     |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARREGION  |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARUSER    |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_RVALID    |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_RREADY    |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_RDATA     |   in|  512|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_RLAST     |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_RID       |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_RFIFONUM  |   in|    9|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_RUSER     |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_RRESP     |   in|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_BVALID    |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_BREADY    |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_BRESP     |   in|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_BID       |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_BUSER     |   in|    1|       m_axi|                                 gmem4|       pointer|
|sext_ln96             |   in|   58|     ap_none|                             sext_ln96|        scalar|
|v4_7_address0         |  out|    6|   ap_memory|                                  v4_7|         array|
|v4_7_ce0              |  out|    1|   ap_memory|                                  v4_7|         array|
|v4_7_we0              |  out|    1|   ap_memory|                                  v4_7|         array|
|v4_7_d0               |  out|   32|   ap_memory|                                  v4_7|         array|
|v4_7_address1         |  out|    6|   ap_memory|                                  v4_7|         array|
|v4_7_ce1              |  out|    1|   ap_memory|                                  v4_7|         array|
|v4_7_we1              |  out|    1|   ap_memory|                                  v4_7|         array|
|v4_7_d1               |  out|   32|   ap_memory|                                  v4_7|         array|
|v4_6_address0         |  out|    6|   ap_memory|                                  v4_6|         array|
|v4_6_ce0              |  out|    1|   ap_memory|                                  v4_6|         array|
|v4_6_we0              |  out|    1|   ap_memory|                                  v4_6|         array|
|v4_6_d0               |  out|   32|   ap_memory|                                  v4_6|         array|
|v4_6_address1         |  out|    6|   ap_memory|                                  v4_6|         array|
|v4_6_ce1              |  out|    1|   ap_memory|                                  v4_6|         array|
|v4_6_we1              |  out|    1|   ap_memory|                                  v4_6|         array|
|v4_6_d1               |  out|   32|   ap_memory|                                  v4_6|         array|
|v4_5_address0         |  out|    6|   ap_memory|                                  v4_5|         array|
|v4_5_ce0              |  out|    1|   ap_memory|                                  v4_5|         array|
|v4_5_we0              |  out|    1|   ap_memory|                                  v4_5|         array|
|v4_5_d0               |  out|   32|   ap_memory|                                  v4_5|         array|
|v4_5_address1         |  out|    6|   ap_memory|                                  v4_5|         array|
|v4_5_ce1              |  out|    1|   ap_memory|                                  v4_5|         array|
|v4_5_we1              |  out|    1|   ap_memory|                                  v4_5|         array|
|v4_5_d1               |  out|   32|   ap_memory|                                  v4_5|         array|
|v4_4_address0         |  out|    6|   ap_memory|                                  v4_4|         array|
|v4_4_ce0              |  out|    1|   ap_memory|                                  v4_4|         array|
|v4_4_we0              |  out|    1|   ap_memory|                                  v4_4|         array|
|v4_4_d0               |  out|   32|   ap_memory|                                  v4_4|         array|
|v4_4_address1         |  out|    6|   ap_memory|                                  v4_4|         array|
|v4_4_ce1              |  out|    1|   ap_memory|                                  v4_4|         array|
|v4_4_we1              |  out|    1|   ap_memory|                                  v4_4|         array|
|v4_4_d1               |  out|   32|   ap_memory|                                  v4_4|         array|
|v4_3_address0         |  out|    6|   ap_memory|                                  v4_3|         array|
|v4_3_ce0              |  out|    1|   ap_memory|                                  v4_3|         array|
|v4_3_we0              |  out|    1|   ap_memory|                                  v4_3|         array|
|v4_3_d0               |  out|   32|   ap_memory|                                  v4_3|         array|
|v4_3_address1         |  out|    6|   ap_memory|                                  v4_3|         array|
|v4_3_ce1              |  out|    1|   ap_memory|                                  v4_3|         array|
|v4_3_we1              |  out|    1|   ap_memory|                                  v4_3|         array|
|v4_3_d1               |  out|   32|   ap_memory|                                  v4_3|         array|
|v4_2_address0         |  out|    6|   ap_memory|                                  v4_2|         array|
|v4_2_ce0              |  out|    1|   ap_memory|                                  v4_2|         array|
|v4_2_we0              |  out|    1|   ap_memory|                                  v4_2|         array|
|v4_2_d0               |  out|   32|   ap_memory|                                  v4_2|         array|
|v4_2_address1         |  out|    6|   ap_memory|                                  v4_2|         array|
|v4_2_ce1              |  out|    1|   ap_memory|                                  v4_2|         array|
|v4_2_we1              |  out|    1|   ap_memory|                                  v4_2|         array|
|v4_2_d1               |  out|   32|   ap_memory|                                  v4_2|         array|
|v4_1_address0         |  out|    6|   ap_memory|                                  v4_1|         array|
|v4_1_ce0              |  out|    1|   ap_memory|                                  v4_1|         array|
|v4_1_we0              |  out|    1|   ap_memory|                                  v4_1|         array|
|v4_1_d0               |  out|   32|   ap_memory|                                  v4_1|         array|
|v4_1_address1         |  out|    6|   ap_memory|                                  v4_1|         array|
|v4_1_ce1              |  out|    1|   ap_memory|                                  v4_1|         array|
|v4_1_we1              |  out|    1|   ap_memory|                                  v4_1|         array|
|v4_1_d1               |  out|   32|   ap_memory|                                  v4_1|         array|
|v4_address0           |  out|    6|   ap_memory|                                    v4|         array|
|v4_ce0                |  out|    1|   ap_memory|                                    v4|         array|
|v4_we0                |  out|    1|   ap_memory|                                    v4|         array|
|v4_d0                 |  out|   32|   ap_memory|                                    v4|         array|
|v4_address1           |  out|    6|   ap_memory|                                    v4|         array|
|v4_ce1                |  out|    1|   ap_memory|                                    v4|         array|
|v4_we1                |  out|    1|   ap_memory|                                    v4|         array|
|v4_d1                 |  out|   32|   ap_memory|                                    v4|         array|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

