Simulator report for lab4
Fri Oct 25 11:41:03 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|ALTSYNCRAM
  6. |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 309 nodes    ;
; Simulation Coverage         ;      62.38 % ;
; Total Number of Transitions ; 7153         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+------------------------------------------------------------------------------------------------------------+
; |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+---------------------------------------------------------------------------------------------------------+
; |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      62.38 % ;
; Total nodes checked                                 ; 309          ;
; Total output ports checked                          ; 311          ;
; Total output ports with complete 1/0-value coverage ; 194          ;
; Total output ports with no 1/0-value coverage       ; 24           ;
; Total output ports with no 1-value coverage         ; 82           ;
; Total output ports with no 0-value coverage         ; 59           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                          ; Output Port Name                                                                                                      ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; |lab4|ADRESS[6]                                                                                                    ; |lab4|ADRESS[6]                                                                                                       ; pin_out          ;
; |lab4|ADRESS[5]                                                                                                    ; |lab4|ADRESS[5]                                                                                                       ; pin_out          ;
; |lab4|ADRESS[4]                                                                                                    ; |lab4|ADRESS[4]                                                                                                       ; pin_out          ;
; |lab4|ADRESS[3]                                                                                                    ; |lab4|ADRESS[3]                                                                                                       ; pin_out          ;
; |lab4|ADRESS[2]                                                                                                    ; |lab4|ADRESS[2]                                                                                                       ; pin_out          ;
; |lab4|ADRESS[1]                                                                                                    ; |lab4|ADRESS[1]                                                                                                       ; pin_out          ;
; |lab4|ADRESS[0]                                                                                                    ; |lab4|ADRESS[0]                                                                                                       ; pin_out          ;
; |lab4|clk                                                                                                          ; |lab4|clk                                                                                                             ; out              ;
; |lab4|DATA[7]                                                                                                      ; |lab4|DATA[7]                                                                                                         ; pin_out          ;
; |lab4|DATA[6]                                                                                                      ; |lab4|DATA[6]                                                                                                         ; pin_out          ;
; |lab4|DATA[5]                                                                                                      ; |lab4|DATA[5]                                                                                                         ; pin_out          ;
; |lab4|DATA[4]                                                                                                      ; |lab4|DATA[4]                                                                                                         ; pin_out          ;
; |lab4|DATA[3]                                                                                                      ; |lab4|DATA[3]                                                                                                         ; pin_out          ;
; |lab4|DATA[2]                                                                                                      ; |lab4|DATA[2]                                                                                                         ; pin_out          ;
; |lab4|DATA[1]                                                                                                      ; |lab4|DATA[1]                                                                                                         ; pin_out          ;
; |lab4|DATA[0]                                                                                                      ; |lab4|DATA[0]                                                                                                         ; pin_out          ;
; |lab4|DATA~0                                                                                                       ; |lab4|DATA~0                                                                                                          ; out0             ;
; |lab4|DATA~1                                                                                                       ; |lab4|DATA~1                                                                                                          ; out0             ;
; |lab4|DATA~2                                                                                                       ; |lab4|DATA~2                                                                                                          ; out0             ;
; |lab4|DATA~3                                                                                                       ; |lab4|DATA~3                                                                                                          ; out0             ;
; |lab4|DATA~4                                                                                                       ; |lab4|DATA~4                                                                                                          ; out0             ;
; |lab4|DATA~5                                                                                                       ; |lab4|DATA~5                                                                                                          ; out0             ;
; |lab4|DATA~6                                                                                                       ; |lab4|DATA~6                                                                                                          ; out0             ;
; |lab4|DATA~7                                                                                                       ; |lab4|DATA~7                                                                                                          ; out0             ;
; |lab4|CONTROL[4]                                                                                                   ; |lab4|CONTROL[4]                                                                                                      ; pin_out          ;
; |lab4|CONTROL[3]                                                                                                   ; |lab4|CONTROL[3]                                                                                                      ; pin_out          ;
; |lab4|CONTROL[1]                                                                                                   ; |lab4|CONTROL[1]                                                                                                      ; pin_out          ;
; |lab4|CONTROL[0]                                                                                                   ; |lab4|CONTROL[0]                                                                                                      ; pin_out          ;
; |lab4|DR0_out[7]                                                                                                   ; |lab4|DR0_out[7]                                                                                                      ; pin_out          ;
; |lab4|DR0_out[6]                                                                                                   ; |lab4|DR0_out[6]                                                                                                      ; pin_out          ;
; |lab4|DR0_out[5]                                                                                                   ; |lab4|DR0_out[5]                                                                                                      ; pin_out          ;
; |lab4|DR0_out[4]                                                                                                   ; |lab4|DR0_out[4]                                                                                                      ; pin_out          ;
; |lab4|DR0_out[2]                                                                                                   ; |lab4|DR0_out[2]                                                                                                      ; pin_out          ;
; |lab4|DR0_out[1]                                                                                                   ; |lab4|DR0_out[1]                                                                                                      ; pin_out          ;
; |lab4|DR0_out[0]                                                                                                   ; |lab4|DR0_out[0]                                                                                                      ; pin_out          ;
; |lab4|DR1_out[7]                                                                                                   ; |lab4|DR1_out[7]                                                                                                      ; pin_out          ;
; |lab4|DR1_out[6]                                                                                                   ; |lab4|DR1_out[6]                                                                                                      ; pin_out          ;
; |lab4|DR1_out[4]                                                                                                   ; |lab4|DR1_out[4]                                                                                                      ; pin_out          ;
; |lab4|DR1_out[3]                                                                                                   ; |lab4|DR1_out[3]                                                                                                      ; pin_out          ;
; |lab4|DR1_out[2]                                                                                                   ; |lab4|DR1_out[2]                                                                                                      ; pin_out          ;
; |lab4|DR1_out[1]                                                                                                   ; |lab4|DR1_out[1]                                                                                                      ; pin_out          ;
; |lab4|DR1_out[0]                                                                                                   ; |lab4|DR1_out[0]                                                                                                      ; pin_out          ;
; |lab4|IP_out[2]                                                                                                    ; |lab4|IP_out[2]                                                                                                       ; pin_out          ;
; |lab4|IP_out[1]                                                                                                    ; |lab4|IP_out[1]                                                                                                       ; pin_out          ;
; |lab4|IP_out[0]                                                                                                    ; |lab4|IP_out[0]                                                                                                       ; pin_out          ;
; |lab4|IR_out[7]                                                                                                    ; |lab4|IR_out[7]                                                                                                       ; pin_out          ;
; |lab4|IR_out[6]                                                                                                    ; |lab4|IR_out[6]                                                                                                       ; pin_out          ;
; |lab4|IR_out[5]                                                                                                    ; |lab4|IR_out[5]                                                                                                       ; pin_out          ;
; |lab4|IR_out[4]                                                                                                    ; |lab4|IR_out[4]                                                                                                       ; pin_out          ;
; |lab4|IR_out[3]                                                                                                    ; |lab4|IR_out[3]                                                                                                       ; pin_out          ;
; |lab4|IR_out[2]                                                                                                    ; |lab4|IR_out[2]                                                                                                       ; pin_out          ;
; |lab4|IR_out[1]                                                                                                    ; |lab4|IR_out[1]                                                                                                       ; pin_out          ;
; |lab4|IR_out[0]                                                                                                    ; |lab4|IR_out[0]                                                                                                       ; pin_out          ;
; |lab4|GPR:inst|inst17                                                                                              ; |lab4|GPR:inst|inst17                                                                                                 ; out0             ;
; |lab4|GPR:inst|inst16                                                                                              ; |lab4|GPR:inst|inst16                                                                                                 ; out0             ;
; |lab4|GPR:inst|inst15                                                                                              ; |lab4|GPR:inst|inst15                                                                                                 ; out0             ;
; |lab4|GPR:inst|inst14                                                                                              ; |lab4|GPR:inst|inst14                                                                                                 ; out0             ;
; |lab4|GPR:inst|inst18                                                                                              ; |lab4|GPR:inst|inst18                                                                                                 ; out0             ;
; |lab4|GPR:inst|inst19                                                                                              ; |lab4|GPR:inst|inst19                                                                                                 ; out0             ;
; |lab4|GPR:inst|inst20                                                                                              ; |lab4|GPR:inst|inst20                                                                                                 ; out0             ;
; |lab4|GPR:inst|inst21                                                                                              ; |lab4|GPR:inst|inst21                                                                                                 ; out0             ;
; |lab4|GPR:inst|16dmux:inst|26                                                                                      ; |lab4|GPR:inst|16dmux:inst|26                                                                                         ; out0             ;
; |lab4|GPR:inst|16dmux:inst|27                                                                                      ; |lab4|GPR:inst|16dmux:inst|27                                                                                         ; out0             ;
; |lab4|GPR:inst|16dmux:inst|28                                                                                      ; |lab4|GPR:inst|16dmux:inst|28                                                                                         ; out0             ;
; |lab4|GPR:inst|16dmux:inst|29                                                                                      ; |lab4|GPR:inst|16dmux:inst|29                                                                                         ; out0             ;
; |lab4|GPR:inst|16dmux:inst|30                                                                                      ; |lab4|GPR:inst|16dmux:inst|30                                                                                         ; out0             ;
; |lab4|GPR:inst|16dmux:inst|31                                                                                      ; |lab4|GPR:inst|16dmux:inst|31                                                                                         ; out0             ;
; |lab4|GPR:inst|16dmux:inst|32                                                                                      ; |lab4|GPR:inst|16dmux:inst|32                                                                                         ; out0             ;
; |lab4|GPR:inst|16dmux:inst|33                                                                                      ; |lab4|GPR:inst|16dmux:inst|33                                                                                         ; out0             ;
; |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|ram_block1a0       ; |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|q_a[0]                ; portadataout0    ;
; |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|ram_block1a1       ; |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|q_a[1]                ; portadataout0    ;
; |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|ram_block1a2       ; |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|q_a[2]                ; portadataout0    ;
; |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|ram_block1a3       ; |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|q_a[3]                ; portadataout0    ;
; |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|ram_block1a4       ; |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|q_a[4]                ; portadataout0    ;
; |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|ram_block1a5       ; |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|q_a[5]                ; portadataout0    ;
; |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|ram_block1a6       ; |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|q_a[6]                ; portadataout0    ;
; |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|ram_block1a7       ; |lab4|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_mkc1:auto_generated|q_a[7]                ; portadataout0    ;
; |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|ram_block1a0          ; |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|q_a[0]                   ; portadataout0    ;
; |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|ram_block1a1          ; |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|q_a[1]                   ; portadataout0    ;
; |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|ram_block1a2          ; |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|q_a[2]                   ; portadataout0    ;
; |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|ram_block1a3          ; |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|q_a[3]                   ; portadataout0    ;
; |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|ram_block1a4          ; |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|q_a[4]                   ; portadataout0    ;
; |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|ram_block1a5          ; |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|q_a[5]                   ; portadataout0    ;
; |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|ram_block1a6          ; |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|q_a[6]                   ; portadataout0    ;
; |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|ram_block1a7          ; |lab4|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_1i71:auto_generated|q_a[7]                   ; portadataout0    ;
; |lab4|ROM:inst1|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |lab4|ROM:inst1|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]                                             ; out              ;
; |lab4|ROM:inst1|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |lab4|ROM:inst1|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[6]                                             ; out              ;
; |lab4|ROM:inst1|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |lab4|ROM:inst1|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[5]                                             ; out              ;
; |lab4|ROM:inst1|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |lab4|ROM:inst1|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |lab4|ROM:inst1|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |lab4|ROM:inst1|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |lab4|ROM:inst1|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |lab4|ROM:inst1|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |lab4|ROM:inst1|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |lab4|ROM:inst1|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |lab4|ROM:inst1|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |lab4|ROM:inst1|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |lab4|CU:inst11|gdfx_temp0[6]                                                                                      ; |lab4|CU:inst11|gdfx_temp0[6]                                                                                         ; out0             ;
; |lab4|CU:inst11|gdfx_temp0[5]                                                                                      ; |lab4|CU:inst11|gdfx_temp0[5]                                                                                         ; out0             ;
; |lab4|CU:inst11|gdfx_temp0[4]                                                                                      ; |lab4|CU:inst11|gdfx_temp0[4]                                                                                         ; out0             ;
; |lab4|CU:inst11|gdfx_temp0[3]                                                                                      ; |lab4|CU:inst11|gdfx_temp0[3]                                                                                         ; out0             ;
; |lab4|CU:inst11|gdfx_temp0[2]                                                                                      ; |lab4|CU:inst11|gdfx_temp0[2]                                                                                         ; out0             ;
; |lab4|CU:inst11|gdfx_temp0[1]                                                                                      ; |lab4|CU:inst11|gdfx_temp0[1]                                                                                         ; out0             ;
; |lab4|CU:inst11|gdfx_temp0[0]                                                                                      ; |lab4|CU:inst11|gdfx_temp0[0]                                                                                         ; out0             ;
; |lab4|CU:inst11|inst9                                                                                              ; |lab4|CU:inst11|inst9                                                                                                 ; out0             ;
; |lab4|CU:inst11|inst33                                                                                             ; |lab4|CU:inst11|inst33                                                                                                ; out0             ;
; |lab4|CU:inst11|inst                                                                                               ; |lab4|CU:inst11|inst                                                                                                  ; out0             ;
; |lab4|CU:inst11|inst24                                                                                             ; |lab4|CU:inst11|inst24                                                                                                ; out0             ;
; |lab4|CU:inst11|inst22                                                                                             ; |lab4|CU:inst11|inst22                                                                                                ; out0             ;
; |lab4|CU:inst11|gdfx_temp1[2]                                                                                      ; |lab4|CU:inst11|gdfx_temp1[2]                                                                                         ; out0             ;
; |lab4|CU:inst11|gdfx_temp1[1]                                                                                      ; |lab4|CU:inst11|gdfx_temp1[1]                                                                                         ; out0             ;
; |lab4|CU:inst11|gdfx_temp1[0]                                                                                      ; |lab4|CU:inst11|gdfx_temp1[0]                                                                                         ; out0             ;
; |lab4|CU:inst11|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |lab4|CU:inst11|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |lab4|CU:inst11|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |lab4|CU:inst11|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |lab4|CU:inst11|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |lab4|CU:inst11|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |lab4|CU:inst11|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |lab4|CU:inst11|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                             ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |lab4|CU:inst11|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |lab4|CU:inst11|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |lab4|CU:inst11|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |lab4|CU:inst11|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[7]                                                       ; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[6]                                                       ; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[5]                                                       ; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[5]                                                          ; regout           ;
; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[4]                                                       ; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[2]                                                       ; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[2]                                                          ; regout           ;
; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[1]                                                       ; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[1]                                                          ; regout           ;
; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[0]                                                       ; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[0]                                                          ; regout           ;
; |lab4|CU:inst11|lpm_bustri2:inst35|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |lab4|CU:inst11|lpm_bustri2:inst35|lpm_bustri:lpm_bustri_component|dout[6]                                            ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst35|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |lab4|CU:inst11|lpm_bustri2:inst35|lpm_bustri:lpm_bustri_component|dout[5]                                            ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst35|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |lab4|CU:inst11|lpm_bustri2:inst35|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst35|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |lab4|CU:inst11|lpm_bustri2:inst35|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst35|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |lab4|CU:inst11|lpm_bustri2:inst35|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst35|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |lab4|CU:inst11|lpm_bustri2:inst35|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |lab4|CU:inst11|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |lab4|CU:inst11|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |lab4|CU:inst11|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |lab4|CU:inst11|lpm_dff1:DR1|lpm_ff:lpm_ff_component|dffs[7]                                                       ; |lab4|CU:inst11|lpm_dff1:DR1|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab4|CU:inst11|lpm_dff1:DR1|lpm_ff:lpm_ff_component|dffs[6]                                                       ; |lab4|CU:inst11|lpm_dff1:DR1|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab4|CU:inst11|lpm_dff1:DR1|lpm_ff:lpm_ff_component|dffs[4]                                                       ; |lab4|CU:inst11|lpm_dff1:DR1|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab4|CU:inst11|lpm_dff1:DR1|lpm_ff:lpm_ff_component|dffs[3]                                                       ; |lab4|CU:inst11|lpm_dff1:DR1|lpm_ff:lpm_ff_component|dffs[3]                                                          ; regout           ;
; |lab4|CU:inst11|lpm_dff1:DR1|lpm_ff:lpm_ff_component|dffs[2]                                                       ; |lab4|CU:inst11|lpm_dff1:DR1|lpm_ff:lpm_ff_component|dffs[2]                                                          ; regout           ;
; |lab4|CU:inst11|lpm_dff1:DR1|lpm_ff:lpm_ff_component|dffs[1]                                                       ; |lab4|CU:inst11|lpm_dff1:DR1|lpm_ff:lpm_ff_component|dffs[1]                                                          ; regout           ;
; |lab4|CU:inst11|lpm_dff1:DR1|lpm_ff:lpm_ff_component|dffs[0]                                                       ; |lab4|CU:inst11|lpm_dff1:DR1|lpm_ff:lpm_ff_component|dffs[0]                                                          ; regout           ;
; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                             ; out              ;
; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                             ; out              ;
; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                             ; out              ;
; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|din[7]                                           ; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|din[7]                                              ; out              ;
; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|din[6]                                           ; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|din[6]                                              ; out              ;
; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|din[5]                                           ; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|din[5]                                              ; out              ;
; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|din[4]                                           ; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|din[4]                                              ; out              ;
; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|din[3]                                           ; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|din[3]                                              ; out              ;
; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|din[2]                                           ; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|din[2]                                              ; out              ;
; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|din[1]                                           ; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|din[1]                                              ; out              ;
; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|din[0]                                           ; |lab4|CU:inst11|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|din[0]                                              ; out              ;
; |lab4|CU:inst11|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab4|CU:inst11|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[7]                                                           ; regout           ;
; |lab4|CU:inst11|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab4|CU:inst11|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[6]                                                           ; regout           ;
; |lab4|CU:inst11|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab4|CU:inst11|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[5]                                                           ; regout           ;
; |lab4|CU:inst11|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab4|CU:inst11|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[4]                                                           ; regout           ;
; |lab4|CU:inst11|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[3]                                                        ; |lab4|CU:inst11|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[3]                                                           ; regout           ;
; |lab4|CU:inst11|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[2]                                                        ; |lab4|CU:inst11|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[2]                                                           ; regout           ;
; |lab4|CU:inst11|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[1]                                                        ; |lab4|CU:inst11|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[1]                                                           ; regout           ;
; |lab4|CU:inst11|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[0]                                                        ; |lab4|CU:inst11|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[0]                                                           ; regout           ;
; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0   ; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0      ; sumout           ;
; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0   ; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1   ; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1      ; sumout           ;
; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1   ; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2   ; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2      ; sumout           ;
; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2   ; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3   ; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3      ; sumout           ;
; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[2] ; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]               ; regout           ;
; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[1] ; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]               ; regout           ;
; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[0] ; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]               ; regout           ;
; |lab4|CU:inst11|16dmux:inst1|28                                                                                    ; |lab4|CU:inst11|16dmux:inst1|28                                                                                       ; out0             ;
; |lab4|CU:inst11|16dmux:inst1|29                                                                                    ; |lab4|CU:inst11|16dmux:inst1|29                                                                                       ; out0             ;
; |lab4|CU:inst11|16dmux:inst1|30                                                                                    ; |lab4|CU:inst11|16dmux:inst1|30                                                                                       ; out0             ;
; |lab4|CU:inst11|16dmux:inst1|31                                                                                    ; |lab4|CU:inst11|16dmux:inst1|31                                                                                       ; out0             ;
; |lab4|CU:inst11|16dmux:inst1|32                                                                                    ; |lab4|CU:inst11|16dmux:inst1|32                                                                                       ; out0             ;
; |lab4|CU:inst11|16dmux:inst1|33                                                                                    ; |lab4|CU:inst11|16dmux:inst1|33                                                                                       ; out0             ;
; |lab4|CU:inst11|lpm_bustri2:inst31|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |lab4|CU:inst11|lpm_bustri2:inst31|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst31|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |lab4|CU:inst11|lpm_bustri2:inst31|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst31|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |lab4|CU:inst11|lpm_bustri2:inst31|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~0             ; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~0                ; out0             ;
; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~1             ; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~1                ; out0             ;
; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~2             ; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~2                ; out0             ;
; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~3             ; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~3                ; out0             ;
; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~4             ; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~4                ; out0             ;
; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~5             ; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~5                ; out0             ;
; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~6             ; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~6                ; out0             ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                          ; Output Port Name                                                                                        ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; |lab4|CONTROL[7]                                                                                                   ; |lab4|CONTROL[7]                                                                                        ; pin_out          ;
; |lab4|CONTROL[6]                                                                                                   ; |lab4|CONTROL[6]                                                                                        ; pin_out          ;
; |lab4|CONTROL[5]                                                                                                   ; |lab4|CONTROL[5]                                                                                        ; pin_out          ;
; |lab4|CONTROL[2]                                                                                                   ; |lab4|CONTROL[2]                                                                                        ; pin_out          ;
; |lab4|DR0_out[3]                                                                                                   ; |lab4|DR0_out[3]                                                                                        ; pin_out          ;
; |lab4|IP_out[6]                                                                                                    ; |lab4|IP_out[6]                                                                                         ; pin_out          ;
; |lab4|IP_out[4]                                                                                                    ; |lab4|IP_out[4]                                                                                         ; pin_out          ;
; |lab4|GPR:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |lab4|GPR:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[7]                               ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |lab4|GPR:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[5]                               ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |lab4|GPR:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[4]                               ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |lab4|GPR:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[3]                               ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |lab4|GPR:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[2]                               ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |lab4|GPR:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[1]                               ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |lab4|GPR:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[0]                               ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |lab4|GPR:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[7]                               ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |lab4|GPR:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[6]                               ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |lab4|GPR:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[3]                               ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |lab4|GPR:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]                               ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |lab4|GPR:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[1]                               ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |lab4|GPR:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[0]                               ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]                                           ; |lab4|GPR:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]                                           ; |lab4|GPR:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]                                           ; |lab4|GPR:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]                                           ; |lab4|GPR:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                           ; |lab4|GPR:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                           ; |lab4|GPR:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                           ; |lab4|GPR:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                           ; |lab4|GPR:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                           ; |lab4|GPR:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                           ; |lab4|GPR:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                           ; |lab4|GPR:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                           ; |lab4|GPR:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                           ; |lab4|GPR:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                           ; |lab4|GPR:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                           ; |lab4|GPR:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                           ; |lab4|GPR:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                           ; |lab4|GPR:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                           ; |lab4|GPR:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                           ; |lab4|GPR:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                           ; |lab4|GPR:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[6]                                           ; |lab4|GPR:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[6]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[3]                                           ; |lab4|GPR:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[1]                                           ; |lab4|GPR:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[0]                                           ; |lab4|GPR:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]                                           ; |lab4|GPR:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]                                           ; |lab4|GPR:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]                                           ; |lab4|GPR:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]                               ; out              ;
; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[6]                               ; out              ;
; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[5]                               ; out              ;
; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[4]                               ; out              ;
; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]                               ; out              ;
; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]                               ; out              ;
; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]                               ; out              ;
; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]                               ; out              ;
; |lab4|CU:inst11|gdfx_temp1[6]                                                                                      ; |lab4|CU:inst11|gdfx_temp1[6]                                                                           ; out0             ;
; |lab4|CU:inst11|gdfx_temp1[4]                                                                                      ; |lab4|CU:inst11|gdfx_temp1[4]                                                                           ; out0             ;
; |lab4|CU:inst11|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |lab4|CU:inst11|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component|dout[6]                               ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |lab4|CU:inst11|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component|dout[4]                               ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |lab4|CU:inst11|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component|dout[3]                               ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |lab4|CU:inst11|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component|dout[2]                               ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |lab4|CU:inst11|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component|dout[1]                               ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |lab4|CU:inst11|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component|dout[0]                               ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |lab4|CU:inst11|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[6]                               ; out              ;
; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |lab4|CU:inst11|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |lab4|CU:inst11|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[6]                               ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |lab4|CU:inst11|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[4]                               ; out              ;
; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[3]                                                       ; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |lab4|CU:inst11|lpm_bustri2:inst35|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |lab4|CU:inst11|lpm_bustri2:inst35|lpm_bustri:lpm_bustri_component|dout[3]                              ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |lab4|CU:inst11|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component|dout[6]                              ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |lab4|CU:inst11|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component|dout[5]                              ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |lab4|CU:inst11|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component|dout[4]                              ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |lab4|CU:inst11|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component|dout[3]                              ; out              ;
; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[3] ; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; regout           ;
; |lab4|CU:inst11|lpm_bustri2:inst31|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |lab4|CU:inst11|lpm_bustri2:inst31|lpm_bustri:lpm_bustri_component|dout[6]                              ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst31|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |lab4|CU:inst11|lpm_bustri2:inst31|lpm_bustri:lpm_bustri_component|dout[5]                              ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst31|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |lab4|CU:inst11|lpm_bustri2:inst31|lpm_bustri:lpm_bustri_component|dout[4]                              ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst31|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |lab4|CU:inst11|lpm_bustri2:inst31|lpm_bustri:lpm_bustri_component|dout[3]                              ; out              ;
; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~7             ; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~7  ; out0             ;
; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~9             ; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~9  ; out0             ;
; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~10            ; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~10 ; out0             ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                          ; Output Port Name                                                                                        ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; |lab4|CONTROL[7]                                                                                                   ; |lab4|CONTROL[7]                                                                                        ; pin_out          ;
; |lab4|CONTROL[6]                                                                                                   ; |lab4|CONTROL[6]                                                                                        ; pin_out          ;
; |lab4|CONTROL[5]                                                                                                   ; |lab4|CONTROL[5]                                                                                        ; pin_out          ;
; |lab4|CONTROL[2]                                                                                                   ; |lab4|CONTROL[2]                                                                                        ; pin_out          ;
; |lab4|DR0_out[3]                                                                                                   ; |lab4|DR0_out[3]                                                                                        ; pin_out          ;
; |lab4|DR1_out[5]                                                                                                   ; |lab4|DR1_out[5]                                                                                        ; pin_out          ;
; |lab4|IP_out[6]                                                                                                    ; |lab4|IP_out[6]                                                                                         ; pin_out          ;
; |lab4|IP_out[5]                                                                                                    ; |lab4|IP_out[5]                                                                                         ; pin_out          ;
; |lab4|IP_out[4]                                                                                                    ; |lab4|IP_out[4]                                                                                         ; pin_out          ;
; |lab4|IP_out[3]                                                                                                    ; |lab4|IP_out[3]                                                                                         ; pin_out          ;
; |lab4|GPR:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |lab4|GPR:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[6]                               ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |lab4|GPR:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]                               ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |lab4|GPR:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[4]                               ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]                                           ; |lab4|GPR:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]                                           ; |lab4|GPR:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]                                           ; |lab4|GPR:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[0]                                           ; |lab4|GPR:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                           ; |lab4|GPR:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                           ; |lab4|GPR:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                           ; |lab4|GPR:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                           ; |lab4|GPR:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                           ; |lab4|GPR:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                           ; |lab4|GPR:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                           ; |lab4|GPR:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                           ; |lab4|GPR:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[7]                                           ; |lab4|GPR:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[7]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[5]                                           ; |lab4|GPR:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[5]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[4]                                           ; |lab4|GPR:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[4]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[2]                                           ; |lab4|GPR:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]                                           ; |lab4|GPR:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]                                           ; |lab4|GPR:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]                                           ; |lab4|GPR:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]                                           ; |lab4|GPR:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |lab4|GPR:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]                                           ; |lab4|GPR:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]                               ; out              ;
; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[6]                               ; out              ;
; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[5]                               ; out              ;
; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[4]                               ; out              ;
; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]                               ; out              ;
; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]                               ; out              ;
; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]                               ; out              ;
; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |lab4|RAM:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]                               ; out              ;
; |lab4|CU:inst11|gdfx_temp1[6]                                                                                      ; |lab4|CU:inst11|gdfx_temp1[6]                                                                           ; out0             ;
; |lab4|CU:inst11|gdfx_temp1[5]                                                                                      ; |lab4|CU:inst11|gdfx_temp1[5]                                                                           ; out0             ;
; |lab4|CU:inst11|gdfx_temp1[4]                                                                                      ; |lab4|CU:inst11|gdfx_temp1[4]                                                                           ; out0             ;
; |lab4|CU:inst11|gdfx_temp1[3]                                                                                      ; |lab4|CU:inst11|gdfx_temp1[3]                                                                           ; out0             ;
; |lab4|CU:inst11|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |lab4|CU:inst11|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component|dout[5]                               ; out              ;
; |lab4|CU:inst11|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |lab4|CU:inst11|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[5]                               ; out              ;
; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[5]                                         ; regout           ;
; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |lab4|CU:inst11|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[3]                                         ; regout           ;
; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[3]                                                       ; |lab4|CU:inst11|lpm_dff1:DR0|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |lab4|CU:inst11|lpm_dff1:DR1|lpm_ff:lpm_ff_component|dffs[5]                                                       ; |lab4|CU:inst11|lpm_dff1:DR1|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[3] ; |lab4|CU:inst11|lpm_counter0:inst36|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; regout           ;
; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~7             ; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~7  ; out0             ;
; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~8             ; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~8  ; out0             ;
; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~9             ; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~9  ; out0             ;
; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~10            ; |lab4|CU:inst11|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_1ph:auto_generated|op_1~10 ; out0             ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Oct 25 11:41:02 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab4 -c lab4
Info: Using vector source file "D:/Sem5/SIFO/labs/lab4/lab4.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of lab4.vwf called lab4.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      62.38 %
Info: Number of transitions in simulation is 7153
Info: Vector file lab4.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 151 megabytes
    Info: Processing ended: Fri Oct 25 11:41:03 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


