Vivado Simulator 2020.2
Time resolution is 1 ps
时间=0 ns, rst_n=0, data_in=00, data_out=00
时间=20000 ns, rst_n=1, data_in=00, data_out=00
时间=30000 ns, rst_n=1, data_in=aa, data_out=00
时间=45000 ns, rst_n=1, data_in=aa, data_out=aa
时间=60000 ns, rst_n=1, data_in=55, data_out=aa
时间=75000 ns, rst_n=1, data_in=55, data_out=55
时间=90000 ns, rst_n=1, data_in=f0, data_out=55
时间=105000 ns, rst_n=1, data_in=f0, data_out=f0
时间=120000 ns, rst_n=1, data_in=0f, data_out=f0
时间=130000 ns, rst_n=1, data_in=11, data_out=f0
时间=132000 ns, rst_n=1, data_in=22, data_out=f0
时间=134000 ns, rst_n=1, data_in=33, data_out=f0
时间=135000 ns, rst_n=1, data_in=33, data_out=0f
时间=136000 ns, rst_n=1, data_in=44, data_out=0f
时间=145000 ns, rst_n=1, data_in=44, data_out=33
时间=155000 ns, rst_n=1, data_in=44, data_out=44
仿真完成
$finish called at time : 186 ns : File "E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_input_synchronizer.v" Line 47
