// Seed: 1062396817
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout uwire id_5;
  input wire id_4;
  assign module_1.id_6 = 0;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = -1 - {id_8, id_3, id_4 == 1};
  supply0 id_10 = id_8 * {id_10{""}} + -1'b0;
  always @(id_6 or posedge 1) begin : LABEL_0
    assert (-1'h0);
    wait (-1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_9,
      id_9,
      id_9,
      id_1,
      id_2,
      id_1
  );
  input wire id_8;
  output wire id_7;
  output supply0 id_6;
  input wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_10 = -1;
  assign id_3[1] = id_10;
  wire id_11, id_12;
  assign id_6 = -1;
endmodule
