`timescale 1ns/1ns

module _preALU_TB();
    reg [3:0]A_TB, [3:0]B_TB, sel_TB;
    wire [3:0]C_TB;

    _preALU DUV
    initial begin
        A_TB = 4'd10;
        B_TB = 4'd7;
        sel_T = 
    end
endmodule