

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Sun Nov 27 12:36:31 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        lab_04_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.289 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|       80|  0.800 us|  0.800 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   4205|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   44|    5494|   2862|    -|
|Memory           |       30|    -|       6|      6|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    7276|   1312|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       30|   45|   12776|   8385|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       10|   20|      12|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_12s_80ns_90_5_1_U9     |mul_12s_80ns_90_5_1    |        0|   4|  441|  256|    0|
    |mul_13s_71s_71_5_1_U11     |mul_13s_71s_71_5_1     |        0|   3|  441|  256|    0|
    |mul_40ns_40ns_80_2_1_U10   |mul_40ns_40ns_80_2_1   |        0|   4|  197|   81|    0|
    |mul_43ns_36ns_79_3_1_U12   |mul_43ns_36ns_79_3_1   |        0|   4|  230|  147|    0|
    |mul_49ns_44ns_93_5_1_U13   |mul_49ns_44ns_93_5_1   |        0|   4|  334|   84|    0|
    |mul_50ns_50ns_100_5_1_U14  |mul_50ns_50ns_100_5_1  |        0|   4|  340|   86|    0|
    |mul_54s_6ns_54_5_1_U1      |mul_54s_6ns_54_5_1     |        0|   2|  424|  160|    0|
    |mul_71ns_4ns_75_5_1_U2     |mul_71ns_4ns_75_5_1    |        0|   0|  441|  256|    0|
    |mul_73ns_6ns_79_5_1_U3     |mul_73ns_6ns_79_5_1    |        0|   3|  441|  256|    0|
    |mul_77ns_6ns_83_5_1_U8     |mul_77ns_6ns_83_5_1    |        0|   3|  441|  256|    0|
    |mul_82ns_6ns_88_5_1_U7     |mul_82ns_6ns_88_5_1    |        0|   3|  441|  256|    0|
    |mul_83ns_6ns_89_5_1_U4     |mul_83ns_6ns_89_5_1    |        0|   3|  441|  256|    0|
    |mul_87ns_6ns_93_5_1_U6     |mul_87ns_6ns_93_5_1    |        0|   3|  441|  256|    0|
    |mul_92ns_6ns_98_5_1_U5     |mul_92ns_6ns_98_5_1    |        0|   4|  441|  256|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                      |                       |        0|  44| 5494| 2862|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15ns_19s_31_4_1_U15  |mac_muladd_16s_15ns_19s_31_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                   Memory                                  |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |pow_reduce_anonymous_namespace_log0_lut_table_array_V_U                    |pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud  |        4|  0|   0|    0|    64|  109|     1|         6976|
    |pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U  |pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb  |        0|  6|   6|    0|    64|    6|     1|          384|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi  |        3|  0|   0|    0|    64|   97|     1|         6208|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j  |        3|  0|   0|    0|    64|   92|     1|         5888|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi  |        3|  0|   0|    0|    64|   87|     1|         5568|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs  |        3|  0|   0|    0|    64|   82|     1|         5248|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC  |        3|  0|   0|    0|    64|   77|     1|         4928|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U     |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe  |        3|  0|   0|    0|    16|  105|     1|         1680|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U     |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg  |        3|  0|   0|    0|    64|  102|     1|         6528|
    |pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U            |pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U              |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U              |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                      |                                                                                  |       30|  6|   6|    0|  1296|  883|    12|        75664|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln1347_1_fu_1959_p2     |         +|   0|  0|  112|         105|         105|
    |add_ln813_1_fu_1467_p2      |         +|   0|  0|  110|         103|         103|
    |add_ln813_2_fu_1501_p2      |         +|   0|  0|  109|         109|         109|
    |add_ln813_3_fu_1473_p2      |         +|   0|  0|   93|          93|          93|
    |add_ln813_4_fu_1432_p2      |         +|   0|  0|   90|          83|          83|
    |add_ln813_5_fu_1482_p2      |         +|   0|  0|   93|          93|          93|
    |add_ln813_7_fu_1800_p2      |         +|   0|  0|   43|          36|          36|
    |add_ln813_9_fu_1877_p2      |         +|   0|  0|   51|          44|          44|
    |add_ln813_fu_1462_p2        |         +|   0|  0|  116|         109|         109|
    |b_exp_1_fu_656_p2           |         +|   0|  0|   12|          12|          11|
    |b_exp_fu_584_p2             |         +|   0|  0|   12|          12|          11|
    |exp_Z1P_m_1_l_V_fu_1886_p2  |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_1809_p2    |         +|   0|  0|   51|          44|          44|
    |log_sum_V_1_fu_1509_p2      |         +|   0|  0|  109|         109|         109|
    |out_exp_V_fu_2105_p2        |         +|   0|  0|   12|          11|          10|
    |r_exp_V_fu_2028_p2          |         +|   0|  0|   14|          13|           2|
    |ret_V_15_fu_1555_p2         |         +|   0|  0|  120|         120|         120|
    |ret_V_16_fu_1564_p2         |         +|   0|  0|  120|         120|         120|
    |ret_V_18_fu_1637_p2         |         +|   0|  0|   14|          13|           1|
    |ret_V_23_fu_1953_p2         |         +|   0|  0|  114|         107|         107|
    |ret_V_24_fu_829_p2          |         +|   0|  0|   76|          76|          76|
    |ret_V_25_fu_912_p2          |         +|   0|  0|   82|          82|          82|
    |ret_V_26_fu_993_p2          |         +|   0|  0|  102|         102|         102|
    |ret_V_27_fu_1084_p2         |         +|   0|  0|  121|         121|         121|
    |ret_V_28_fu_1171_p2         |         +|   0|  0|  126|         126|         126|
    |ret_V_29_fu_1258_p2         |         +|   0|  0|  131|         131|         131|
    |ret_V_30_fu_1333_p2         |         +|   0|  0|  143|         136|         136|
    |ret_V_33_fu_1753_p2         |         +|   0|  0|   43|          36|          36|
    |ret_V_35_fu_1924_p2         |         +|   0|  0|   65|          58|           5|
    |m_diff_V_fu_1678_p2         |         -|   0|  0|   66|          59|          59|
    |ret_V_10_fu_1188_p2         |         -|   0|  0|  126|         126|         126|
    |ret_V_12_fu_1275_p2         |         -|   0|  0|  131|         131|         131|
    |ret_V_14_fu_1395_p2         |         -|   0|  0|  143|         136|         136|
    |ret_V_2_fu_838_p2           |         -|   0|  0|   76|          76|          76|
    |ret_V_4_fu_929_p2           |         -|   0|  0|   82|          82|          82|
    |ret_V_6_fu_1010_p2          |         -|   0|  0|  102|         102|         102|
    |ret_V_8_fu_1101_p2          |         -|   0|  0|  121|         121|         121|
    |ret_V_fu_1529_p2            |         -|   0|  0|  125|         118|         118|
    |and_ln1039_1_fu_2163_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1039_fu_2157_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln407_1_fu_699_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln407_fu_693_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln657_fu_2125_p2        |       and|   0|  0|    2|           1|           1|
    |x_is_1_fu_602_p2            |       and|   0|  0|    2|           1|           1|
    |x_is_NaN_fu_1978_p2         |       and|   0|  0|    2|           1|           1|
    |x_is_p1_fu_622_p2           |       and|   0|  0|    2|           1|           1|
    |icmp_ln1003_fu_1631_p2      |      icmp|   0|  0|   13|          18|           1|
    |icmp_ln1019_1_fu_628_p2     |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln1019_fu_596_p2       |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1035_fu_2049_p2      |      icmp|   0|  0|    8|           3|           1|
    |icmp_ln1039_fu_2070_p2      |      icmp|   0|  0|   12|          13|          11|
    |icmp_ln369_fu_590_p2        |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln407_1_fu_687_p2      |      icmp|   0|  0|   11|          11|           1|
    |icmp_ln407_2_fu_705_p2      |      icmp|   0|  0|   11|          11|           1|
    |icmp_ln407_fu_681_p2        |      icmp|   0|  0|   11|          11|           2|
    |or_ln407_1_fu_1995_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln407_2_fu_2008_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln407_3_fu_2138_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln407_fu_1983_p2         |        or|   0|  0|    2|           1|           1|
    |ap_return                   |    select|   0|  0|   64|           1|           1|
    |b_exp_2_fu_662_p3           |    select|   0|  0|   12|           1|          12|
    |grp_fu_741_p0               |    select|   0|  0|   54|           1|          54|
    |r_exp_V_2_fu_2033_p3        |    select|   0|  0|   13|           1|          13|
    |ret_V_32_fu_1651_p3         |    select|   0|  0|   13|           1|          13|
    |select_ln1002_fu_1643_p3    |    select|   0|  0|   13|           1|          13|
    |select_ln1488_fu_811_p3     |    select|   0|  0|   76|           1|          76|
    |select_ln407_1_fu_2000_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln407_2_fu_2012_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln407_3_fu_2020_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln407_4_fu_2143_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln407_fu_1988_p3     |    select|   0|  0|   63|           1|          62|
    |select_ln657_fu_2130_p3     |    select|   0|  0|   64|           1|          64|
    |select_ln658_fu_2062_p3     |    select|   0|  0|   63|           1|           1|
    |tmp_24_fu_2094_p3           |    select|   0|  0|   52|           1|          52|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |xor_ln1023_fu_1973_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln369_fu_675_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln657_fu_2151_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln970_fu_616_p2         |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 4205|        3381|        3788|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |Elog2_V_reg_2613                    |   90|   0|   90|          0|
    |Z2_V_reg_2680                       |    8|   0|    8|          0|
    |Z3_V_reg_2687                       |    8|   0|    8|          0|
    |Z3_V_reg_2687_pp0_iter63_reg        |    8|   0|    8|          0|
    |Z4_reg_2692                         |   35|   0|   35|          0|
    |a_V_1_reg_2306                      |    6|   0|    6|          0|
    |a_V_2_reg_2338                      |    6|   0|    6|          0|
    |a_V_reg_2269                        |    4|   0|    4|          0|
    |add_ln1347_1_reg_2821               |  105|   0|  105|          0|
    |add_ln813_1_reg_2598                |  103|   0|  103|          0|
    |add_ln813_4_reg_2582                |   83|   0|   83|          0|
    |add_ln813_5_reg_2603                |   93|   0|   93|          0|
    |add_ln813_reg_2593                  |  109|   0|  109|          0|
    |and_ln407_1_reg_2236                |    1|   0|    1|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |    1|   0|    1|          0|
    |b_exp_2_reg_2221                    |   12|   0|   12|          0|
    |b_frac_tilde_inverse_V_reg_2247     |    6|   0|    6|          0|
    |exp_Z1P_m_1_V_reg_2780              |   50|   0|   50|          0|
    |exp_Z1_V_reg_2775                   |   58|   0|   58|          0|
    |exp_Z1_hi_V_reg_2785                |   50|   0|   50|          0|
    |exp_Z2P_m_1_V_reg_2743              |   44|   0|   44|          0|
    |f_Z3_reg_2713                       |   26|   0|   26|          0|
    |icmp_ln1019_1_reg_2204              |    1|   0|    1|          0|
    |icmp_ln1019_reg_2187                |    1|   0|    1|          0|
    |icmp_ln407_2_reg_2242               |    1|   0|    1|          0|
    |log_sum_V_1_reg_2618                |  109|   0|  109|          0|
    |log_sum_V_reg_2552                  |  109|   0|  109|          0|
    |logn_V_1_reg_2562                   |  102|   0|  102|          0|
    |logn_V_2_reg_2567                   |   97|   0|   97|          0|
    |logn_V_3_reg_2572                   |   92|   0|   92|          0|
    |logn_V_4_reg_2577                   |   87|   0|   87|          0|
    |logn_V_reg_2557                     |  105|   0|  105|          0|
    |m_diff_hi_V_reg_2675                |    8|   0|    8|          0|
    |m_fix_hi_V_reg_2633                 |   16|   0|   16|          0|
    |mul_ln838_reg_2262                  |   54|   0|   54|          0|
    |p_Result_12_reg_2215                |   52|   0|   52|          0|
    |p_Result_12_reg_2215_pp0_iter1_reg  |   52|   0|   52|          0|
    |p_Result_14_reg_2638                |    1|   0|    1|          0|
    |p_Result_8_reg_2826                 |    1|   0|    1|          0|
    |p_Result_s_reg_2210                 |    1|   0|    1|          0|
    |p_Result_s_reg_2210_pp0_iter1_reg   |    1|   0|    1|          0|
    |r_V_22_reg_2295                     |   75|   0|   75|          0|
    |r_V_23_reg_2327                     |   79|   0|   79|          0|
    |r_V_24_reg_2359                     |   89|   0|   89|          0|
    |r_V_25_reg_2391                     |   98|   0|   98|          0|
    |r_V_26_reg_2423                     |   93|   0|   93|          0|
    |r_V_27_reg_2455                     |   88|   0|   88|          0|
    |r_V_28_reg_2497                     |   83|   0|   83|          0|
    |r_V_reg_2805                        |  100|   0|  100|          0|
    |ret_V_16_reg_2628                   |  120|   0|  120|          0|
    |ret_V_23_reg_2816                   |  107|   0|  107|          0|
    |ret_V_30_reg_2477                   |  136|   0|  136|          0|
    |ret_V_32_reg_2658                   |   13|   0|   13|          0|
    |ret_V_33_reg_2707                   |   36|   0|   36|          0|
    |ret_V_34_reg_2718                   |   34|   0|   43|          9|
    |ret_V_35_reg_2800                   |   58|   0|   58|          0|
    |ret_V_4_reg_2332                    |   82|   0|   82|          0|
    |rhs_s_reg_2608                      |   79|   0|   79|          0|
    |tmp_10_reg_2428                     |   82|   0|   82|          0|
    |tmp_11_reg_2434                     |   76|   0|   76|          0|
    |tmp_12_reg_2439                     |    6|   0|    6|          0|
    |tmp_13_reg_2460                     |   77|   0|   77|          0|
    |tmp_14_reg_2466                     |   71|   0|   71|          0|
    |tmp_15_reg_2471                     |    6|   0|    6|          0|
    |tmp_16_reg_2542                     |   72|   0|   72|          0|
    |tmp_17_reg_2547                     |   40|   0|   40|          0|
    |tmp_18_reg_2749                     |   40|   0|   40|          0|
    |tmp_3_reg_2375                      |    6|   0|    6|          0|
    |tmp_4_reg_2396                      |   87|   0|   87|          0|
    |tmp_6_reg_2312                      |   67|   0|   67|          0|
    |tmp_7_reg_2280                      |    1|   0|    1|          0|
    |tmp_8_reg_2402                      |   81|   0|   81|          0|
    |tmp_9_reg_2407                      |    6|   0|    6|          0|
    |tmp_s_reg_2370                      |   86|   0|   86|          0|
    |trunc_ln1347_reg_2811               |   56|   0|   56|          0|
    |trunc_ln1_reg_2623                  |   73|   0|   73|          0|
    |trunc_ln2_reg_2643                  |   59|   0|   59|          0|
    |trunc_ln813_1_reg_2670              |   59|   0|   59|          0|
    |trunc_ln813_2_reg_2770              |   36|   0|   36|          0|
    |trunc_ln813_3_reg_2344              |   76|   0|   76|          0|
    |trunc_ln813_reg_2275                |   50|   0|   50|          0|
    |trunc_ln813_s_reg_2733              |   20|   0|   20|          0|
    |x_is_1_reg_2192                     |    1|   0|    1|          0|
    |x_is_p1_reg_2198                    |    1|   0|    1|          0|
    |z2_V_reg_2300                       |   73|   0|   73|          0|
    |z4_V_reg_2364                       |   92|   0|   92|          0|
    |zext_ln541_reg_2226                 |    6|   0|   64|         58|
    |Z2_V_reg_2680                       |   64|  32|    8|          0|
    |a_V_1_reg_2306                      |   64|  32|    6|          0|
    |a_V_2_reg_2338                      |   64|  32|    6|          0|
    |a_V_reg_2269                        |   64|  32|    4|          0|
    |and_ln407_1_reg_2236                |   64|  32|    1|          0|
    |b_exp_2_reg_2221                    |   64|  32|   12|          0|
    |exp_Z1_V_reg_2775                   |   64|  32|   58|          0|
    |exp_Z2P_m_1_V_reg_2743              |   64|  32|   44|          0|
    |icmp_ln1019_1_reg_2204              |   64|  32|    1|          0|
    |icmp_ln1019_reg_2187                |   64|  32|    1|          0|
    |icmp_ln407_2_reg_2242               |   64|  32|    1|          0|
    |m_diff_hi_V_reg_2675                |   64|  32|    8|          0|
    |mul_ln838_reg_2262                  |   64|  32|   54|          0|
    |p_Result_14_reg_2638                |   64|  32|    1|          0|
    |ret_V_16_reg_2628                   |   64|  32|  120|          0|
    |ret_V_30_reg_2477                   |   64|  32|  136|          0|
    |ret_V_32_reg_2658                   |   64|  32|   13|          0|
    |ret_V_33_reg_2707                   |   64|  32|   36|          0|
    |ret_V_34_reg_2718                   |   64|  32|   43|          9|
    |ret_V_4_reg_2332                    |   64|  32|   82|          0|
    |tmp_10_reg_2428                     |   64|  32|   82|          0|
    |tmp_11_reg_2434                     |   64|  32|   76|          0|
    |tmp_12_reg_2439                     |   64|  32|    6|          0|
    |tmp_15_reg_2471                     |   64|  32|    6|          0|
    |tmp_16_reg_2542                     |   64|  32|   72|          0|
    |tmp_18_reg_2749                     |   64|  32|   40|          0|
    |tmp_3_reg_2375                      |   64|  32|    6|          0|
    |tmp_4_reg_2396                      |   64|  32|   87|          0|
    |tmp_6_reg_2312                      |   64|  32|   67|          0|
    |tmp_7_reg_2280                      |   64|  32|    1|          0|
    |tmp_8_reg_2402                      |   64|  32|   81|          0|
    |tmp_9_reg_2407                      |   64|  32|    6|          0|
    |tmp_s_reg_2370                      |   64|  32|   86|          0|
    |trunc_ln2_reg_2643                  |   64|  32|   59|          0|
    |trunc_ln813_3_reg_2344              |   64|  32|   76|          0|
    |trunc_ln813_reg_2275                |   64|  32|   50|          0|
    |x_is_1_reg_2192                     |   64|  32|    1|          0|
    |x_is_p1_reg_2198                    |   64|  32|    1|          0|
    |z2_V_reg_2300                       |   64|  32|   73|          0|
    |z4_V_reg_2364                       |   64|  32|   92|          0|
    |zext_ln541_reg_2226                 |   64|  32|   64|         58|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 7276|1312| 6386|        134|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  pow_generic<double>|  return value|
|base_r     |   in|   64|     ap_none|               base_r|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 81


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 81
* Pipeline : 1
  Pipeline-0 : II = 1, D = 81, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.58>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 82 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %base_read" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 83 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%bs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 84 'partselect' 'bs_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%bs_sig_V = trunc i64 %data_V"   --->   Operation 85 'trunc' 'bs_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %bs_exp_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 86 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.63ns)   --->   "%b_exp = add i12 %zext_ln515, i12 3073" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 87 'add' 'b_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (1.99ns)   --->   "%icmp_ln369 = icmp_eq  i12 %b_exp, i12 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:369]   --->   Operation 88 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (2.89ns)   --->   "%icmp_ln1019 = icmp_eq  i52 %bs_sig_V, i52 0"   --->   Operation 89 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.97ns)   --->   "%x_is_1 = and i1 %icmp_ln369, i1 %icmp_ln1019" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:369]   --->   Operation 90 'and' 'x_is_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 91 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%xor_ln970 = xor i1 %tmp_2, i1 1"   --->   Operation 92 'xor' 'xor_ln970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln970" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:370]   --->   Operation 93 'and' 'x_is_p1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (1.88ns)   --->   "%icmp_ln1019_1 = icmp_eq  i11 %bs_exp_V, i11 2047"   --->   Operation 94 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 51"   --->   Operation 95 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_12 = trunc i64 %data_V"   --->   Operation 96 'trunc' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%index0_V = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_V, i32 46, i32 51"   --->   Operation 97 'partselect' 'index0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.63ns)   --->   "%b_exp_1 = add i12 %zext_ln515, i12 3074" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:515]   --->   Operation 98 'add' 'b_exp_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.69ns)   --->   "%b_exp_2 = select i1 %p_Result_s, i12 %b_exp_1, i12 %b_exp" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:513]   --->   Operation 99 'select' 'b_exp_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %index0_V"   --->   Operation 100 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i64 0, i64 %zext_ln541" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:531]   --->   Operation 101 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:531]   --->   Operation 102 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln407_1)   --->   "%xor_ln369 = xor i1 %x_is_1, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:369]   --->   Operation 103 'xor' 'xor_ln369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (1.88ns)   --->   "%icmp_ln407 = icmp_ne  i11 %bs_exp_V, i11 2047" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 104 'icmp' 'icmp_ln407' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (1.88ns)   --->   "%icmp_ln407_1 = icmp_ne  i11 %bs_exp_V, i11 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 105 'icmp' 'icmp_ln407_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln407_1)   --->   "%and_ln407 = and i1 %icmp_ln407_1, i1 %xor_ln369" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 106 'and' 'and_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln407_1 = and i1 %and_ln407, i1 %icmp_ln407" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 107 'and' 'and_ln407_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (1.88ns)   --->   "%icmp_ln407_2 = icmp_eq  i11 %bs_exp_V, i11 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 108 'icmp' 'icmp_ln407_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 109 [1/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:531]   --->   Operation 109 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_12, i1 0"   --->   Operation 110 'bitconcatenate' 'p_Result_13' <Predicate = (!p_Result_s)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%r_V_21 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_12"   --->   Operation 111 'bitconcatenate' 'r_V_21' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i53 %r_V_21"   --->   Operation 112 'zext' 'zext_ln1488' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.94ns)   --->   "%b_frac_V_1 = select i1 %p_Result_s, i54 %zext_ln1488, i54 %p_Result_13" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:513]   --->   Operation 113 'select' 'b_frac_V_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln838 = zext i6 %b_frac_tilde_inverse_V"   --->   Operation 114 'zext' 'zext_ln838' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [5/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 115 'mul' 'mul_ln838' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 116 [4/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 116 'mul' 'mul_ln838' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 117 [3/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 117 'mul' 'mul_ln838' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 118 [2/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 118 'mul' 'mul_ln838' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 119 [1/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 119 'mul' 'mul_ln838' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%a_V = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln838, i32 50, i32 53"   --->   Operation 120 'partselect' 'a_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i54 %mul_ln838"   --->   Operation 121 'trunc' 'trunc_ln813' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln838, i32 53"   --->   Operation 122 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%z1_V = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln838, i17 0"   --->   Operation 123 'bitconcatenate' 'z1_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i4 %a_V"   --->   Operation 124 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i71 %z1_V"   --->   Operation 125 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [5/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 126 'mul' 'r_V_22' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 127 [4/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 127 'mul' 'r_V_22' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 128 [3/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 128 'mul' 'r_V_22' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 129 [2/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 129 'mul' 'r_V_22' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 130 [1/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 130 'mul' 'r_V_22' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.81>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1488_cast = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16, i5 16, i54 %mul_ln838, i16 0"   --->   Operation 131 'bitconcatenate' 'zext_ln1488_cast' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17, i5 16, i54 %mul_ln838, i17 0"   --->   Operation 132 'bitconcatenate' 'tmp_5' <Predicate = (tmp_7)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i75 %zext_ln1488_cast"   --->   Operation 133 'zext' 'zext_ln1488_1' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (1.15ns)   --->   "%select_ln1488 = select i1 %tmp_7, i76 %tmp_5, i76 %zext_ln1488_1"   --->   Operation 134 'select' 'select_ln1488' <Predicate = true> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln813, i25 0"   --->   Operation 135 'bitconcatenate' 'lhs' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i75 %lhs"   --->   Operation 136 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_24 = add i76 %zext_ln1347, i76 %select_ln1488"   --->   Operation 137 'add' 'ret_V_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i75 %r_V_22"   --->   Operation 138 'zext' 'zext_ln1348' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (5.65ns) (root node of TernaryAdder)   --->   "%ret_V_2 = sub i76 %ret_V_24, i76 %zext_ln1348"   --->   Operation 139 'sub' 'ret_V_2' <Predicate = true> <Delay = 5.65> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%z2_V = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %ret_V_2, i32 3, i32 75"   --->   Operation 140 'partselect' 'z2_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%a_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %ret_V_2, i32 70, i32 75"   --->   Operation 141 'partselect' 'a_V_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %ret_V_2, i32 3, i32 69"   --->   Operation 142 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i6 %a_V_1"   --->   Operation 143 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i73 %z2_V"   --->   Operation 144 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [5/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1273_1, i79 %zext_ln1271_1"   --->   Operation 145 'mul' 'r_V_23' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 146 [4/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1273_1, i79 %zext_ln1271_1"   --->   Operation 146 'mul' 'r_V_23' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.97>
ST_16 : Operation 147 [3/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1273_1, i79 %zext_ln1271_1"   --->   Operation 147 'mul' 'r_V_23' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.97>
ST_17 : Operation 148 [2/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1273_1, i79 %zext_ln1271_1"   --->   Operation 148 'mul' 'r_V_23' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.97>
ST_18 : Operation 149 [1/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1273_1, i79 %zext_ln1271_1"   --->   Operation 149 'mul' 'r_V_23' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.83>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i73 %z2_V"   --->   Operation 150 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i5.i76, i5 16, i76 %zext_ln818"   --->   Operation 151 'bitconcatenate' 'eZ' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_6, i14 0"   --->   Operation 152 'bitconcatenate' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i81 %lhs_2"   --->   Operation 153 'zext' 'zext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i81 %eZ"   --->   Operation 154 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_25 = add i82 %zext_ln1347_1, i82 %zext_ln813"   --->   Operation 155 'add' 'ret_V_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%rhs_3 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %r_V_23, i1 0"   --->   Operation 156 'bitconcatenate' 'rhs_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1348_1 = zext i80 %rhs_3"   --->   Operation 157 'zext' 'zext_ln1348_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (5.83ns) (root node of TernaryAdder)   --->   "%ret_V_4 = sub i82 %ret_V_25, i82 %zext_ln1348_1"   --->   Operation 158 'sub' 'ret_V_4' <Predicate = true> <Delay = 5.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%a_V_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %ret_V_4, i32 76, i32 81"   --->   Operation 159 'partselect' 'a_V_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln813_3 = trunc i82 %ret_V_4"   --->   Operation 160 'trunc' 'trunc_ln813_3' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.97>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%z3_V = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %ret_V_4, i1 0"   --->   Operation 161 'bitconcatenate' 'z3_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i6 %a_V_2"   --->   Operation 162 'zext' 'zext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i83 %z3_V"   --->   Operation 163 'zext' 'zext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [5/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 164 'mul' 'r_V_24' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.97>
ST_21 : Operation 165 [4/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 165 'mul' 'r_V_24' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.97>
ST_22 : Operation 166 [3/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 166 'mul' 'r_V_24' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.97>
ST_23 : Operation 167 [2/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 167 'mul' 'r_V_24' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.97>
ST_24 : Operation 168 [1/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 168 'mul' 'r_V_24' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1, i13 4096, i82 %ret_V_4, i1 0"   --->   Operation 169 'bitconcatenate' 'eZ_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln813_3, i25 0"   --->   Operation 170 'bitconcatenate' 'lhs_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1347_2 = zext i101 %lhs_4"   --->   Operation 171 'zext' 'zext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i96 %eZ_1"   --->   Operation 172 'zext' 'zext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_26 = add i102 %zext_ln1347_2, i102 %zext_ln813_1"   --->   Operation 173 'add' 'ret_V_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%rhs_6 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %r_V_24, i6 0"   --->   Operation 174 'bitconcatenate' 'rhs_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1348_2 = zext i95 %rhs_6"   --->   Operation 175 'zext' 'zext_ln1348_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (6.41ns) (root node of TernaryAdder)   --->   "%ret_V_6 = sub i102 %ret_V_26, i102 %zext_ln1348_2"   --->   Operation 176 'sub' 'ret_V_6' <Predicate = true> <Delay = 6.41> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%z4_V = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %ret_V_6, i32 10, i32 101"   --->   Operation 177 'partselect' 'z4_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_s = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %ret_V_6, i32 10, i32 95"   --->   Operation 178 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %ret_V_6, i32 96, i32 101"   --->   Operation 179 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 6.97>
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln1271_4 = zext i6 %tmp_3"   --->   Operation 180 'zext' 'zext_ln1271_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i92 %z4_V"   --->   Operation 181 'zext' 'zext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 182 [5/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1273_6, i98 %zext_ln1271_4"   --->   Operation 182 'mul' 'r_V_25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 183 [4/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1273_6, i98 %zext_ln1271_4"   --->   Operation 183 'mul' 'r_V_25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.97>
ST_28 : Operation 184 [3/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1273_6, i98 %zext_ln1271_4"   --->   Operation 184 'mul' 'r_V_25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.97>
ST_29 : Operation 185 [2/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1273_6, i98 %zext_ln1271_4"   --->   Operation 185 'mul' 'r_V_25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.97>
ST_30 : Operation 186 [1/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1273_6, i98 %zext_ln1271_4"   --->   Operation 186 'mul' 'r_V_25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.97>
ST_31 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln818_1 = zext i92 %z4_V"   --->   Operation 187 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 188 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i102, i8 128, i102 %zext_ln818_1"   --->   Operation 188 'bitconcatenate' 'eZ_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 189 [1/1] (0.00ns)   --->   "%lhs_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_s, i34 0"   --->   Operation 189 'bitconcatenate' 'lhs_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1347_3 = zext i120 %lhs_6"   --->   Operation 190 'zext' 'zext_ln1347_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i110 %eZ_2"   --->   Operation 191 'zext' 'zext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_27 = add i121 %zext_ln1347_3, i121 %zext_ln813_2"   --->   Operation 192 'add' 'ret_V_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 193 [1/1] (0.00ns)   --->   "%rhs_9 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %r_V_25, i11 0"   --->   Operation 193 'bitconcatenate' 'rhs_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1348_3 = zext i109 %rhs_9"   --->   Operation 194 'zext' 'zext_ln1348_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 195 [1/1] (6.97ns) (root node of TernaryAdder)   --->   "%ret_V_8 = sub i121 %ret_V_27, i121 %zext_ln1348_3"   --->   Operation 195 'sub' 'ret_V_8' <Predicate = true> <Delay = 6.97> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %ret_V_8, i32 34, i32 120"   --->   Operation 196 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %ret_V_8, i32 34, i32 114"   --->   Operation 197 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %ret_V_8, i32 115, i32 120"   --->   Operation 198 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 6.97>
ST_32 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1271_5 = zext i6 %tmp_9"   --->   Operation 199 'zext' 'zext_ln1271_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i87 %tmp_4"   --->   Operation 200 'zext' 'zext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 201 [5/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1273_7, i93 %zext_ln1271_5"   --->   Operation 201 'mul' 'r_V_26' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.97>
ST_33 : Operation 202 [4/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1273_7, i93 %zext_ln1271_5"   --->   Operation 202 'mul' 'r_V_26' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.97>
ST_34 : Operation 203 [3/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1273_7, i93 %zext_ln1271_5"   --->   Operation 203 'mul' 'r_V_26' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.97>
ST_35 : Operation 204 [2/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1273_7, i93 %zext_ln1271_5"   --->   Operation 204 'mul' 'r_V_26' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.97>
ST_36 : Operation 205 [1/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1273_7, i93 %zext_ln1271_5"   --->   Operation 205 'mul' 'r_V_26' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.12>
ST_37 : Operation 206 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i23.i87, i23 4194304, i87 %tmp_4"   --->   Operation 206 'bitconcatenate' 'eZ_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 207 [1/1] (0.00ns)   --->   "%lhs_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_8, i44 0"   --->   Operation 207 'bitconcatenate' 'lhs_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln1347_4 = zext i125 %lhs_8"   --->   Operation 208 'zext' 'zext_ln1347_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i110 %eZ_3"   --->   Operation 209 'zext' 'zext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_28 = add i126 %zext_ln1347_4, i126 %zext_ln813_3"   --->   Operation 210 'add' 'ret_V_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 211 [1/1] (0.00ns)   --->   "%rhs_12 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i93.i16, i93 %r_V_26, i16 0"   --->   Operation 211 'bitconcatenate' 'rhs_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1348_4 = zext i109 %rhs_12"   --->   Operation 212 'zext' 'zext_ln1348_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 213 [1/1] (7.12ns) (root node of TernaryAdder)   --->   "%ret_V_10 = sub i126 %ret_V_28, i126 %zext_ln1348_4"   --->   Operation 213 'sub' 'ret_V_10' <Predicate = true> <Delay = 7.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %ret_V_10, i32 44, i32 125"   --->   Operation 214 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %ret_V_10, i32 44, i32 119"   --->   Operation 215 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %ret_V_10, i32 120, i32 125"   --->   Operation 216 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 6.97>
ST_38 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1271_6 = zext i6 %tmp_12"   --->   Operation 217 'zext' 'zext_ln1271_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln1273_8 = zext i82 %tmp_10"   --->   Operation 218 'zext' 'zext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 219 [5/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1273_8, i88 %zext_ln1271_6"   --->   Operation 219 'mul' 'r_V_27' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.97>
ST_39 : Operation 220 [4/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1273_8, i88 %zext_ln1271_6"   --->   Operation 220 'mul' 'r_V_27' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.97>
ST_40 : Operation 221 [3/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1273_8, i88 %zext_ln1271_6"   --->   Operation 221 'mul' 'r_V_27' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.97>
ST_41 : Operation 222 [2/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1273_8, i88 %zext_ln1271_6"   --->   Operation 222 'mul' 'r_V_27' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.97>
ST_42 : Operation 223 [1/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1273_8, i88 %zext_ln1271_6"   --->   Operation 223 'mul' 'r_V_27' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.26>
ST_43 : Operation 224 [1/1] (0.00ns)   --->   "%eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i28.i82, i28 134217728, i82 %tmp_10"   --->   Operation 224 'bitconcatenate' 'eZ_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 225 [1/1] (0.00ns)   --->   "%lhs_10 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_11, i54 0"   --->   Operation 225 'bitconcatenate' 'lhs_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln1347_5 = zext i130 %lhs_10"   --->   Operation 226 'zext' 'zext_ln1347_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i110 %eZ_4"   --->   Operation 227 'zext' 'zext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = add i131 %zext_ln1347_5, i131 %zext_ln813_4"   --->   Operation 228 'add' 'ret_V_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 229 [1/1] (0.00ns)   --->   "%rhs_15 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i88.i21, i88 %r_V_27, i21 0"   --->   Operation 229 'bitconcatenate' 'rhs_15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1348_5 = zext i109 %rhs_15"   --->   Operation 230 'zext' 'zext_ln1348_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 231 [1/1] (7.26ns) (root node of TernaryAdder)   --->   "%ret_V_12 = sub i131 %ret_V_29, i131 %zext_ln1348_5"   --->   Operation 231 'sub' 'ret_V_12' <Predicate = true> <Delay = 7.26> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %ret_V_12, i32 54, i32 130"   --->   Operation 232 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %ret_V_12, i32 54, i32 124"   --->   Operation 233 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %ret_V_12, i32 125, i32 130"   --->   Operation 234 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 6.97>
ST_44 : Operation 235 [1/1] (0.00ns)   --->   "%eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i33.i77, i33 4294967296, i77 %tmp_13"   --->   Operation 235 'bitconcatenate' 'eZ_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 236 [1/1] (0.00ns)   --->   "%lhs_12 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_14, i64 0"   --->   Operation 236 'bitconcatenate' 'lhs_12' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1347_6 = zext i135 %lhs_12"   --->   Operation 237 'zext' 'zext_ln1347_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i110 %eZ_5"   --->   Operation 238 'zext' 'zext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 239 [1/1] (5.55ns)   --->   "%ret_V_30 = add i136 %zext_ln1347_6, i136 %zext_ln813_5"   --->   Operation 239 'add' 'ret_V_30' <Predicate = true> <Delay = 5.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1271_7 = zext i6 %tmp_15"   --->   Operation 240 'zext' 'zext_ln1271_7' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln1273_9 = zext i77 %tmp_13"   --->   Operation 241 'zext' 'zext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 242 [5/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1273_9, i83 %zext_ln1271_7"   --->   Operation 242 'mul' 'r_V_28' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.97>
ST_45 : Operation 243 [4/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1273_9, i83 %zext_ln1271_7"   --->   Operation 243 'mul' 'r_V_28' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.97>
ST_46 : Operation 244 [3/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1273_9, i83 %zext_ln1271_7"   --->   Operation 244 'mul' 'r_V_28' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.97>
ST_47 : Operation 245 [2/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1273_9, i83 %zext_ln1271_7"   --->   Operation 245 'mul' 'r_V_28' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.97>
ST_48 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i12 %b_exp_2"   --->   Operation 246 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 247 [5/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 247 'mul' 'Elog2_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 248 [1/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1273_9, i83 %zext_ln1271_7"   --->   Operation 248 'mul' 'r_V_28' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.97>
ST_49 : Operation 249 [4/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 249 'mul' 'Elog2_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 250 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i64 0, i64 %zext_ln541" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:533]   --->   Operation 250 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 251 [2/2] (3.25ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:533]   --->   Operation 251 'load' 'log_sum_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_49 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i4 %a_V"   --->   Operation 252 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 253 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i64 0, i64 %zext_ln541_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 253 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 254 [2/2] (3.25ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 254 'load' 'logn_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_49 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln541_6 = zext i6 %a_V_1"   --->   Operation 255 'zext' 'zext_ln541_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 256 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i64 0, i64 %zext_ln541_6" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 256 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 257 [2/2] (3.25ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 257 'load' 'logn_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_49 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln541_7 = zext i6 %a_V_2"   --->   Operation 258 'zext' 'zext_ln541_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 259 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i64 0, i64 %zext_ln541_7" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 259 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 260 [2/2] (3.25ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 260 'load' 'logn_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_49 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln541_8 = zext i6 %tmp_3"   --->   Operation 261 'zext' 'zext_ln541_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 262 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i64 0, i64 %zext_ln541_8" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 262 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 263 [2/2] (3.25ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 263 'load' 'logn_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_49 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln541_9 = zext i6 %tmp_9"   --->   Operation 264 'zext' 'zext_ln541_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 265 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i64 0, i64 %zext_ln541_9" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 265 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 266 [2/2] (3.25ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 266 'load' 'logn_V_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_49 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln541_10 = zext i6 %tmp_12"   --->   Operation 267 'zext' 'zext_ln541_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 268 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i64 0, i64 %zext_ln541_10" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 268 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 269 [2/2] (3.25ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 269 'load' 'logn_V_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_49 : Operation 270 [1/1] (0.00ns)   --->   "%rhs_18 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i83.i26, i83 %r_V_28, i26 0"   --->   Operation 270 'bitconcatenate' 'rhs_18' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln1348_6 = zext i109 %rhs_18"   --->   Operation 271 'zext' 'zext_ln1348_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 272 [1/1] (5.58ns)   --->   "%ret_V_14 = sub i136 %ret_V_30, i136 %zext_ln1348_6"   --->   Operation 272 'sub' 'ret_V_14' <Predicate = true> <Delay = 5.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln541_11 = zext i6 %tmp_15"   --->   Operation 273 'zext' 'zext_ln541_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 274 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i64 0, i64 %zext_ln541_11" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 274 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 275 [2/2] (3.25ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 275 'load' 'logn_V_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_49 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %ret_V_14, i32 64, i32 135"   --->   Operation 276 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %ret_V_14, i32 96, i32 135"   --->   Operation 277 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>

State 50 <SV = 49> <Delay = 7.28>
ST_50 : Operation 278 [3/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 278 'mul' 'Elog2_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 279 [1/2] (3.25ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:533]   --->   Operation 279 'load' 'log_sum_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_50 : Operation 280 [1/2] (3.25ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 280 'load' 'logn_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_50 : Operation 281 [1/2] (3.25ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 281 'load' 'logn_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_50 : Operation 282 [1/2] (3.25ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 282 'load' 'logn_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_50 : Operation 283 [1/2] (3.25ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 283 'load' 'logn_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_50 : Operation 284 [1/2] (3.25ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 284 'load' 'logn_V_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_50 : Operation 285 [1/2] (3.25ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 285 'load' 'logn_V_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_50 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln223_5 = zext i82 %logn_V_5" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:223->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:548]   --->   Operation 286 'zext' 'zext_ln223_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 287 [1/2] (3.25ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 287 'load' 'logn_V_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_50 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln223_6 = zext i77 %logn_V_6" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:223->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:548]   --->   Operation 288 'zext' 'zext_ln223_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 289 [1/1] (4.03ns)   --->   "%add_ln813_4 = add i83 %zext_ln223_5, i83 %zext_ln223_6"   --->   Operation 289 'add' 'add_ln813_4' <Predicate = true> <Delay = 4.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i40 %tmp_17"   --->   Operation 290 'zext' 'zext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 291 [2/2] (6.91ns)   --->   "%r_V_29 = mul i80 %zext_ln1270_2, i80 %zext_ln1270_2"   --->   Operation 291 'mul' 'r_V_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.97>
ST_51 : Operation 292 [2/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 292 'mul' 'Elog2_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i105 %logn_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:223->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:548]   --->   Operation 293 'zext' 'zext_ln223' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i102 %logn_V_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:223->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:548]   --->   Operation 294 'zext' 'zext_ln223_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i97 %logn_V_2" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:223->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:548]   --->   Operation 295 'zext' 'zext_ln223_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i92 %logn_V_3" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:223->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:548]   --->   Operation 296 'zext' 'zext_ln223_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln223_4 = zext i87 %logn_V_4" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:223->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:548]   --->   Operation 297 'zext' 'zext_ln223_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 298 [1/1] (4.80ns)   --->   "%add_ln813 = add i109 %zext_ln223, i109 %log_sum_V"   --->   Operation 298 'add' 'add_ln813' <Predicate = true> <Delay = 4.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 299 [1/1] (4.60ns)   --->   "%add_ln813_1 = add i103 %zext_ln223_1, i103 %zext_ln223_2"   --->   Operation 299 'add' 'add_ln813_1' <Predicate = true> <Delay = 4.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3 = add i93 %zext_ln223_3, i93 %zext_ln223_4"   --->   Operation 300 'add' 'add_ln813_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln813_7 = zext i83 %add_ln813_4"   --->   Operation 301 'zext' 'zext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 302 [1/1] (6.15ns) (root node of TernaryAdder)   --->   "%add_ln813_5 = add i93 %zext_ln813_7, i93 %add_ln813_3"   --->   Operation 302 'add' 'add_ln813_5' <Predicate = true> <Delay = 6.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 303 [1/2] (6.91ns)   --->   "%r_V_29 = mul i80 %zext_ln1270_2, i80 %zext_ln1270_2"   --->   Operation 303 'mul' 'r_V_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 304 [1/1] (0.00ns)   --->   "%rhs_s = partselect i79 @_ssdm_op_PartSelect.i79.i80.i32.i32, i80 %r_V_29, i32 1, i32 79"   --->   Operation 304 'partselect' 'rhs_s' <Predicate = true> <Delay = 0.00>

State 52 <SV = 51> <Delay = 6.97>
ST_52 : Operation 305 [1/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 305 'mul' 'Elog2_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln813_6 = zext i103 %add_ln813_1"   --->   Operation 306 'zext' 'zext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2 = add i109 %zext_ln813_6, i109 %add_ln813"   --->   Operation 307 'add' 'add_ln813_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln813_8 = zext i93 %add_ln813_5"   --->   Operation 308 'zext' 'zext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 309 [1/1] (6.62ns) (root node of TernaryAdder)   --->   "%log_sum_V_1 = add i109 %zext_ln813_8, i109 %add_ln813_2"   --->   Operation 309 'add' 'log_sum_V_1' <Predicate = true> <Delay = 6.62> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 310 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_16, i45 0"   --->   Operation 310 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln1348_7 = zext i117 %lhs_V"   --->   Operation 311 'zext' 'zext_ln1348_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln1348_8 = zext i79 %rhs_s"   --->   Operation 312 'zext' 'zext_ln1348_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 313 [1/1] (5.03ns)   --->   "%ret_V = sub i118 %zext_ln1348_7, i118 %zext_ln1348_8"   --->   Operation 313 'sub' 'ret_V' <Predicate = true> <Delay = 5.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i73 @_ssdm_op_PartSelect.i73.i118.i32.i32, i118 %ret_V, i32 45, i32 117"   --->   Operation 314 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 53 <SV = 52> <Delay = 6.94>
ST_53 : Operation 315 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2_V, i30 0"   --->   Operation 315 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i109 %log_sum_V_1"   --->   Operation 316 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_15 = add i120 %lhs_V_2, i120 %sext_ln1347"   --->   Operation 317 'add' 'ret_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1347_1 = sext i73 %trunc_ln1"   --->   Operation 318 'sext' 'sext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 319 [1/1] (6.94ns) (root node of TernaryAdder)   --->   "%ret_V_16 = add i120 %ret_V_15, i120 %sext_ln1347_1"   --->   Operation 319 'add' 'ret_V_16' <Predicate = true> <Delay = 6.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 320 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i120.i32.i32, i120 %ret_V_16, i32 104, i32 119"   --->   Operation 320 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 321 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_16, i32 119"   --->   Operation 321 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i59 @_ssdm_op_PartSelect.i59.i120.i32.i32, i120 %ret_V_16, i32 49, i32 107"   --->   Operation 322 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 54 <SV = 53> <Delay = 1.05>
ST_54 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i16 %m_fix_hi_V"   --->   Operation 323 'sext' 'sext_ln1271' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 324 [3/3] (1.05ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_30 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 324 'mul' 'r_V_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 55 <SV = 54> <Delay = 1.05>
ST_55 : Operation 325 [2/3] (1.05ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_30 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 325 'mul' 'r_V_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 2.10>
ST_56 : Operation 326 [1/3] (0.00ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_30 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 326 'mul' 'r_V_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 327 [1/1] (0.00ns)   --->   "%rhs_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_14, i18 131072"   --->   Operation 327 'bitconcatenate' 'rhs_19' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln1347_2 = sext i19 %rhs_19"   --->   Operation 328 'sext' 'sext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 329 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_31 = add i31 %sext_ln1347_2, i31 %r_V_30"   --->   Operation 329 'add' 'ret_V_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 56> <Delay = 5.23>
ST_57 : Operation 330 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_31 = add i31 %sext_ln1347_2, i31 %r_V_30"   --->   Operation 330 'add' 'ret_V_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 331 [1/1] (0.00ns)   --->   "%ret_V_25_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_31, i32 18, i32 30"   --->   Operation 331 'partselect' 'ret_V_25_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node ret_V_32)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_31, i32 30"   --->   Operation 332 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln1003 = trunc i31 %ret_V_31"   --->   Operation 333 'trunc' 'trunc_ln1003' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 334 [1/1] (2.43ns)   --->   "%icmp_ln1003 = icmp_eq  i18 %trunc_ln1003, i18 0"   --->   Operation 334 'icmp' 'icmp_ln1003' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 335 [1/1] (1.67ns)   --->   "%ret_V_18 = add i13 %ret_V_25_cast, i13 1"   --->   Operation 335 'add' 'ret_V_18' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node ret_V_32)   --->   "%select_ln1002 = select i1 %icmp_ln1003, i13 %ret_V_25_cast, i13 %ret_V_18"   --->   Operation 336 'select' 'select_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 337 [1/1] (0.69ns) (out node of the LUT)   --->   "%ret_V_32 = select i1 %p_Result_5, i13 %select_ln1002, i13 %ret_V_25_cast"   --->   Operation 337 'select' 'ret_V_32' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.97>
ST_58 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i13 %ret_V_32"   --->   Operation 338 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 339 [5/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 339 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.97>
ST_59 : Operation 340 [4/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 340 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.97>
ST_60 : Operation 341 [3/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 341 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.97>
ST_61 : Operation 342 [2/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 342 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.97>
ST_62 : Operation 343 [1/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 343 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln813_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V_15, i32 12, i32 70"   --->   Operation 344 'partselect' 'trunc_ln813_1' <Predicate = true> <Delay = 0.00>

State 63 <SV = 62> <Delay = 6.64>
ST_63 : Operation 345 [1/1] (3.39ns)   --->   "%m_diff_V = sub i59 %trunc_ln2, i59 %trunc_ln813_1"   --->   Operation 345 'sub' 'm_diff_V' <Predicate = true> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 346 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 346 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 347 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 347 'partselect' 'Z2_V' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 348 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 348 'partselect' 'Z3_V' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 349 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 349 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 350 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 350 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i8 %Z4_ind"   --->   Operation 351 'zext' 'zext_ln541_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 352 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_3"   --->   Operation 352 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 353 [2/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 353 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_63 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i8 %Z3_V"   --->   Operation 354 'zext' 'zext_ln541_4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 355 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_4"   --->   Operation 355 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 356 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 356 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 64 <SV = 63> <Delay = 5.92>
ST_64 : Operation 357 [1/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 357 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_64 : Operation 358 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load, i32 16, i32 25"   --->   Operation 358 'partselect' 'r' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln813_9 = zext i35 %Z4"   --->   Operation 359 'zext' 'zext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln813_10 = zext i10 %r"   --->   Operation 360 'zext' 'zext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 361 [1/1] (2.67ns)   --->   "%ret_V_33 = add i36 %zext_ln813_9, i36 %zext_ln813_10"   --->   Operation 361 'add' 'ret_V_33' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 362 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 362 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 65 <SV = 64> <Delay = 7.08>
ST_65 : Operation 363 [1/1] (0.00ns)   --->   "%ret_V_34 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 363 'bitconcatenate' 'ret_V_34' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i43 %ret_V_34"   --->   Operation 364 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i36 %ret_V_33"   --->   Operation 365 'zext' 'zext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 366 [3/3] (7.08ns)   --->   "%r_V_17 = mul i79 %zext_ln1270, i79 %zext_ln1273_3"   --->   Operation 366 'mul' 'r_V_17' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.08>
ST_66 : Operation 367 [2/3] (7.08ns)   --->   "%r_V_17 = mul i79 %zext_ln1270, i79 %zext_ln1273_3"   --->   Operation 367 'mul' 'r_V_17' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.08>
ST_67 : Operation 368 [1/3] (7.08ns)   --->   "%r_V_17 = mul i79 %zext_ln1270, i79 %zext_ln1273_3"   --->   Operation 368 'mul' 'r_V_17' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln813_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_17, i32 59, i32 78"   --->   Operation 369 'partselect' 'trunc_ln813_s' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln541_5 = zext i8 %Z2_V"   --->   Operation 370 'zext' 'zext_ln541_5' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 371 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i64 0, i64 %zext_ln541_5"   --->   Operation 371 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 372 [2/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 372 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 68 <SV = 67> <Delay = 5.67>
ST_68 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln1347_7 = zext i43 %ret_V_34"   --->   Operation 373 'zext' 'zext_ln1347_7' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln813_11 = zext i20 %trunc_ln813_s"   --->   Operation 374 'zext' 'zext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 375 [1/1] (2.71ns)   --->   "%add_ln813_7 = add i36 %ret_V_33, i36 %zext_ln813_11"   --->   Operation 375 'add' 'add_ln813_7' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln813_12 = zext i36 %add_ln813_7"   --->   Operation 376 'zext' 'zext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 377 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln813_12, i44 %zext_ln1347_7"   --->   Operation 377 'add' 'exp_Z2P_m_1_V' <Predicate = true> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 378 [1/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 378 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_68 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 379 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 69 <SV = 68> <Delay = 5.66>
ST_69 : Operation 380 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_18"   --->   Operation 380 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 381 'zext' 'zext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 382 'zext' 'zext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 383 [5/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 383 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.66>
ST_70 : Operation 384 [4/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 384 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.66>
ST_71 : Operation 385 [3/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 385 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.66>
ST_72 : Operation 386 [2/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 386 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.66>
ST_73 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i8 %m_diff_hi_V"   --->   Operation 387 'zext' 'zext_ln541_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 388 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i64 0, i64 %zext_ln541_2" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 388 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 389 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 389 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_73 : Operation 390 [1/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 390 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln813_2 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_19, i32 57, i32 92"   --->   Operation 391 'partselect' 'trunc_ln813_2' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 6.17>
ST_74 : Operation 392 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 392 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_74 : Operation 393 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_18, i2 0"   --->   Operation 393 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln1347_8 = zext i51 %lhs_V_4"   --->   Operation 394 'zext' 'zext_ln1347_8' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i36 %trunc_ln813_2"   --->   Operation 395 'zext' 'zext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 396 [1/1] (2.98ns)   --->   "%add_ln813_9 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln813_13"   --->   Operation 396 'add' 'add_ln813_9' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i44 %add_ln813_9"   --->   Operation 397 'zext' 'zext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 398 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln813_14, i52 %zext_ln1347_8"   --->   Operation 398 'add' 'exp_Z1P_m_1_l_V' <Predicate = true> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 399 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 399 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 400 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 400 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>

State 75 <SV = 74> <Delay = 5.66>
ST_75 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i50 %exp_Z1_hi_V"   --->   Operation 401 'zext' 'zext_ln1271_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 402 'zext' 'zext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 403 [5/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3"   --->   Operation 403 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.66>
ST_76 : Operation 404 [4/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3"   --->   Operation 404 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.66>
ST_77 : Operation 405 [3/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3"   --->   Operation 405 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.66>
ST_78 : Operation 406 [2/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3"   --->   Operation 406 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.66>
ST_79 : Operation 407 [1/1] (3.36ns)   --->   "%ret_V_35 = add i58 %exp_Z1_V, i58 16"   --->   Operation 407 'add' 'ret_V_35' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 408 [1/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3"   --->   Operation 408 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i58 %ret_V_35"   --->   Operation 409 'trunc' 'trunc_ln1347' <Predicate = true> <Delay = 0.00>

State 80 <SV = 79> <Delay = 4.75>
ST_80 : Operation 410 [1/1] (0.00ns)   --->   "%lhs_V_7 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_35, i49 0"   --->   Operation 410 'bitconcatenate' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln1347_9 = zext i100 %r_V"   --->   Operation 411 'zext' 'zext_ln1347_9' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln1347_10 = zext i100 %r_V"   --->   Operation 412 'zext' 'zext_ln1347_10' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1347, i49 0"   --->   Operation 413 'bitconcatenate' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 414 [1/1] (4.75ns)   --->   "%ret_V_23 = add i107 %lhs_V_7, i107 %zext_ln1347_9"   --->   Operation 414 'add' 'ret_V_23' <Predicate = true> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 415 [1/1] (4.69ns)   --->   "%add_ln1347_1 = add i105 %trunc_ln3, i105 %zext_ln1347_10"   --->   Operation 415 'add' 'add_ln1347_1' <Predicate = true> <Delay = 4.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 416 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_23, i32 106"   --->   Operation 416 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>

State 81 <SV = 80> <Delay = 6.98>
ST_81 : Operation 417 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 417 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node x_is_NaN)   --->   "%xor_ln1023 = xor i1 %icmp_ln1019, i1 1"   --->   Operation 418 'xor' 'xor_ln1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 419 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_NaN = and i1 %icmp_ln1019_1, i1 %xor_ln1023" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 419 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407 = or i1 %x_is_p1, i1 %x_is_NaN" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 420 'or' 'or_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407 = select i1 %x_is_p1, i64 1, i64 nan" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 421 'select' 'select_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407_1 = or i1 %x_is_1, i1 %x_is_NaN" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 422 'or' 'or_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 423 'select' 'select_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 424 [1/1] (0.97ns)   --->   "%or_ln407_2 = or i1 %x_is_1, i1 %icmp_ln1019_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 424 'or' 'or_ln407_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407_2 = select i1 %or_ln407_1, i64 %select_ln407_1, i64 inf" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 425 'select' 'select_ln407_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 426 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln407_3 = select i1 %or_ln407_2, i64 %select_ln407_2, i64 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 426 'select' 'select_ln407_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 427 [1/1] (1.67ns)   --->   "%r_exp_V = add i13 %ret_V_32, i13 8191" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:653]   --->   Operation 427 'add' 'r_exp_V' <Predicate = (!p_Result_8)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 428 [1/1] (0.69ns)   --->   "%r_exp_V_2 = select i1 %p_Result_8, i13 %ret_V_32, i13 %r_exp_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:651]   --->   Operation 428 'select' 'r_exp_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 429 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 430 [1/1] (1.13ns)   --->   "%icmp_ln1035 = icmp_sgt  i3 %tmp_21, i3 0"   --->   Operation 430 'icmp' 'icmp_ln1035' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_16, i32 119"   --->   Operation 431 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%select_ln658 = select i1 %tmp_22, i64 0, i64 inf" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:658]   --->   Operation 432 'select' 'select_ln658' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 433 [1/1] (2.09ns)   --->   "%icmp_ln1039 = icmp_slt  i13 %r_exp_V_2, i13 7170"   --->   Operation 433 'icmp' 'icmp_ln1039' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %ret_V_23, i32 54, i32 105"   --->   Operation 434 'partselect' 'tmp' <Predicate = (p_Result_8)> <Delay = 0.00>
ST_81 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1347_1, i32 53, i32 104"   --->   Operation 435 'partselect' 'tmp_1' <Predicate = (!p_Result_8)> <Delay = 0.00>
ST_81 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_24 = select i1 %p_Result_8, i52 %tmp, i52 %tmp_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:651]   --->   Operation 436 'select' 'tmp_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i13 %r_exp_V_2"   --->   Operation 437 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 438 [1/1] (1.63ns)   --->   "%out_exp_V = add i11 %trunc_ln186, i11 1023"   --->   Operation 438 'add' 'out_exp_V' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%p_Result_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp_V, i52 %tmp_24"   --->   Operation 439 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%bitcast_ln526 = bitcast i64 %p_Result_15" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:526]   --->   Operation 440 'bitcast' 'bitcast_ln526' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%and_ln657 = and i1 %and_ln407_1, i1 %icmp_ln1035" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 441 'and' 'and_ln657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 442 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln657 = select i1 %and_ln657, i64 %select_ln658, i64 %bitcast_ln526" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 442 'select' 'select_ln657' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%or_ln407_3 = or i1 %or_ln407_2, i1 %icmp_ln407_2" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 443 'or' 'or_ln407_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%select_ln407_4 = select i1 %or_ln407_3, i64 %select_ln407_3, i64 %select_ln657" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 444 'select' 'select_ln407_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln1039_1)   --->   "%xor_ln657 = xor i1 %icmp_ln1035, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 445 'xor' 'xor_ln657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln1039_1)   --->   "%and_ln1039 = and i1 %icmp_ln1039, i1 %xor_ln657"   --->   Operation 446 'and' 'and_ln1039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 447 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1039_1 = and i1 %and_ln1039, i1 %and_ln407_1"   --->   Operation 447 'and' 'and_ln1039_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 448 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln1039 = select i1 %and_ln1039_1, i64 0, i64 %select_ln407_4"   --->   Operation 448 'select' 'select_ln1039' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 449 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %select_ln1039" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:690]   --->   Operation 449 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base_read                                                                  (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                                                                     (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bs_exp_V                                                                   (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bs_sig_V                                                                   (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln515                                                                 (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_exp                                                                      (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln369                                                                 (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1019                                                                (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_is_1                                                                     (and           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_2                                                                      (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln970                                                                  (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_p1                                                                    (and           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln1019_1                                                              (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_Result_s                                                                 (bitselect     ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_12                                                                (trunc         ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000]
index0_V                                                                   (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_exp_1                                                                    (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_exp_2                                                                    (select        ) [ 0111111111111111111111111111111111111111111111111000000000000000000000000000000000]
zext_ln541                                                                 (zext          ) [ 0111111111111111111111111111111111111111111111111100000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr      (getelementptr ) [ 0110000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln369                                                                  (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln407                                                                 (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln407_1                                                               (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln407                                                                  (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln407_1                                                                (and           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln407_2                                                               (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
b_frac_tilde_inverse_V                                                     (load          ) [ 0101000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_13                                                                (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_21                                                                     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488                                                                (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_frac_V_1                                                                 (select        ) [ 0100111100000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln838                                                                 (zext          ) [ 0100111100000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln838                                                                  (mul           ) [ 0100000011111100000000000000000000000000000000000000000000000000000000000000000000]
a_V                                                                        (partselect    ) [ 0100000011111111111111111111111111111111111111111100000000000000000000000000000000]
trunc_ln813                                                                (trunc         ) [ 0100000011111100000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                                                                      (bitselect     ) [ 0100000011111100000000000000000000000000000000000000000000000000000000000000000000]
z1_V                                                                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1271                                                                (zext          ) [ 0100000001111000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1273                                                                (zext          ) [ 0100000001111000000000000000000000000000000000000000000000000000000000000000000000]
r_V_22                                                                     (mul           ) [ 0100000000000100000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_cast                                                           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_1                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1488                                                              (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs                                                                        (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347                                                                (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_24                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348                                                                (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_2                                                                    (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
z2_V                                                                       (partselect    ) [ 0100000000000011111100000000000000000000000000000000000000000000000000000000000000]
a_V_1                                                                      (partselect    ) [ 0100000000000011111111111111111111111111111111111100000000000000000000000000000000]
tmp_6                                                                      (partselect    ) [ 0100000000000011111100000000000000000000000000000000000000000000000000000000000000]
zext_ln1271_1                                                              (zext          ) [ 0100000000000001111000000000000000000000000000000000000000000000000000000000000000]
zext_ln1273_1                                                              (zext          ) [ 0100000000000001111000000000000000000000000000000000000000000000000000000000000000]
r_V_23                                                                     (mul           ) [ 0100000000000000000100000000000000000000000000000000000000000000000000000000000000]
zext_ln818                                                                 (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eZ                                                                         (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_2                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_1                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813                                                                 (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_25                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_3                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_1                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_4                                                                    (sub           ) [ 0100000000000000000011111100000000000000000000000000000000000000000000000000000000]
a_V_2                                                                      (partselect    ) [ 0100000000000000000011111111111111111111111111111100000000000000000000000000000000]
trunc_ln813_3                                                              (trunc         ) [ 0100000000000000000011111100000000000000000000000000000000000000000000000000000000]
z3_V                                                                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1271_2                                                              (zext          ) [ 0100000000000000000001111000000000000000000000000000000000000000000000000000000000]
zext_ln1273_2                                                              (zext          ) [ 0100000000000000000001111000000000000000000000000000000000000000000000000000000000]
r_V_24                                                                     (mul           ) [ 0100000000000000000000000100000000000000000000000000000000000000000000000000000000]
eZ_1                                                                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_4                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_2                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_1                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_26                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_6                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_2                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_6                                                                    (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
z4_V                                                                       (partselect    ) [ 0100000000000000000000000011111100000000000000000000000000000000000000000000000000]
tmp_s                                                                      (partselect    ) [ 0100000000000000000000000011111100000000000000000000000000000000000000000000000000]
tmp_3                                                                      (partselect    ) [ 0100000000000000000000000011111111111111111111111100000000000000000000000000000000]
zext_ln1271_4                                                              (zext          ) [ 0100000000000000000000000001111000000000000000000000000000000000000000000000000000]
zext_ln1273_6                                                              (zext          ) [ 0100000000000000000000000001111000000000000000000000000000000000000000000000000000]
r_V_25                                                                     (mul           ) [ 0100000000000000000000000000000100000000000000000000000000000000000000000000000000]
zext_ln818_1                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eZ_2                                                                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_6                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_3                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_2                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_27                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_9                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_3                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_8                                                                    (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                                                                      (partselect    ) [ 0100000000000000000000000000000011111100000000000000000000000000000000000000000000]
tmp_8                                                                      (partselect    ) [ 0100000000000000000000000000000011111100000000000000000000000000000000000000000000]
tmp_9                                                                      (partselect    ) [ 0100000000000000000000000000000011111111111111111100000000000000000000000000000000]
zext_ln1271_5                                                              (zext          ) [ 0100000000000000000000000000000001111000000000000000000000000000000000000000000000]
zext_ln1273_7                                                              (zext          ) [ 0100000000000000000000000000000001111000000000000000000000000000000000000000000000]
r_V_26                                                                     (mul           ) [ 0100000000000000000000000000000000000100000000000000000000000000000000000000000000]
eZ_3                                                                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_8                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_4                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_3                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_28                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_12                                                                     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_4                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_10                                                                   (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                                                                     (partselect    ) [ 0100000000000000000000000000000000000011111100000000000000000000000000000000000000]
tmp_11                                                                     (partselect    ) [ 0100000000000000000000000000000000000011111100000000000000000000000000000000000000]
tmp_12                                                                     (partselect    ) [ 0100000000000000000000000000000000000011111111111100000000000000000000000000000000]
zext_ln1271_6                                                              (zext          ) [ 0100000000000000000000000000000000000001111000000000000000000000000000000000000000]
zext_ln1273_8                                                              (zext          ) [ 0100000000000000000000000000000000000001111000000000000000000000000000000000000000]
r_V_27                                                                     (mul           ) [ 0100000000000000000000000000000000000000000100000000000000000000000000000000000000]
eZ_4                                                                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_10                                                                     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_5                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_4                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_29                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_15                                                                     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_5                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_12                                                                   (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13                                                                     (partselect    ) [ 0100000000000000000000000000000000000000000010000000000000000000000000000000000000]
tmp_14                                                                     (partselect    ) [ 0100000000000000000000000000000000000000000010000000000000000000000000000000000000]
tmp_15                                                                     (partselect    ) [ 0100000000000000000000000000000000000000000011111100000000000000000000000000000000]
eZ_5                                                                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_12                                                                     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_6                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_5                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_30                                                                   (add           ) [ 0100000000000000000000000000000000000000000001111100000000000000000000000000000000]
zext_ln1271_7                                                              (zext          ) [ 0100000000000000000000000000000000000000000001111000000000000000000000000000000000]
zext_ln1273_9                                                              (zext          ) [ 0100000000000000000000000000000000000000000001111000000000000000000000000000000000]
sext_ln813                                                                 (sext          ) [ 0100000000000000000000000000000000000000000000000111100000000000000000000000000000]
r_V_28                                                                     (mul           ) [ 0100000000000000000000000000000000000000000000000100000000000000000000000000000000]
pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr                 (getelementptr ) [ 0100000000000000000000000000000000000000000000000010000000000000000000000000000000]
zext_ln541_1                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr  (getelementptr ) [ 0100000000000000000000000000000000000000000000000010000000000000000000000000000000]
zext_ln541_6                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr  (getelementptr ) [ 0100000000000000000000000000000000000000000000000010000000000000000000000000000000]
zext_ln541_7                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr (getelementptr ) [ 0100000000000000000000000000000000000000000000000010000000000000000000000000000000]
zext_ln541_8                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr (getelementptr ) [ 0100000000000000000000000000000000000000000000000010000000000000000000000000000000]
zext_ln541_9                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr (getelementptr ) [ 0100000000000000000000000000000000000000000000000010000000000000000000000000000000]
zext_ln541_10                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr (getelementptr ) [ 0100000000000000000000000000000000000000000000000010000000000000000000000000000000]
rhs_18                                                                     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_6                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_14                                                                   (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln541_11                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr (getelementptr ) [ 0100000000000000000000000000000000000000000000000010000000000000000000000000000000]
tmp_16                                                                     (partselect    ) [ 0100000000000000000000000000000000000000000000000011100000000000000000000000000000]
tmp_17                                                                     (partselect    ) [ 0100000000000000000000000000000000000000000000000010000000000000000000000000000000]
log_sum_V                                                                  (load          ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000]
logn_V                                                                     (load          ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000]
logn_V_1                                                                   (load          ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000]
logn_V_2                                                                   (load          ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000]
logn_V_3                                                                   (load          ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000]
logn_V_4                                                                   (load          ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000]
logn_V_5                                                                   (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_5                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
logn_V_6                                                                   (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_6                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813_4                                                                (add           ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000]
zext_ln1270_2                                                              (zext          ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000]
zext_ln223                                                                 (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_1                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_2                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_3                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_4                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813                                                                  (add           ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000]
add_ln813_1                                                                (add           ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000]
add_ln813_3                                                                (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_7                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813_5                                                                (add           ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000]
r_V_29                                                                     (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_s                                                                      (partselect    ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000]
Elog2_V                                                                    (mul           ) [ 0100000000000000000000000000000000000000000000000000010000000000000000000000000000]
zext_ln813_6                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813_2                                                                (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_8                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
log_sum_V_1                                                                (add           ) [ 0100000000000000000000000000000000000000000000000000010000000000000000000000000000]
lhs_V                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_7                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_8                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                                                                      (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1                                                                  (partselect    ) [ 0100000000000000000000000000000000000000000000000000010000000000000000000000000000]
lhs_V_2                                                                    (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1347                                                                (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_15                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1347_1                                                              (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_16                                                                   (add           ) [ 0100000000000000000000000000000000000000000000000000001111111111111111111111111111]
m_fix_hi_V                                                                 (partselect    ) [ 0100000000000000000000000000000000000000000000000000001000000000000000000000000000]
p_Result_14                                                                (bitselect     ) [ 0100000000000000000000000000000000000000000000000000001110000000000000000000000000]
trunc_ln2                                                                  (partselect    ) [ 0100000000000000000000000000000000000000000000000000001111111111000000000000000000]
sext_ln1271                                                                (sext          ) [ 0100000000000000000000000000000000000000000000000000000110000000000000000000000000]
r_V_30                                                                     (mul           ) [ 0100000000000000000000000000000000000000000000000000000001000000000000000000000000]
rhs_19                                                                     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1347_2                                                              (sext          ) [ 0100000000000000000000000000000000000000000000000000000001000000000000000000000000]
ret_V_31                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_25_cast                                                              (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_5                                                                 (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1003                                                               (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1003                                                                (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_18                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1002                                                              (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_32                                                                   (select        ) [ 0100000000000000000000000000000000000000000000000000000000111111111111111111111111]
sext_ln1270                                                                (sext          ) [ 0100000000000000000000000000000000000000000000000000000000011110000000000000000000]
r_V_15                                                                     (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln813_1                                                              (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000001000000000000000000]
m_diff_V                                                                   (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_diff_hi_V                                                                (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000111111111100000000]
Z2_V                                                                       (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000111111111110000000]
Z3_V                                                                       (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000110000000000000000]
Z4                                                                         (trunc         ) [ 0100000000000000000000000000000000000000000000000000000000000000100000000000000000]
Z4_ind                                                                     (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln541_3                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr           (getelementptr ) [ 0100000000000000000000000000000000000000000000000000000000000000100000000000000000]
zext_ln541_4                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1         (getelementptr ) [ 0100000000000000000000000000000000000000000000000000000000000000100000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load           (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r                                                                          (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_9                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_10                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_33                                                                   (add           ) [ 0100000000000000000000000000000000000000000000000000000000000000011110000000000000]
f_Z3                                                                       (load          ) [ 0100000000000000000000000000000000000000000000000000000000000000010000000000000000]
ret_V_34                                                                   (bitconcatenate) [ 0100000000000000000000000000000000000000000000000000000000000000001110000000000000]
zext_ln1270                                                                (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000001100000000000000]
zext_ln1273_3                                                              (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000001100000000000000]
r_V_17                                                                     (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln813_s                                                              (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000010000000000000]
zext_ln541_5                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr           (getelementptr ) [ 0100000000000000000000000000000000000000000000000000000000000000000010000000000000]
zext_ln1347_7                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_11                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813_7                                                                (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_12                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z2P_m_1_V                                                              (add           ) [ 0100000000000000000000000000000000000000000000000000000000000000000001111110000000]
f_Z2_V                                                                     (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18                                                                     (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000001111110000000]
exp_Z2_m_1_V                                                               (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1270_1                                                              (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000111100000000]
zext_ln1273_4                                                              (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000111100000000]
zext_ln541_2                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr         (getelementptr ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000010000000]
r_V_19                                                                     (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln813_2                                                              (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000010000000]
exp_Z1_V                                                                   (load          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000001111100]
lhs_V_4                                                                    (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_8                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_13                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813_9                                                                (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_14                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z1P_m_1_l_V                                                            (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z1P_m_1_V                                                              (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000001000000]
exp_Z1_hi_V                                                                (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000001000000]
zext_ln1271_3                                                              (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000111100]
zext_ln1273_5                                                              (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000111100]
ret_V_35                                                                   (add           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000010]
r_V                                                                        (mul           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000010]
trunc_ln1347                                                               (trunc         ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000010]
lhs_V_7                                                                    (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_9                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_10                                                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3                                                                  (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_23                                                                   (add           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000001]
add_ln1347_1                                                               (add           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000001]
p_Result_8                                                                 (bitselect     ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000001]
specpipeline_ln0                                                           (specpipeline  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln1023                                                                 (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_NaN                                                                   (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln407                                                                   (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407                                                               (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln407_1                                                                 (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407_1                                                             (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln407_2                                                                 (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407_2                                                             (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407_3                                                             (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_exp_V                                                                    (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_exp_V_2                                                                  (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21                                                                     (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1035                                                                (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22                                                                     (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln658                                                               (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1039                                                                (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                                                        (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                                                                      (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24                                                                     (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln186                                                                (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_exp_V                                                                  (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_15                                                                (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln526                                                              (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln657                                                                  (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln657                                                               (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln407_3                                                                 (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407_4                                                             (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln657                                                                  (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln1039                                                                 (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln1039_1                                                               (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1039                                                              (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln690                                                                  (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i5.i54.i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i76.i5.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i50.i25"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i67.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i5.i76"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i67.i14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i80.i79.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i82.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i83.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i13.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i101.i76.i25"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i95.i89.i6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i92.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i86.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i8.i102"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i86.i34"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i98.i11"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i87.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i81.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i23.i87"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i125.i81.i44"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i93.i16"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i82.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i76.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i28.i82"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i130.i76.i54"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i88.i21"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i77.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i33.i77"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i135.i71.i64"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i83.i26"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i72.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i79.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i117.i72.i45"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i118.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i90.i30"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i120.i32"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i105.i56.i49"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i107.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i105.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="388" class="1004" name="base_read_read_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="0" index="1" bw="64" slack="0"/>
<pin id="391" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_read/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="6" slack="0"/>
<pin id="398" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="0"/>
<pin id="403" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse_V/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="109" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="48"/>
<pin id="411" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr/49 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="0" index="1" bw="109" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="3" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum_V/49 "/>
</bind>
</comp>

<comp id="420" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="105" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="4" slack="0"/>
<pin id="424" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr/49 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_access_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="0" index="1" bw="105" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="3" bw="105" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V/49 "/>
</bind>
</comp>

<comp id="433" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr_gep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="102" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="6" slack="0"/>
<pin id="437" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr/49 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_access_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="0"/>
<pin id="442" dir="0" index="1" bw="102" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="3" bw="102" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_1/49 "/>
</bind>
</comp>

<comp id="446" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="97" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="6" slack="0"/>
<pin id="450" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr/49 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_access_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="0"/>
<pin id="455" dir="0" index="1" bw="97" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="3" bw="97" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_2/49 "/>
</bind>
</comp>

<comp id="459" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr_gep_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="92" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="6" slack="0"/>
<pin id="463" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr/49 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_access_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="0" index="1" bw="92" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="3" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_3/49 "/>
</bind>
</comp>

<comp id="472" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="87" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="6" slack="0"/>
<pin id="476" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr/49 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_access_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="0" index="1" bw="87" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="3" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_4/49 "/>
</bind>
</comp>

<comp id="485" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr_gep_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="82" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="6" slack="0"/>
<pin id="489" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr/49 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_access_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="82" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="3" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_5/49 "/>
</bind>
</comp>

<comp id="498" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr_gep_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="77" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="6" slack="0"/>
<pin id="502" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr/49 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_access_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="0"/>
<pin id="507" dir="0" index="1" bw="77" slack="2147483647"/>
<pin id="508" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="3" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_6/49 "/>
</bind>
</comp>

<comp id="511" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_gep_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="26" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="8" slack="0"/>
<pin id="515" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr/63 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_access_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="0" slack="0"/>
<pin id="523" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="524" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="525" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="3" bw="26" slack="1"/>
<pin id="526" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load/63 f_Z3/63 "/>
</bind>
</comp>

<comp id="528" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1_gep_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="26" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="8" slack="0"/>
<pin id="532" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1/63 "/>
</bind>
</comp>

<comp id="536" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr_gep_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="42" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="8" slack="0"/>
<pin id="540" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr/67 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_access_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="546" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="547" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2_V/67 "/>
</bind>
</comp>

<comp id="549" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr_gep_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="58" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="0" index="2" bw="8" slack="0"/>
<pin id="553" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr/73 "/>
</bind>
</comp>

<comp id="556" class="1004" name="grp_access_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="559" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/73 "/>
</bind>
</comp>

<comp id="562" class="1004" name="data_V_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="bs_exp_V_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="11" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="0"/>
<pin id="569" dir="0" index="2" bw="7" slack="0"/>
<pin id="570" dir="0" index="3" bw="7" slack="0"/>
<pin id="571" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bs_exp_V/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="bs_sig_V_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bs_sig_V/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln515_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="11" slack="0"/>
<pin id="582" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="b_exp_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="11" slack="0"/>
<pin id="586" dir="0" index="1" bw="11" slack="0"/>
<pin id="587" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="icmp_ln369_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="12" slack="0"/>
<pin id="592" dir="0" index="1" bw="12" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln1019_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="52" slack="0"/>
<pin id="598" dir="0" index="1" bw="52" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="x_is_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_1/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="64" slack="0"/>
<pin id="611" dir="0" index="2" bw="7" slack="0"/>
<pin id="612" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="xor_ln970_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln970/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="x_is_p1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="80"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_p1/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="icmp_ln1019_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="11" slack="0"/>
<pin id="630" dir="0" index="1" bw="11" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="80"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_1/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="p_Result_s_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="64" slack="0"/>
<pin id="637" dir="0" index="2" bw="7" slack="0"/>
<pin id="638" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="p_Result_12_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="0"/>
<pin id="644" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="index0_V_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="0"/>
<pin id="648" dir="0" index="1" bw="64" slack="0"/>
<pin id="649" dir="0" index="2" bw="7" slack="0"/>
<pin id="650" dir="0" index="3" bw="7" slack="0"/>
<pin id="651" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0_V/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="b_exp_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="11" slack="0"/>
<pin id="658" dir="0" index="1" bw="11" slack="0"/>
<pin id="659" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_1/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="b_exp_2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="12" slack="0"/>
<pin id="665" dir="0" index="2" bw="12" slack="0"/>
<pin id="666" dir="1" index="3" bw="12" slack="47"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_exp_2/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln541_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="6" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/1 "/>
</bind>
</comp>

<comp id="675" class="1004" name="xor_ln369_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln369/1 "/>
</bind>
</comp>

<comp id="681" class="1004" name="icmp_ln407_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="11" slack="0"/>
<pin id="683" dir="0" index="1" bw="11" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407/1 "/>
</bind>
</comp>

<comp id="687" class="1004" name="icmp_ln407_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="11" slack="0"/>
<pin id="689" dir="0" index="1" bw="11" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407_1/1 "/>
</bind>
</comp>

<comp id="693" class="1004" name="and_ln407_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln407/1 "/>
</bind>
</comp>

<comp id="699" class="1004" name="and_ln407_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="80"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln407_1/1 "/>
</bind>
</comp>

<comp id="705" class="1004" name="icmp_ln407_2_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="11" slack="0"/>
<pin id="707" dir="0" index="1" bw="11" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="80"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407_2/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="p_Result_13_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="54" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="0" index="2" bw="52" slack="2"/>
<pin id="715" dir="0" index="3" bw="1" slack="0"/>
<pin id="716" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="r_V_21_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="53" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="0" index="2" bw="52" slack="2"/>
<pin id="724" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_21/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln1488_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="53" slack="0"/>
<pin id="729" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="b_frac_V_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="2"/>
<pin id="733" dir="0" index="1" bw="54" slack="0"/>
<pin id="734" dir="0" index="2" bw="54" slack="0"/>
<pin id="735" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_frac_V_1/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln838_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="6" slack="1"/>
<pin id="740" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln838/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="grp_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="54" slack="0"/>
<pin id="743" dir="0" index="1" bw="6" slack="0"/>
<pin id="744" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln838/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="a_V_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="4" slack="0"/>
<pin id="749" dir="0" index="1" bw="54" slack="0"/>
<pin id="750" dir="0" index="2" bw="7" slack="0"/>
<pin id="751" dir="0" index="3" bw="7" slack="0"/>
<pin id="752" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V/7 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln813_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="54" slack="0"/>
<pin id="759" dir="1" index="1" bw="50" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln813/7 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_7_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="54" slack="0"/>
<pin id="764" dir="0" index="2" bw="7" slack="0"/>
<pin id="765" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="769" class="1004" name="z1_V_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="71" slack="0"/>
<pin id="771" dir="0" index="1" bw="54" slack="1"/>
<pin id="772" dir="0" index="2" bw="1" slack="0"/>
<pin id="773" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z1_V/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln1271_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="4" slack="1"/>
<pin id="778" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/8 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln1273_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="71" slack="0"/>
<pin id="781" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/8 "/>
</bind>
</comp>

<comp id="783" class="1004" name="grp_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="71" slack="0"/>
<pin id="785" dir="0" index="1" bw="4" slack="0"/>
<pin id="786" dir="1" index="2" bw="75" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/8 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln1488_cast_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="75" slack="0"/>
<pin id="791" dir="0" index="1" bw="5" slack="0"/>
<pin id="792" dir="0" index="2" bw="54" slack="6"/>
<pin id="793" dir="0" index="3" bw="1" slack="0"/>
<pin id="794" dir="1" index="4" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln1488_cast/13 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_5_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="76" slack="0"/>
<pin id="800" dir="0" index="1" bw="5" slack="0"/>
<pin id="801" dir="0" index="2" bw="54" slack="6"/>
<pin id="802" dir="0" index="3" bw="1" slack="0"/>
<pin id="803" dir="1" index="4" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/13 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln1488_1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="75" slack="0"/>
<pin id="809" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/13 "/>
</bind>
</comp>

<comp id="811" class="1004" name="select_ln1488_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="6"/>
<pin id="813" dir="0" index="1" bw="76" slack="0"/>
<pin id="814" dir="0" index="2" bw="76" slack="0"/>
<pin id="815" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1488/13 "/>
</bind>
</comp>

<comp id="818" class="1004" name="lhs_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="75" slack="0"/>
<pin id="820" dir="0" index="1" bw="50" slack="6"/>
<pin id="821" dir="0" index="2" bw="1" slack="0"/>
<pin id="822" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs/13 "/>
</bind>
</comp>

<comp id="825" class="1004" name="zext_ln1347_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="75" slack="0"/>
<pin id="827" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/13 "/>
</bind>
</comp>

<comp id="829" class="1004" name="ret_V_24_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="75" slack="0"/>
<pin id="831" dir="0" index="1" bw="76" slack="0"/>
<pin id="832" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_24/13 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln1348_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="75" slack="1"/>
<pin id="837" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348/13 "/>
</bind>
</comp>

<comp id="838" class="1004" name="ret_V_2_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="76" slack="0"/>
<pin id="840" dir="0" index="1" bw="75" slack="0"/>
<pin id="841" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/13 "/>
</bind>
</comp>

<comp id="844" class="1004" name="z2_V_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="73" slack="0"/>
<pin id="846" dir="0" index="1" bw="76" slack="0"/>
<pin id="847" dir="0" index="2" bw="3" slack="0"/>
<pin id="848" dir="0" index="3" bw="8" slack="0"/>
<pin id="849" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z2_V/13 "/>
</bind>
</comp>

<comp id="854" class="1004" name="a_V_1_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="6" slack="0"/>
<pin id="856" dir="0" index="1" bw="76" slack="0"/>
<pin id="857" dir="0" index="2" bw="8" slack="0"/>
<pin id="858" dir="0" index="3" bw="8" slack="0"/>
<pin id="859" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V_1/13 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_6_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="67" slack="0"/>
<pin id="866" dir="0" index="1" bw="76" slack="0"/>
<pin id="867" dir="0" index="2" bw="3" slack="0"/>
<pin id="868" dir="0" index="3" bw="8" slack="0"/>
<pin id="869" dir="1" index="4" bw="67" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln1271_1_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="6" slack="1"/>
<pin id="876" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/14 "/>
</bind>
</comp>

<comp id="877" class="1004" name="zext_ln1273_1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="73" slack="1"/>
<pin id="879" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_1/14 "/>
</bind>
</comp>

<comp id="880" class="1004" name="grp_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="73" slack="0"/>
<pin id="882" dir="0" index="1" bw="6" slack="0"/>
<pin id="883" dir="1" index="2" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/14 "/>
</bind>
</comp>

<comp id="886" class="1004" name="zext_ln818_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="73" slack="6"/>
<pin id="888" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/19 "/>
</bind>
</comp>

<comp id="889" class="1004" name="eZ_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="81" slack="0"/>
<pin id="891" dir="0" index="1" bw="5" slack="0"/>
<pin id="892" dir="0" index="2" bw="73" slack="0"/>
<pin id="893" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ/19 "/>
</bind>
</comp>

<comp id="897" class="1004" name="lhs_2_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="81" slack="0"/>
<pin id="899" dir="0" index="1" bw="67" slack="6"/>
<pin id="900" dir="0" index="2" bw="1" slack="0"/>
<pin id="901" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_2/19 "/>
</bind>
</comp>

<comp id="904" class="1004" name="zext_ln1347_1_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="81" slack="0"/>
<pin id="906" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_1/19 "/>
</bind>
</comp>

<comp id="908" class="1004" name="zext_ln813_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="81" slack="0"/>
<pin id="910" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/19 "/>
</bind>
</comp>

<comp id="912" class="1004" name="ret_V_25_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="81" slack="0"/>
<pin id="914" dir="0" index="1" bw="81" slack="0"/>
<pin id="915" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/19 "/>
</bind>
</comp>

<comp id="918" class="1004" name="rhs_3_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="80" slack="0"/>
<pin id="920" dir="0" index="1" bw="79" slack="1"/>
<pin id="921" dir="0" index="2" bw="1" slack="0"/>
<pin id="922" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_3/19 "/>
</bind>
</comp>

<comp id="925" class="1004" name="zext_ln1348_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="80" slack="0"/>
<pin id="927" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_1/19 "/>
</bind>
</comp>

<comp id="929" class="1004" name="ret_V_4_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="82" slack="0"/>
<pin id="931" dir="0" index="1" bw="80" slack="0"/>
<pin id="932" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/19 "/>
</bind>
</comp>

<comp id="935" class="1004" name="a_V_2_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="6" slack="0"/>
<pin id="937" dir="0" index="1" bw="82" slack="0"/>
<pin id="938" dir="0" index="2" bw="8" slack="0"/>
<pin id="939" dir="0" index="3" bw="8" slack="0"/>
<pin id="940" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V_2/19 "/>
</bind>
</comp>

<comp id="945" class="1004" name="trunc_ln813_3_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="82" slack="0"/>
<pin id="947" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln813_3/19 "/>
</bind>
</comp>

<comp id="949" class="1004" name="z3_V_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="83" slack="0"/>
<pin id="951" dir="0" index="1" bw="82" slack="1"/>
<pin id="952" dir="0" index="2" bw="1" slack="0"/>
<pin id="953" dir="1" index="3" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z3_V/20 "/>
</bind>
</comp>

<comp id="956" class="1004" name="zext_ln1271_2_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="6" slack="1"/>
<pin id="958" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_2/20 "/>
</bind>
</comp>

<comp id="959" class="1004" name="zext_ln1273_2_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="83" slack="0"/>
<pin id="961" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_2/20 "/>
</bind>
</comp>

<comp id="963" class="1004" name="grp_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="83" slack="0"/>
<pin id="965" dir="0" index="1" bw="6" slack="0"/>
<pin id="966" dir="1" index="2" bw="89" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/20 "/>
</bind>
</comp>

<comp id="969" class="1004" name="eZ_1_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="96" slack="0"/>
<pin id="971" dir="0" index="1" bw="13" slack="0"/>
<pin id="972" dir="0" index="2" bw="82" slack="6"/>
<pin id="973" dir="0" index="3" bw="1" slack="0"/>
<pin id="974" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_1/25 "/>
</bind>
</comp>

<comp id="978" class="1004" name="lhs_4_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="101" slack="0"/>
<pin id="980" dir="0" index="1" bw="76" slack="6"/>
<pin id="981" dir="0" index="2" bw="1" slack="0"/>
<pin id="982" dir="1" index="3" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_4/25 "/>
</bind>
</comp>

<comp id="985" class="1004" name="zext_ln1347_2_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="101" slack="0"/>
<pin id="987" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_2/25 "/>
</bind>
</comp>

<comp id="989" class="1004" name="zext_ln813_1_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="96" slack="0"/>
<pin id="991" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_1/25 "/>
</bind>
</comp>

<comp id="993" class="1004" name="ret_V_26_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="101" slack="0"/>
<pin id="995" dir="0" index="1" bw="96" slack="0"/>
<pin id="996" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_26/25 "/>
</bind>
</comp>

<comp id="999" class="1004" name="rhs_6_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="95" slack="0"/>
<pin id="1001" dir="0" index="1" bw="89" slack="1"/>
<pin id="1002" dir="0" index="2" bw="1" slack="0"/>
<pin id="1003" dir="1" index="3" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_6/25 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="zext_ln1348_2_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="95" slack="0"/>
<pin id="1008" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_2/25 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="ret_V_6_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="102" slack="0"/>
<pin id="1012" dir="0" index="1" bw="95" slack="0"/>
<pin id="1013" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_6/25 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="z4_V_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="92" slack="0"/>
<pin id="1018" dir="0" index="1" bw="102" slack="0"/>
<pin id="1019" dir="0" index="2" bw="5" slack="0"/>
<pin id="1020" dir="0" index="3" bw="8" slack="0"/>
<pin id="1021" dir="1" index="4" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z4_V/25 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="tmp_s_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="86" slack="0"/>
<pin id="1028" dir="0" index="1" bw="102" slack="0"/>
<pin id="1029" dir="0" index="2" bw="5" slack="0"/>
<pin id="1030" dir="0" index="3" bw="8" slack="0"/>
<pin id="1031" dir="1" index="4" bw="86" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_3_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="6" slack="0"/>
<pin id="1038" dir="0" index="1" bw="102" slack="0"/>
<pin id="1039" dir="0" index="2" bw="8" slack="0"/>
<pin id="1040" dir="0" index="3" bw="8" slack="0"/>
<pin id="1041" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/25 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="zext_ln1271_4_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="6" slack="1"/>
<pin id="1048" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_4/26 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="zext_ln1273_6_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="92" slack="1"/>
<pin id="1051" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_6/26 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="grp_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="92" slack="0"/>
<pin id="1054" dir="0" index="1" bw="6" slack="0"/>
<pin id="1055" dir="1" index="2" bw="98" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/26 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln818_1_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="92" slack="6"/>
<pin id="1060" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_1/31 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="eZ_2_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="110" slack="0"/>
<pin id="1063" dir="0" index="1" bw="8" slack="0"/>
<pin id="1064" dir="0" index="2" bw="92" slack="0"/>
<pin id="1065" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_2/31 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="lhs_6_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="120" slack="0"/>
<pin id="1071" dir="0" index="1" bw="86" slack="6"/>
<pin id="1072" dir="0" index="2" bw="1" slack="0"/>
<pin id="1073" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_6/31 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="zext_ln1347_3_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="120" slack="0"/>
<pin id="1078" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_3/31 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="zext_ln813_2_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="110" slack="0"/>
<pin id="1082" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_2/31 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="ret_V_27_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="120" slack="0"/>
<pin id="1086" dir="0" index="1" bw="110" slack="0"/>
<pin id="1087" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_27/31 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="rhs_9_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="109" slack="0"/>
<pin id="1092" dir="0" index="1" bw="98" slack="1"/>
<pin id="1093" dir="0" index="2" bw="1" slack="0"/>
<pin id="1094" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_9/31 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="zext_ln1348_3_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="109" slack="0"/>
<pin id="1099" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_3/31 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="ret_V_8_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="121" slack="0"/>
<pin id="1103" dir="0" index="1" bw="109" slack="0"/>
<pin id="1104" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_8/31 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="tmp_4_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="87" slack="0"/>
<pin id="1109" dir="0" index="1" bw="121" slack="0"/>
<pin id="1110" dir="0" index="2" bw="7" slack="0"/>
<pin id="1111" dir="0" index="3" bw="8" slack="0"/>
<pin id="1112" dir="1" index="4" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/31 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="tmp_8_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="81" slack="0"/>
<pin id="1119" dir="0" index="1" bw="121" slack="0"/>
<pin id="1120" dir="0" index="2" bw="7" slack="0"/>
<pin id="1121" dir="0" index="3" bw="8" slack="0"/>
<pin id="1122" dir="1" index="4" bw="81" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/31 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp_9_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="6" slack="0"/>
<pin id="1129" dir="0" index="1" bw="121" slack="0"/>
<pin id="1130" dir="0" index="2" bw="8" slack="0"/>
<pin id="1131" dir="0" index="3" bw="8" slack="0"/>
<pin id="1132" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/31 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="zext_ln1271_5_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="6" slack="1"/>
<pin id="1139" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_5/32 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="zext_ln1273_7_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="87" slack="1"/>
<pin id="1142" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_7/32 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="grp_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="87" slack="0"/>
<pin id="1145" dir="0" index="1" bw="6" slack="0"/>
<pin id="1146" dir="1" index="2" bw="93" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/32 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="eZ_3_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="110" slack="0"/>
<pin id="1151" dir="0" index="1" bw="23" slack="0"/>
<pin id="1152" dir="0" index="2" bw="87" slack="6"/>
<pin id="1153" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_3/37 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="lhs_8_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="125" slack="0"/>
<pin id="1158" dir="0" index="1" bw="81" slack="6"/>
<pin id="1159" dir="0" index="2" bw="1" slack="0"/>
<pin id="1160" dir="1" index="3" bw="125" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_8/37 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="zext_ln1347_4_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="125" slack="0"/>
<pin id="1165" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_4/37 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="zext_ln813_3_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="110" slack="0"/>
<pin id="1169" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_3/37 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="ret_V_28_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="125" slack="0"/>
<pin id="1173" dir="0" index="1" bw="110" slack="0"/>
<pin id="1174" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_28/37 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="rhs_12_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="109" slack="0"/>
<pin id="1179" dir="0" index="1" bw="93" slack="1"/>
<pin id="1180" dir="0" index="2" bw="1" slack="0"/>
<pin id="1181" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_12/37 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="zext_ln1348_4_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="109" slack="0"/>
<pin id="1186" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_4/37 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="ret_V_10_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="126" slack="0"/>
<pin id="1190" dir="0" index="1" bw="109" slack="0"/>
<pin id="1191" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_10/37 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="tmp_10_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="82" slack="0"/>
<pin id="1196" dir="0" index="1" bw="126" slack="0"/>
<pin id="1197" dir="0" index="2" bw="7" slack="0"/>
<pin id="1198" dir="0" index="3" bw="8" slack="0"/>
<pin id="1199" dir="1" index="4" bw="82" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/37 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="tmp_11_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="76" slack="0"/>
<pin id="1206" dir="0" index="1" bw="126" slack="0"/>
<pin id="1207" dir="0" index="2" bw="7" slack="0"/>
<pin id="1208" dir="0" index="3" bw="8" slack="0"/>
<pin id="1209" dir="1" index="4" bw="76" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/37 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="tmp_12_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="6" slack="0"/>
<pin id="1216" dir="0" index="1" bw="126" slack="0"/>
<pin id="1217" dir="0" index="2" bw="8" slack="0"/>
<pin id="1218" dir="0" index="3" bw="8" slack="0"/>
<pin id="1219" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/37 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="zext_ln1271_6_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="6" slack="1"/>
<pin id="1226" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_6/38 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="zext_ln1273_8_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="82" slack="1"/>
<pin id="1229" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_8/38 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="grp_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="82" slack="0"/>
<pin id="1232" dir="0" index="1" bw="6" slack="0"/>
<pin id="1233" dir="1" index="2" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/38 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="eZ_4_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="110" slack="0"/>
<pin id="1238" dir="0" index="1" bw="28" slack="0"/>
<pin id="1239" dir="0" index="2" bw="82" slack="6"/>
<pin id="1240" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_4/43 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="lhs_10_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="130" slack="0"/>
<pin id="1245" dir="0" index="1" bw="76" slack="6"/>
<pin id="1246" dir="0" index="2" bw="1" slack="0"/>
<pin id="1247" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_10/43 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="zext_ln1347_5_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="130" slack="0"/>
<pin id="1252" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_5/43 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="zext_ln813_4_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="110" slack="0"/>
<pin id="1256" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_4/43 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="ret_V_29_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="130" slack="0"/>
<pin id="1260" dir="0" index="1" bw="110" slack="0"/>
<pin id="1261" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/43 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="rhs_15_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="109" slack="0"/>
<pin id="1266" dir="0" index="1" bw="88" slack="1"/>
<pin id="1267" dir="0" index="2" bw="1" slack="0"/>
<pin id="1268" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_15/43 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="zext_ln1348_5_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="109" slack="0"/>
<pin id="1273" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_5/43 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="ret_V_12_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="131" slack="0"/>
<pin id="1277" dir="0" index="1" bw="109" slack="0"/>
<pin id="1278" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_12/43 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="tmp_13_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="77" slack="0"/>
<pin id="1283" dir="0" index="1" bw="131" slack="0"/>
<pin id="1284" dir="0" index="2" bw="7" slack="0"/>
<pin id="1285" dir="0" index="3" bw="9" slack="0"/>
<pin id="1286" dir="1" index="4" bw="77" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/43 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="tmp_14_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="71" slack="0"/>
<pin id="1293" dir="0" index="1" bw="131" slack="0"/>
<pin id="1294" dir="0" index="2" bw="7" slack="0"/>
<pin id="1295" dir="0" index="3" bw="8" slack="0"/>
<pin id="1296" dir="1" index="4" bw="71" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/43 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="tmp_15_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="6" slack="0"/>
<pin id="1303" dir="0" index="1" bw="131" slack="0"/>
<pin id="1304" dir="0" index="2" bw="8" slack="0"/>
<pin id="1305" dir="0" index="3" bw="9" slack="0"/>
<pin id="1306" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/43 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="eZ_5_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="110" slack="0"/>
<pin id="1313" dir="0" index="1" bw="33" slack="0"/>
<pin id="1314" dir="0" index="2" bw="77" slack="1"/>
<pin id="1315" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_5/44 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="lhs_12_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="135" slack="0"/>
<pin id="1320" dir="0" index="1" bw="71" slack="1"/>
<pin id="1321" dir="0" index="2" bw="1" slack="0"/>
<pin id="1322" dir="1" index="3" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_12/44 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="zext_ln1347_6_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="135" slack="0"/>
<pin id="1327" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_6/44 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="zext_ln813_5_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="110" slack="0"/>
<pin id="1331" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_5/44 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="ret_V_30_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="135" slack="0"/>
<pin id="1335" dir="0" index="1" bw="110" slack="0"/>
<pin id="1336" dir="1" index="2" bw="136" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_30/44 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="zext_ln1271_7_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="6" slack="1"/>
<pin id="1341" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_7/44 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="zext_ln1273_9_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="77" slack="1"/>
<pin id="1344" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_9/44 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="grp_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="77" slack="0"/>
<pin id="1347" dir="0" index="1" bw="6" slack="0"/>
<pin id="1348" dir="1" index="2" bw="83" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/44 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="sext_ln813_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="12" slack="47"/>
<pin id="1353" dir="1" index="1" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/48 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="grp_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="12" slack="0"/>
<pin id="1356" dir="0" index="1" bw="80" slack="0"/>
<pin id="1357" dir="1" index="2" bw="90" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="Elog2_V/48 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="zext_ln541_1_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="4" slack="42"/>
<pin id="1362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/49 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="zext_ln541_6_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="6" slack="36"/>
<pin id="1366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_6/49 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="zext_ln541_7_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="6" slack="30"/>
<pin id="1370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_7/49 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="zext_ln541_8_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="6" slack="24"/>
<pin id="1374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_8/49 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="zext_ln541_9_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="6" slack="18"/>
<pin id="1378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_9/49 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="zext_ln541_10_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="6" slack="12"/>
<pin id="1382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_10/49 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="rhs_18_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="109" slack="0"/>
<pin id="1386" dir="0" index="1" bw="83" slack="1"/>
<pin id="1387" dir="0" index="2" bw="1" slack="0"/>
<pin id="1388" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_18/49 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="zext_ln1348_6_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="109" slack="0"/>
<pin id="1393" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_6/49 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="ret_V_14_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="136" slack="5"/>
<pin id="1397" dir="0" index="1" bw="109" slack="0"/>
<pin id="1398" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_14/49 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="zext_ln541_11_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="6" slack="6"/>
<pin id="1402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_11/49 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="tmp_16_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="72" slack="0"/>
<pin id="1406" dir="0" index="1" bw="136" slack="0"/>
<pin id="1407" dir="0" index="2" bw="8" slack="0"/>
<pin id="1408" dir="0" index="3" bw="9" slack="0"/>
<pin id="1409" dir="1" index="4" bw="72" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/49 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="tmp_17_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="40" slack="0"/>
<pin id="1416" dir="0" index="1" bw="136" slack="0"/>
<pin id="1417" dir="0" index="2" bw="8" slack="0"/>
<pin id="1418" dir="0" index="3" bw="9" slack="0"/>
<pin id="1419" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/49 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="zext_ln223_5_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="82" slack="0"/>
<pin id="1426" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_5/50 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="zext_ln223_6_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="77" slack="0"/>
<pin id="1430" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_6/50 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="add_ln813_4_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="82" slack="0"/>
<pin id="1434" dir="0" index="1" bw="77" slack="0"/>
<pin id="1435" dir="1" index="2" bw="83" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_4/50 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="zext_ln1270_2_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="40" slack="1"/>
<pin id="1440" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_2/50 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="grp_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="40" slack="0"/>
<pin id="1443" dir="0" index="1" bw="40" slack="0"/>
<pin id="1444" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/50 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="zext_ln223_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="105" slack="1"/>
<pin id="1449" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/51 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="zext_ln223_1_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="102" slack="1"/>
<pin id="1452" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_1/51 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="zext_ln223_2_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="97" slack="1"/>
<pin id="1455" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_2/51 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="zext_ln223_3_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="92" slack="1"/>
<pin id="1458" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_3/51 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="zext_ln223_4_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="87" slack="1"/>
<pin id="1461" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_4/51 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="add_ln813_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="105" slack="0"/>
<pin id="1464" dir="0" index="1" bw="109" slack="1"/>
<pin id="1465" dir="1" index="2" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/51 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="add_ln813_1_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="102" slack="0"/>
<pin id="1469" dir="0" index="1" bw="97" slack="0"/>
<pin id="1470" dir="1" index="2" bw="103" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_1/51 "/>
</bind>
</comp>

<comp id="1473" class="1004" name="add_ln813_3_fu_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="92" slack="0"/>
<pin id="1475" dir="0" index="1" bw="87" slack="0"/>
<pin id="1476" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_3/51 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="zext_ln813_7_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="83" slack="1"/>
<pin id="1481" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_7/51 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="add_ln813_5_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="83" slack="0"/>
<pin id="1484" dir="0" index="1" bw="93" slack="0"/>
<pin id="1485" dir="1" index="2" bw="93" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_5/51 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="rhs_s_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="79" slack="0"/>
<pin id="1490" dir="0" index="1" bw="80" slack="0"/>
<pin id="1491" dir="0" index="2" bw="1" slack="0"/>
<pin id="1492" dir="0" index="3" bw="8" slack="0"/>
<pin id="1493" dir="1" index="4" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_s/51 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="zext_ln813_6_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="103" slack="1"/>
<pin id="1500" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_6/52 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="add_ln813_2_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="103" slack="0"/>
<pin id="1503" dir="0" index="1" bw="109" slack="1"/>
<pin id="1504" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_2/52 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="zext_ln813_8_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="93" slack="1"/>
<pin id="1508" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_8/52 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="log_sum_V_1_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="93" slack="0"/>
<pin id="1511" dir="0" index="1" bw="109" slack="0"/>
<pin id="1512" dir="1" index="2" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_sum_V_1/52 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="lhs_V_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="117" slack="0"/>
<pin id="1517" dir="0" index="1" bw="72" slack="3"/>
<pin id="1518" dir="0" index="2" bw="1" slack="0"/>
<pin id="1519" dir="1" index="3" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/52 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="zext_ln1348_7_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="117" slack="0"/>
<pin id="1524" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_7/52 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="zext_ln1348_8_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="79" slack="1"/>
<pin id="1528" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_8/52 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="ret_V_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="117" slack="0"/>
<pin id="1531" dir="0" index="1" bw="79" slack="0"/>
<pin id="1532" dir="1" index="2" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/52 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="trunc_ln1_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="73" slack="0"/>
<pin id="1537" dir="0" index="1" bw="118" slack="0"/>
<pin id="1538" dir="0" index="2" bw="7" slack="0"/>
<pin id="1539" dir="0" index="3" bw="8" slack="0"/>
<pin id="1540" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/52 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="lhs_V_2_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="120" slack="0"/>
<pin id="1547" dir="0" index="1" bw="90" slack="1"/>
<pin id="1548" dir="0" index="2" bw="1" slack="0"/>
<pin id="1549" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/53 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="sext_ln1347_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="109" slack="1"/>
<pin id="1554" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/53 "/>
</bind>
</comp>

<comp id="1555" class="1004" name="ret_V_15_fu_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="120" slack="0"/>
<pin id="1557" dir="0" index="1" bw="109" slack="0"/>
<pin id="1558" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/53 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="sext_ln1347_1_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="73" slack="1"/>
<pin id="1563" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347_1/53 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="ret_V_16_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="120" slack="0"/>
<pin id="1566" dir="0" index="1" bw="73" slack="0"/>
<pin id="1567" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_16/53 "/>
</bind>
</comp>

<comp id="1570" class="1004" name="m_fix_hi_V_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="16" slack="0"/>
<pin id="1572" dir="0" index="1" bw="120" slack="0"/>
<pin id="1573" dir="0" index="2" bw="8" slack="0"/>
<pin id="1574" dir="0" index="3" bw="8" slack="0"/>
<pin id="1575" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/53 "/>
</bind>
</comp>

<comp id="1580" class="1004" name="p_Result_14_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="1" slack="0"/>
<pin id="1582" dir="0" index="1" bw="120" slack="0"/>
<pin id="1583" dir="0" index="2" bw="8" slack="0"/>
<pin id="1584" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/53 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="trunc_ln2_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="59" slack="0"/>
<pin id="1590" dir="0" index="1" bw="120" slack="0"/>
<pin id="1591" dir="0" index="2" bw="7" slack="0"/>
<pin id="1592" dir="0" index="3" bw="8" slack="0"/>
<pin id="1593" dir="1" index="4" bw="59" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/53 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="sext_ln1271_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="16" slack="1"/>
<pin id="1600" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1271/54 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="rhs_19_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="19" slack="0"/>
<pin id="1603" dir="0" index="1" bw="1" slack="3"/>
<pin id="1604" dir="0" index="2" bw="18" slack="0"/>
<pin id="1605" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_19/56 "/>
</bind>
</comp>

<comp id="1608" class="1004" name="sext_ln1347_2_fu_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="19" slack="0"/>
<pin id="1610" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347_2/56 "/>
</bind>
</comp>

<comp id="1612" class="1004" name="ret_V_25_cast_fu_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="13" slack="0"/>
<pin id="1614" dir="0" index="1" bw="31" slack="0"/>
<pin id="1615" dir="0" index="2" bw="6" slack="0"/>
<pin id="1616" dir="0" index="3" bw="6" slack="0"/>
<pin id="1617" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_25_cast/57 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="p_Result_5_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="1" slack="0"/>
<pin id="1623" dir="0" index="1" bw="31" slack="0"/>
<pin id="1624" dir="0" index="2" bw="6" slack="0"/>
<pin id="1625" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/57 "/>
</bind>
</comp>

<comp id="1628" class="1004" name="trunc_ln1003_fu_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="31" slack="0"/>
<pin id="1630" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1003/57 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="icmp_ln1003_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="18" slack="0"/>
<pin id="1633" dir="0" index="1" bw="18" slack="0"/>
<pin id="1634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003/57 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="ret_V_18_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="13" slack="0"/>
<pin id="1639" dir="0" index="1" bw="1" slack="0"/>
<pin id="1640" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_18/57 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="select_ln1002_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="1" slack="0"/>
<pin id="1645" dir="0" index="1" bw="13" slack="0"/>
<pin id="1646" dir="0" index="2" bw="13" slack="0"/>
<pin id="1647" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1002/57 "/>
</bind>
</comp>

<comp id="1651" class="1004" name="ret_V_32_fu_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="1" slack="0"/>
<pin id="1653" dir="0" index="1" bw="13" slack="0"/>
<pin id="1654" dir="0" index="2" bw="13" slack="0"/>
<pin id="1655" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_32/57 "/>
</bind>
</comp>

<comp id="1659" class="1004" name="sext_ln1270_fu_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="13" slack="1"/>
<pin id="1661" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/58 "/>
</bind>
</comp>

<comp id="1662" class="1004" name="grp_fu_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="13" slack="0"/>
<pin id="1664" dir="0" index="1" bw="71" slack="0"/>
<pin id="1665" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/58 "/>
</bind>
</comp>

<comp id="1668" class="1004" name="trunc_ln813_1_fu_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="59" slack="0"/>
<pin id="1670" dir="0" index="1" bw="71" slack="0"/>
<pin id="1671" dir="0" index="2" bw="5" slack="0"/>
<pin id="1672" dir="0" index="3" bw="8" slack="0"/>
<pin id="1673" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_1/62 "/>
</bind>
</comp>

<comp id="1678" class="1004" name="m_diff_V_fu_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="59" slack="10"/>
<pin id="1680" dir="0" index="1" bw="59" slack="1"/>
<pin id="1681" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff_V/63 "/>
</bind>
</comp>

<comp id="1682" class="1004" name="m_diff_hi_V_fu_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="8" slack="0"/>
<pin id="1684" dir="0" index="1" bw="59" slack="0"/>
<pin id="1685" dir="0" index="2" bw="7" slack="0"/>
<pin id="1686" dir="0" index="3" bw="7" slack="0"/>
<pin id="1687" dir="1" index="4" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/63 "/>
</bind>
</comp>

<comp id="1692" class="1004" name="Z2_V_fu_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="8" slack="0"/>
<pin id="1694" dir="0" index="1" bw="59" slack="0"/>
<pin id="1695" dir="0" index="2" bw="7" slack="0"/>
<pin id="1696" dir="0" index="3" bw="7" slack="0"/>
<pin id="1697" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/63 "/>
</bind>
</comp>

<comp id="1702" class="1004" name="Z3_V_fu_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="8" slack="0"/>
<pin id="1704" dir="0" index="1" bw="59" slack="0"/>
<pin id="1705" dir="0" index="2" bw="7" slack="0"/>
<pin id="1706" dir="0" index="3" bw="7" slack="0"/>
<pin id="1707" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/63 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="Z4_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="59" slack="0"/>
<pin id="1714" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/63 "/>
</bind>
</comp>

<comp id="1716" class="1004" name="Z4_ind_fu_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="8" slack="0"/>
<pin id="1718" dir="0" index="1" bw="59" slack="0"/>
<pin id="1719" dir="0" index="2" bw="6" slack="0"/>
<pin id="1720" dir="0" index="3" bw="7" slack="0"/>
<pin id="1721" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/63 "/>
</bind>
</comp>

<comp id="1726" class="1004" name="zext_ln541_3_fu_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="8" slack="0"/>
<pin id="1728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_3/63 "/>
</bind>
</comp>

<comp id="1731" class="1004" name="zext_ln541_4_fu_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="8" slack="0"/>
<pin id="1733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_4/63 "/>
</bind>
</comp>

<comp id="1736" class="1004" name="r_fu_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="10" slack="0"/>
<pin id="1738" dir="0" index="1" bw="26" slack="0"/>
<pin id="1739" dir="0" index="2" bw="6" slack="0"/>
<pin id="1740" dir="0" index="3" bw="6" slack="0"/>
<pin id="1741" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/64 "/>
</bind>
</comp>

<comp id="1746" class="1004" name="zext_ln813_9_fu_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="35" slack="1"/>
<pin id="1748" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_9/64 "/>
</bind>
</comp>

<comp id="1749" class="1004" name="zext_ln813_10_fu_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="10" slack="0"/>
<pin id="1751" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_10/64 "/>
</bind>
</comp>

<comp id="1753" class="1004" name="ret_V_33_fu_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="35" slack="0"/>
<pin id="1755" dir="0" index="1" bw="10" slack="0"/>
<pin id="1756" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/64 "/>
</bind>
</comp>

<comp id="1759" class="1004" name="ret_V_34_fu_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="43" slack="0"/>
<pin id="1761" dir="0" index="1" bw="8" slack="2"/>
<pin id="1762" dir="0" index="2" bw="1" slack="0"/>
<pin id="1763" dir="0" index="3" bw="26" slack="1"/>
<pin id="1764" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_34/65 "/>
</bind>
</comp>

<comp id="1767" class="1004" name="zext_ln1270_fu_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="43" slack="0"/>
<pin id="1769" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270/65 "/>
</bind>
</comp>

<comp id="1771" class="1004" name="zext_ln1273_3_fu_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="36" slack="1"/>
<pin id="1773" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_3/65 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="grp_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="43" slack="0"/>
<pin id="1776" dir="0" index="1" bw="36" slack="0"/>
<pin id="1777" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/65 "/>
</bind>
</comp>

<comp id="1780" class="1004" name="trunc_ln813_s_fu_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="20" slack="0"/>
<pin id="1782" dir="0" index="1" bw="79" slack="0"/>
<pin id="1783" dir="0" index="2" bw="7" slack="0"/>
<pin id="1784" dir="0" index="3" bw="8" slack="0"/>
<pin id="1785" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_s/67 "/>
</bind>
</comp>

<comp id="1790" class="1004" name="zext_ln541_5_fu_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="8" slack="4"/>
<pin id="1792" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_5/67 "/>
</bind>
</comp>

<comp id="1794" class="1004" name="zext_ln1347_7_fu_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="43" slack="3"/>
<pin id="1796" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_7/68 "/>
</bind>
</comp>

<comp id="1797" class="1004" name="zext_ln813_11_fu_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="20" slack="1"/>
<pin id="1799" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_11/68 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="add_ln813_7_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="36" slack="4"/>
<pin id="1802" dir="0" index="1" bw="20" slack="0"/>
<pin id="1803" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_7/68 "/>
</bind>
</comp>

<comp id="1805" class="1004" name="zext_ln813_12_fu_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="36" slack="0"/>
<pin id="1807" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_12/68 "/>
</bind>
</comp>

<comp id="1809" class="1004" name="exp_Z2P_m_1_V_fu_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="36" slack="0"/>
<pin id="1811" dir="0" index="1" bw="43" slack="0"/>
<pin id="1812" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/68 "/>
</bind>
</comp>

<comp id="1815" class="1004" name="tmp_18_fu_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="40" slack="0"/>
<pin id="1817" dir="0" index="1" bw="42" slack="0"/>
<pin id="1818" dir="0" index="2" bw="3" slack="0"/>
<pin id="1819" dir="0" index="3" bw="7" slack="0"/>
<pin id="1820" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/68 "/>
</bind>
</comp>

<comp id="1825" class="1004" name="exp_Z2_m_1_V_fu_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="49" slack="0"/>
<pin id="1827" dir="0" index="1" bw="8" slack="6"/>
<pin id="1828" dir="0" index="2" bw="1" slack="0"/>
<pin id="1829" dir="0" index="3" bw="40" slack="1"/>
<pin id="1830" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1_V/69 "/>
</bind>
</comp>

<comp id="1833" class="1004" name="zext_ln1270_1_fu_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="49" slack="0"/>
<pin id="1835" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_1/69 "/>
</bind>
</comp>

<comp id="1837" class="1004" name="zext_ln1273_4_fu_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="44" slack="1"/>
<pin id="1839" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_4/69 "/>
</bind>
</comp>

<comp id="1840" class="1004" name="grp_fu_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="49" slack="0"/>
<pin id="1842" dir="0" index="1" bw="44" slack="0"/>
<pin id="1843" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/69 "/>
</bind>
</comp>

<comp id="1846" class="1004" name="zext_ln541_2_fu_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="8" slack="10"/>
<pin id="1848" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_2/73 "/>
</bind>
</comp>

<comp id="1850" class="1004" name="trunc_ln813_2_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="36" slack="0"/>
<pin id="1852" dir="0" index="1" bw="93" slack="0"/>
<pin id="1853" dir="0" index="2" bw="7" slack="0"/>
<pin id="1854" dir="0" index="3" bw="8" slack="0"/>
<pin id="1855" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_2/73 "/>
</bind>
</comp>

<comp id="1860" class="1004" name="lhs_V_4_fu_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="51" slack="0"/>
<pin id="1862" dir="0" index="1" bw="8" slack="11"/>
<pin id="1863" dir="0" index="2" bw="1" slack="0"/>
<pin id="1864" dir="0" index="3" bw="40" slack="6"/>
<pin id="1865" dir="0" index="4" bw="1" slack="0"/>
<pin id="1866" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/74 "/>
</bind>
</comp>

<comp id="1870" class="1004" name="zext_ln1347_8_fu_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="51" slack="0"/>
<pin id="1872" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_8/74 "/>
</bind>
</comp>

<comp id="1874" class="1004" name="zext_ln813_13_fu_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="36" slack="1"/>
<pin id="1876" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_13/74 "/>
</bind>
</comp>

<comp id="1877" class="1004" name="add_ln813_9_fu_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="44" slack="6"/>
<pin id="1879" dir="0" index="1" bw="36" slack="0"/>
<pin id="1880" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_9/74 "/>
</bind>
</comp>

<comp id="1882" class="1004" name="zext_ln813_14_fu_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="44" slack="0"/>
<pin id="1884" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_14/74 "/>
</bind>
</comp>

<comp id="1886" class="1004" name="exp_Z1P_m_1_l_V_fu_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="44" slack="0"/>
<pin id="1888" dir="0" index="1" bw="51" slack="0"/>
<pin id="1889" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/74 "/>
</bind>
</comp>

<comp id="1892" class="1004" name="exp_Z1P_m_1_V_fu_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="50" slack="0"/>
<pin id="1894" dir="0" index="1" bw="52" slack="0"/>
<pin id="1895" dir="0" index="2" bw="3" slack="0"/>
<pin id="1896" dir="0" index="3" bw="7" slack="0"/>
<pin id="1897" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/74 "/>
</bind>
</comp>

<comp id="1902" class="1004" name="exp_Z1_hi_V_fu_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="50" slack="0"/>
<pin id="1904" dir="0" index="1" bw="58" slack="0"/>
<pin id="1905" dir="0" index="2" bw="5" slack="0"/>
<pin id="1906" dir="0" index="3" bw="7" slack="0"/>
<pin id="1907" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/74 "/>
</bind>
</comp>

<comp id="1912" class="1004" name="zext_ln1271_3_fu_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="50" slack="1"/>
<pin id="1914" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_3/75 "/>
</bind>
</comp>

<comp id="1915" class="1004" name="zext_ln1273_5_fu_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="50" slack="1"/>
<pin id="1917" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_5/75 "/>
</bind>
</comp>

<comp id="1918" class="1004" name="grp_fu_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="50" slack="0"/>
<pin id="1920" dir="0" index="1" bw="50" slack="0"/>
<pin id="1921" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/75 "/>
</bind>
</comp>

<comp id="1924" class="1004" name="ret_V_35_fu_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="58" slack="5"/>
<pin id="1926" dir="0" index="1" bw="6" slack="0"/>
<pin id="1927" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_35/79 "/>
</bind>
</comp>

<comp id="1929" class="1004" name="trunc_ln1347_fu_1929">
<pin_list>
<pin id="1930" dir="0" index="0" bw="58" slack="0"/>
<pin id="1931" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1347/79 "/>
</bind>
</comp>

<comp id="1933" class="1004" name="lhs_V_7_fu_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="107" slack="0"/>
<pin id="1935" dir="0" index="1" bw="58" slack="1"/>
<pin id="1936" dir="0" index="2" bw="1" slack="0"/>
<pin id="1937" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/80 "/>
</bind>
</comp>

<comp id="1940" class="1004" name="zext_ln1347_9_fu_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="100" slack="1"/>
<pin id="1942" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_9/80 "/>
</bind>
</comp>

<comp id="1943" class="1004" name="zext_ln1347_10_fu_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="100" slack="1"/>
<pin id="1945" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_10/80 "/>
</bind>
</comp>

<comp id="1946" class="1004" name="trunc_ln3_fu_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="105" slack="0"/>
<pin id="1948" dir="0" index="1" bw="56" slack="1"/>
<pin id="1949" dir="0" index="2" bw="1" slack="0"/>
<pin id="1950" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln3/80 "/>
</bind>
</comp>

<comp id="1953" class="1004" name="ret_V_23_fu_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="107" slack="0"/>
<pin id="1955" dir="0" index="1" bw="100" slack="0"/>
<pin id="1956" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_23/80 "/>
</bind>
</comp>

<comp id="1959" class="1004" name="add_ln1347_1_fu_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="105" slack="0"/>
<pin id="1961" dir="0" index="1" bw="100" slack="0"/>
<pin id="1962" dir="1" index="2" bw="105" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_1/80 "/>
</bind>
</comp>

<comp id="1965" class="1004" name="p_Result_8_fu_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="1" slack="0"/>
<pin id="1967" dir="0" index="1" bw="107" slack="0"/>
<pin id="1968" dir="0" index="2" bw="8" slack="0"/>
<pin id="1969" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/80 "/>
</bind>
</comp>

<comp id="1973" class="1004" name="xor_ln1023_fu_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="1" slack="80"/>
<pin id="1975" dir="0" index="1" bw="1" slack="0"/>
<pin id="1976" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1023/81 "/>
</bind>
</comp>

<comp id="1978" class="1004" name="x_is_NaN_fu_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="1" slack="80"/>
<pin id="1980" dir="0" index="1" bw="1" slack="0"/>
<pin id="1981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/81 "/>
</bind>
</comp>

<comp id="1983" class="1004" name="or_ln407_fu_1983">
<pin_list>
<pin id="1984" dir="0" index="0" bw="1" slack="80"/>
<pin id="1985" dir="0" index="1" bw="1" slack="0"/>
<pin id="1986" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407/81 "/>
</bind>
</comp>

<comp id="1988" class="1004" name="select_ln407_fu_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="1" slack="80"/>
<pin id="1990" dir="0" index="1" bw="64" slack="0"/>
<pin id="1991" dir="0" index="2" bw="64" slack="0"/>
<pin id="1992" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407/81 "/>
</bind>
</comp>

<comp id="1995" class="1004" name="or_ln407_1_fu_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="1" slack="80"/>
<pin id="1997" dir="0" index="1" bw="1" slack="0"/>
<pin id="1998" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_1/81 "/>
</bind>
</comp>

<comp id="2000" class="1004" name="select_ln407_1_fu_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="1" slack="0"/>
<pin id="2002" dir="0" index="1" bw="64" slack="0"/>
<pin id="2003" dir="0" index="2" bw="64" slack="0"/>
<pin id="2004" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_1/81 "/>
</bind>
</comp>

<comp id="2008" class="1004" name="or_ln407_2_fu_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="1" slack="80"/>
<pin id="2010" dir="0" index="1" bw="1" slack="80"/>
<pin id="2011" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_2/81 "/>
</bind>
</comp>

<comp id="2012" class="1004" name="select_ln407_2_fu_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="1" slack="0"/>
<pin id="2014" dir="0" index="1" bw="64" slack="0"/>
<pin id="2015" dir="0" index="2" bw="64" slack="0"/>
<pin id="2016" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_2/81 "/>
</bind>
</comp>

<comp id="2020" class="1004" name="select_ln407_3_fu_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="1" slack="0"/>
<pin id="2022" dir="0" index="1" bw="64" slack="0"/>
<pin id="2023" dir="0" index="2" bw="64" slack="0"/>
<pin id="2024" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_3/81 "/>
</bind>
</comp>

<comp id="2028" class="1004" name="r_exp_V_fu_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="13" slack="24"/>
<pin id="2030" dir="0" index="1" bw="1" slack="0"/>
<pin id="2031" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/81 "/>
</bind>
</comp>

<comp id="2033" class="1004" name="r_exp_V_2_fu_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="1" slack="1"/>
<pin id="2035" dir="0" index="1" bw="13" slack="24"/>
<pin id="2036" dir="0" index="2" bw="13" slack="0"/>
<pin id="2037" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/81 "/>
</bind>
</comp>

<comp id="2039" class="1004" name="tmp_21_fu_2039">
<pin_list>
<pin id="2040" dir="0" index="0" bw="3" slack="0"/>
<pin id="2041" dir="0" index="1" bw="13" slack="0"/>
<pin id="2042" dir="0" index="2" bw="5" slack="0"/>
<pin id="2043" dir="0" index="3" bw="5" slack="0"/>
<pin id="2044" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/81 "/>
</bind>
</comp>

<comp id="2049" class="1004" name="icmp_ln1035_fu_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="3" slack="0"/>
<pin id="2051" dir="0" index="1" bw="3" slack="0"/>
<pin id="2052" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/81 "/>
</bind>
</comp>

<comp id="2055" class="1004" name="tmp_22_fu_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="1" slack="0"/>
<pin id="2057" dir="0" index="1" bw="120" slack="28"/>
<pin id="2058" dir="0" index="2" bw="8" slack="0"/>
<pin id="2059" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/81 "/>
</bind>
</comp>

<comp id="2062" class="1004" name="select_ln658_fu_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="1" slack="0"/>
<pin id="2064" dir="0" index="1" bw="64" slack="0"/>
<pin id="2065" dir="0" index="2" bw="64" slack="0"/>
<pin id="2066" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln658/81 "/>
</bind>
</comp>

<comp id="2070" class="1004" name="icmp_ln1039_fu_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="13" slack="0"/>
<pin id="2072" dir="0" index="1" bw="13" slack="0"/>
<pin id="2073" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1039/81 "/>
</bind>
</comp>

<comp id="2076" class="1004" name="tmp_fu_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="52" slack="0"/>
<pin id="2078" dir="0" index="1" bw="107" slack="1"/>
<pin id="2079" dir="0" index="2" bw="7" slack="0"/>
<pin id="2080" dir="0" index="3" bw="8" slack="0"/>
<pin id="2081" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/81 "/>
</bind>
</comp>

<comp id="2085" class="1004" name="tmp_1_fu_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="52" slack="0"/>
<pin id="2087" dir="0" index="1" bw="105" slack="1"/>
<pin id="2088" dir="0" index="2" bw="7" slack="0"/>
<pin id="2089" dir="0" index="3" bw="8" slack="0"/>
<pin id="2090" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/81 "/>
</bind>
</comp>

<comp id="2094" class="1004" name="tmp_24_fu_2094">
<pin_list>
<pin id="2095" dir="0" index="0" bw="1" slack="1"/>
<pin id="2096" dir="0" index="1" bw="52" slack="0"/>
<pin id="2097" dir="0" index="2" bw="52" slack="0"/>
<pin id="2098" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_24/81 "/>
</bind>
</comp>

<comp id="2101" class="1004" name="trunc_ln186_fu_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="13" slack="0"/>
<pin id="2103" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/81 "/>
</bind>
</comp>

<comp id="2105" class="1004" name="out_exp_V_fu_2105">
<pin_list>
<pin id="2106" dir="0" index="0" bw="11" slack="0"/>
<pin id="2107" dir="0" index="1" bw="11" slack="0"/>
<pin id="2108" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/81 "/>
</bind>
</comp>

<comp id="2111" class="1004" name="p_Result_15_fu_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="64" slack="0"/>
<pin id="2113" dir="0" index="1" bw="1" slack="0"/>
<pin id="2114" dir="0" index="2" bw="11" slack="0"/>
<pin id="2115" dir="0" index="3" bw="52" slack="0"/>
<pin id="2116" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15/81 "/>
</bind>
</comp>

<comp id="2121" class="1004" name="bitcast_ln526_fu_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="64" slack="0"/>
<pin id="2123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln526/81 "/>
</bind>
</comp>

<comp id="2125" class="1004" name="and_ln657_fu_2125">
<pin_list>
<pin id="2126" dir="0" index="0" bw="1" slack="80"/>
<pin id="2127" dir="0" index="1" bw="1" slack="0"/>
<pin id="2128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657/81 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="select_ln657_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="1" slack="0"/>
<pin id="2132" dir="0" index="1" bw="64" slack="0"/>
<pin id="2133" dir="0" index="2" bw="64" slack="0"/>
<pin id="2134" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln657/81 "/>
</bind>
</comp>

<comp id="2138" class="1004" name="or_ln407_3_fu_2138">
<pin_list>
<pin id="2139" dir="0" index="0" bw="1" slack="0"/>
<pin id="2140" dir="0" index="1" bw="1" slack="80"/>
<pin id="2141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_3/81 "/>
</bind>
</comp>

<comp id="2143" class="1004" name="select_ln407_4_fu_2143">
<pin_list>
<pin id="2144" dir="0" index="0" bw="1" slack="0"/>
<pin id="2145" dir="0" index="1" bw="64" slack="0"/>
<pin id="2146" dir="0" index="2" bw="64" slack="0"/>
<pin id="2147" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_4/81 "/>
</bind>
</comp>

<comp id="2151" class="1004" name="xor_ln657_fu_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="1" slack="0"/>
<pin id="2153" dir="0" index="1" bw="1" slack="0"/>
<pin id="2154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln657/81 "/>
</bind>
</comp>

<comp id="2157" class="1004" name="and_ln1039_fu_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="1" slack="0"/>
<pin id="2159" dir="0" index="1" bw="1" slack="0"/>
<pin id="2160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1039/81 "/>
</bind>
</comp>

<comp id="2163" class="1004" name="and_ln1039_1_fu_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="1" slack="0"/>
<pin id="2165" dir="0" index="1" bw="1" slack="80"/>
<pin id="2166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1039_1/81 "/>
</bind>
</comp>

<comp id="2168" class="1004" name="select_ln1039_fu_2168">
<pin_list>
<pin id="2169" dir="0" index="0" bw="1" slack="0"/>
<pin id="2170" dir="0" index="1" bw="64" slack="0"/>
<pin id="2171" dir="0" index="2" bw="64" slack="0"/>
<pin id="2172" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1039/81 "/>
</bind>
</comp>

<comp id="2176" class="1007" name="grp_fu_2176">
<pin_list>
<pin id="2177" dir="0" index="0" bw="16" slack="0"/>
<pin id="2178" dir="0" index="1" bw="15" slack="0"/>
<pin id="2179" dir="0" index="2" bw="19" slack="0"/>
<pin id="2180" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_30/54 ret_V_31/56 "/>
</bind>
</comp>

<comp id="2187" class="1005" name="icmp_ln1019_reg_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="1" slack="80"/>
<pin id="2189" dir="1" index="1" bw="1" slack="80"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="2192" class="1005" name="x_is_1_reg_2192">
<pin_list>
<pin id="2193" dir="0" index="0" bw="1" slack="80"/>
<pin id="2194" dir="1" index="1" bw="1" slack="80"/>
</pin_list>
<bind>
<opset="x_is_1 "/>
</bind>
</comp>

<comp id="2198" class="1005" name="x_is_p1_reg_2198">
<pin_list>
<pin id="2199" dir="0" index="0" bw="1" slack="80"/>
<pin id="2200" dir="1" index="1" bw="1" slack="80"/>
</pin_list>
<bind>
<opset="x_is_p1 "/>
</bind>
</comp>

<comp id="2204" class="1005" name="icmp_ln1019_1_reg_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="1" slack="80"/>
<pin id="2206" dir="1" index="1" bw="1" slack="80"/>
</pin_list>
<bind>
<opset="icmp_ln1019_1 "/>
</bind>
</comp>

<comp id="2210" class="1005" name="p_Result_s_reg_2210">
<pin_list>
<pin id="2211" dir="0" index="0" bw="1" slack="2"/>
<pin id="2212" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="2215" class="1005" name="p_Result_12_reg_2215">
<pin_list>
<pin id="2216" dir="0" index="0" bw="52" slack="2"/>
<pin id="2217" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="2221" class="1005" name="b_exp_2_reg_2221">
<pin_list>
<pin id="2222" dir="0" index="0" bw="12" slack="47"/>
<pin id="2223" dir="1" index="1" bw="12" slack="47"/>
</pin_list>
<bind>
<opset="b_exp_2 "/>
</bind>
</comp>

<comp id="2226" class="1005" name="zext_ln541_reg_2226">
<pin_list>
<pin id="2227" dir="0" index="0" bw="64" slack="48"/>
<pin id="2228" dir="1" index="1" bw="64" slack="48"/>
</pin_list>
<bind>
<opset="zext_ln541 "/>
</bind>
</comp>

<comp id="2231" class="1005" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr_reg_2231">
<pin_list>
<pin id="2232" dir="0" index="0" bw="6" slack="1"/>
<pin id="2233" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr "/>
</bind>
</comp>

<comp id="2236" class="1005" name="and_ln407_1_reg_2236">
<pin_list>
<pin id="2237" dir="0" index="0" bw="1" slack="80"/>
<pin id="2238" dir="1" index="1" bw="1" slack="80"/>
</pin_list>
<bind>
<opset="and_ln407_1 "/>
</bind>
</comp>

<comp id="2242" class="1005" name="icmp_ln407_2_reg_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="1" slack="80"/>
<pin id="2244" dir="1" index="1" bw="1" slack="80"/>
</pin_list>
<bind>
<opset="icmp_ln407_2 "/>
</bind>
</comp>

<comp id="2247" class="1005" name="b_frac_tilde_inverse_V_reg_2247">
<pin_list>
<pin id="2248" dir="0" index="0" bw="6" slack="1"/>
<pin id="2249" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_tilde_inverse_V "/>
</bind>
</comp>

<comp id="2252" class="1005" name="b_frac_V_1_reg_2252">
<pin_list>
<pin id="2253" dir="0" index="0" bw="54" slack="1"/>
<pin id="2254" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_V_1 "/>
</bind>
</comp>

<comp id="2257" class="1005" name="zext_ln838_reg_2257">
<pin_list>
<pin id="2258" dir="0" index="0" bw="54" slack="1"/>
<pin id="2259" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln838 "/>
</bind>
</comp>

<comp id="2262" class="1005" name="mul_ln838_reg_2262">
<pin_list>
<pin id="2263" dir="0" index="0" bw="54" slack="1"/>
<pin id="2264" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln838 "/>
</bind>
</comp>

<comp id="2269" class="1005" name="a_V_reg_2269">
<pin_list>
<pin id="2270" dir="0" index="0" bw="4" slack="1"/>
<pin id="2271" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="2275" class="1005" name="trunc_ln813_reg_2275">
<pin_list>
<pin id="2276" dir="0" index="0" bw="50" slack="6"/>
<pin id="2277" dir="1" index="1" bw="50" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln813 "/>
</bind>
</comp>

<comp id="2280" class="1005" name="tmp_7_reg_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="1" slack="6"/>
<pin id="2282" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2285" class="1005" name="zext_ln1271_reg_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="75" slack="1"/>
<pin id="2287" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271 "/>
</bind>
</comp>

<comp id="2290" class="1005" name="zext_ln1273_reg_2290">
<pin_list>
<pin id="2291" dir="0" index="0" bw="75" slack="1"/>
<pin id="2292" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273 "/>
</bind>
</comp>

<comp id="2295" class="1005" name="r_V_22_reg_2295">
<pin_list>
<pin id="2296" dir="0" index="0" bw="75" slack="1"/>
<pin id="2297" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="r_V_22 "/>
</bind>
</comp>

<comp id="2300" class="1005" name="z2_V_reg_2300">
<pin_list>
<pin id="2301" dir="0" index="0" bw="73" slack="1"/>
<pin id="2302" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="z2_V "/>
</bind>
</comp>

<comp id="2306" class="1005" name="a_V_1_reg_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="6" slack="1"/>
<pin id="2308" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_V_1 "/>
</bind>
</comp>

<comp id="2312" class="1005" name="tmp_6_reg_2312">
<pin_list>
<pin id="2313" dir="0" index="0" bw="67" slack="6"/>
<pin id="2314" dir="1" index="1" bw="67" slack="6"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="2317" class="1005" name="zext_ln1271_1_reg_2317">
<pin_list>
<pin id="2318" dir="0" index="0" bw="79" slack="1"/>
<pin id="2319" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_1 "/>
</bind>
</comp>

<comp id="2322" class="1005" name="zext_ln1273_1_reg_2322">
<pin_list>
<pin id="2323" dir="0" index="0" bw="79" slack="1"/>
<pin id="2324" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_1 "/>
</bind>
</comp>

<comp id="2327" class="1005" name="r_V_23_reg_2327">
<pin_list>
<pin id="2328" dir="0" index="0" bw="79" slack="1"/>
<pin id="2329" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="2332" class="1005" name="ret_V_4_reg_2332">
<pin_list>
<pin id="2333" dir="0" index="0" bw="82" slack="1"/>
<pin id="2334" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="2338" class="1005" name="a_V_2_reg_2338">
<pin_list>
<pin id="2339" dir="0" index="0" bw="6" slack="1"/>
<pin id="2340" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_V_2 "/>
</bind>
</comp>

<comp id="2344" class="1005" name="trunc_ln813_3_reg_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="76" slack="6"/>
<pin id="2346" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln813_3 "/>
</bind>
</comp>

<comp id="2349" class="1005" name="zext_ln1271_2_reg_2349">
<pin_list>
<pin id="2350" dir="0" index="0" bw="89" slack="1"/>
<pin id="2351" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_2 "/>
</bind>
</comp>

<comp id="2354" class="1005" name="zext_ln1273_2_reg_2354">
<pin_list>
<pin id="2355" dir="0" index="0" bw="89" slack="1"/>
<pin id="2356" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_2 "/>
</bind>
</comp>

<comp id="2359" class="1005" name="r_V_24_reg_2359">
<pin_list>
<pin id="2360" dir="0" index="0" bw="89" slack="1"/>
<pin id="2361" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="r_V_24 "/>
</bind>
</comp>

<comp id="2364" class="1005" name="z4_V_reg_2364">
<pin_list>
<pin id="2365" dir="0" index="0" bw="92" slack="1"/>
<pin id="2366" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="z4_V "/>
</bind>
</comp>

<comp id="2370" class="1005" name="tmp_s_reg_2370">
<pin_list>
<pin id="2371" dir="0" index="0" bw="86" slack="6"/>
<pin id="2372" dir="1" index="1" bw="86" slack="6"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2375" class="1005" name="tmp_3_reg_2375">
<pin_list>
<pin id="2376" dir="0" index="0" bw="6" slack="1"/>
<pin id="2377" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="2381" class="1005" name="zext_ln1271_4_reg_2381">
<pin_list>
<pin id="2382" dir="0" index="0" bw="98" slack="1"/>
<pin id="2383" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_4 "/>
</bind>
</comp>

<comp id="2386" class="1005" name="zext_ln1273_6_reg_2386">
<pin_list>
<pin id="2387" dir="0" index="0" bw="98" slack="1"/>
<pin id="2388" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_6 "/>
</bind>
</comp>

<comp id="2391" class="1005" name="r_V_25_reg_2391">
<pin_list>
<pin id="2392" dir="0" index="0" bw="98" slack="1"/>
<pin id="2393" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25 "/>
</bind>
</comp>

<comp id="2396" class="1005" name="tmp_4_reg_2396">
<pin_list>
<pin id="2397" dir="0" index="0" bw="87" slack="1"/>
<pin id="2398" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2402" class="1005" name="tmp_8_reg_2402">
<pin_list>
<pin id="2403" dir="0" index="0" bw="81" slack="6"/>
<pin id="2404" dir="1" index="1" bw="81" slack="6"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2407" class="1005" name="tmp_9_reg_2407">
<pin_list>
<pin id="2408" dir="0" index="0" bw="6" slack="1"/>
<pin id="2409" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="2413" class="1005" name="zext_ln1271_5_reg_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="93" slack="1"/>
<pin id="2415" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_5 "/>
</bind>
</comp>

<comp id="2418" class="1005" name="zext_ln1273_7_reg_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="93" slack="1"/>
<pin id="2420" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_7 "/>
</bind>
</comp>

<comp id="2423" class="1005" name="r_V_26_reg_2423">
<pin_list>
<pin id="2424" dir="0" index="0" bw="93" slack="1"/>
<pin id="2425" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="2428" class="1005" name="tmp_10_reg_2428">
<pin_list>
<pin id="2429" dir="0" index="0" bw="82" slack="1"/>
<pin id="2430" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="2434" class="1005" name="tmp_11_reg_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="76" slack="6"/>
<pin id="2436" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2439" class="1005" name="tmp_12_reg_2439">
<pin_list>
<pin id="2440" dir="0" index="0" bw="6" slack="1"/>
<pin id="2441" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="2445" class="1005" name="zext_ln1271_6_reg_2445">
<pin_list>
<pin id="2446" dir="0" index="0" bw="88" slack="1"/>
<pin id="2447" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_6 "/>
</bind>
</comp>

<comp id="2450" class="1005" name="zext_ln1273_8_reg_2450">
<pin_list>
<pin id="2451" dir="0" index="0" bw="88" slack="1"/>
<pin id="2452" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_8 "/>
</bind>
</comp>

<comp id="2455" class="1005" name="r_V_27_reg_2455">
<pin_list>
<pin id="2456" dir="0" index="0" bw="88" slack="1"/>
<pin id="2457" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="2460" class="1005" name="tmp_13_reg_2460">
<pin_list>
<pin id="2461" dir="0" index="0" bw="77" slack="1"/>
<pin id="2462" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2466" class="1005" name="tmp_14_reg_2466">
<pin_list>
<pin id="2467" dir="0" index="0" bw="71" slack="1"/>
<pin id="2468" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="2471" class="1005" name="tmp_15_reg_2471">
<pin_list>
<pin id="2472" dir="0" index="0" bw="6" slack="1"/>
<pin id="2473" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="2477" class="1005" name="ret_V_30_reg_2477">
<pin_list>
<pin id="2478" dir="0" index="0" bw="136" slack="5"/>
<pin id="2479" dir="1" index="1" bw="136" slack="5"/>
</pin_list>
<bind>
<opset="ret_V_30 "/>
</bind>
</comp>

<comp id="2482" class="1005" name="zext_ln1271_7_reg_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="83" slack="1"/>
<pin id="2484" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_7 "/>
</bind>
</comp>

<comp id="2487" class="1005" name="zext_ln1273_9_reg_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="83" slack="1"/>
<pin id="2489" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_9 "/>
</bind>
</comp>

<comp id="2492" class="1005" name="sext_ln813_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="90" slack="1"/>
<pin id="2494" dir="1" index="1" bw="90" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln813 "/>
</bind>
</comp>

<comp id="2497" class="1005" name="r_V_28_reg_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="83" slack="1"/>
<pin id="2499" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="r_V_28 "/>
</bind>
</comp>

<comp id="2502" class="1005" name="pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr_reg_2502">
<pin_list>
<pin id="2503" dir="0" index="0" bw="6" slack="1"/>
<pin id="2504" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr "/>
</bind>
</comp>

<comp id="2507" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr_reg_2507">
<pin_list>
<pin id="2508" dir="0" index="0" bw="4" slack="1"/>
<pin id="2509" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr "/>
</bind>
</comp>

<comp id="2512" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr_reg_2512">
<pin_list>
<pin id="2513" dir="0" index="0" bw="6" slack="1"/>
<pin id="2514" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2517" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr_reg_2517">
<pin_list>
<pin id="2518" dir="0" index="0" bw="6" slack="1"/>
<pin id="2519" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2522" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr_reg_2522">
<pin_list>
<pin id="2523" dir="0" index="0" bw="6" slack="1"/>
<pin id="2524" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2527" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr_reg_2527">
<pin_list>
<pin id="2528" dir="0" index="0" bw="6" slack="1"/>
<pin id="2529" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2532" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr_reg_2532">
<pin_list>
<pin id="2533" dir="0" index="0" bw="6" slack="1"/>
<pin id="2534" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2537" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr_reg_2537">
<pin_list>
<pin id="2538" dir="0" index="0" bw="6" slack="1"/>
<pin id="2539" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2542" class="1005" name="tmp_16_reg_2542">
<pin_list>
<pin id="2543" dir="0" index="0" bw="72" slack="3"/>
<pin id="2544" dir="1" index="1" bw="72" slack="3"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="2547" class="1005" name="tmp_17_reg_2547">
<pin_list>
<pin id="2548" dir="0" index="0" bw="40" slack="1"/>
<pin id="2549" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="2552" class="1005" name="log_sum_V_reg_2552">
<pin_list>
<pin id="2553" dir="0" index="0" bw="109" slack="1"/>
<pin id="2554" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="log_sum_V "/>
</bind>
</comp>

<comp id="2557" class="1005" name="logn_V_reg_2557">
<pin_list>
<pin id="2558" dir="0" index="0" bw="105" slack="1"/>
<pin id="2559" dir="1" index="1" bw="105" slack="1"/>
</pin_list>
<bind>
<opset="logn_V "/>
</bind>
</comp>

<comp id="2562" class="1005" name="logn_V_1_reg_2562">
<pin_list>
<pin id="2563" dir="0" index="0" bw="102" slack="1"/>
<pin id="2564" dir="1" index="1" bw="102" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_1 "/>
</bind>
</comp>

<comp id="2567" class="1005" name="logn_V_2_reg_2567">
<pin_list>
<pin id="2568" dir="0" index="0" bw="97" slack="1"/>
<pin id="2569" dir="1" index="1" bw="97" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_2 "/>
</bind>
</comp>

<comp id="2572" class="1005" name="logn_V_3_reg_2572">
<pin_list>
<pin id="2573" dir="0" index="0" bw="92" slack="1"/>
<pin id="2574" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_3 "/>
</bind>
</comp>

<comp id="2577" class="1005" name="logn_V_4_reg_2577">
<pin_list>
<pin id="2578" dir="0" index="0" bw="87" slack="1"/>
<pin id="2579" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_4 "/>
</bind>
</comp>

<comp id="2582" class="1005" name="add_ln813_4_reg_2582">
<pin_list>
<pin id="2583" dir="0" index="0" bw="83" slack="1"/>
<pin id="2584" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_4 "/>
</bind>
</comp>

<comp id="2587" class="1005" name="zext_ln1270_2_reg_2587">
<pin_list>
<pin id="2588" dir="0" index="0" bw="80" slack="1"/>
<pin id="2589" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270_2 "/>
</bind>
</comp>

<comp id="2593" class="1005" name="add_ln813_reg_2593">
<pin_list>
<pin id="2594" dir="0" index="0" bw="109" slack="1"/>
<pin id="2595" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813 "/>
</bind>
</comp>

<comp id="2598" class="1005" name="add_ln813_1_reg_2598">
<pin_list>
<pin id="2599" dir="0" index="0" bw="103" slack="1"/>
<pin id="2600" dir="1" index="1" bw="103" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_1 "/>
</bind>
</comp>

<comp id="2603" class="1005" name="add_ln813_5_reg_2603">
<pin_list>
<pin id="2604" dir="0" index="0" bw="93" slack="1"/>
<pin id="2605" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_5 "/>
</bind>
</comp>

<comp id="2608" class="1005" name="rhs_s_reg_2608">
<pin_list>
<pin id="2609" dir="0" index="0" bw="79" slack="1"/>
<pin id="2610" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="rhs_s "/>
</bind>
</comp>

<comp id="2613" class="1005" name="Elog2_V_reg_2613">
<pin_list>
<pin id="2614" dir="0" index="0" bw="90" slack="1"/>
<pin id="2615" dir="1" index="1" bw="90" slack="1"/>
</pin_list>
<bind>
<opset="Elog2_V "/>
</bind>
</comp>

<comp id="2618" class="1005" name="log_sum_V_1_reg_2618">
<pin_list>
<pin id="2619" dir="0" index="0" bw="109" slack="1"/>
<pin id="2620" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="log_sum_V_1 "/>
</bind>
</comp>

<comp id="2623" class="1005" name="trunc_ln1_reg_2623">
<pin_list>
<pin id="2624" dir="0" index="0" bw="73" slack="1"/>
<pin id="2625" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="2628" class="1005" name="ret_V_16_reg_2628">
<pin_list>
<pin id="2629" dir="0" index="0" bw="120" slack="28"/>
<pin id="2630" dir="1" index="1" bw="120" slack="28"/>
</pin_list>
<bind>
<opset="ret_V_16 "/>
</bind>
</comp>

<comp id="2633" class="1005" name="m_fix_hi_V_reg_2633">
<pin_list>
<pin id="2634" dir="0" index="0" bw="16" slack="1"/>
<pin id="2635" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_hi_V "/>
</bind>
</comp>

<comp id="2638" class="1005" name="p_Result_14_reg_2638">
<pin_list>
<pin id="2639" dir="0" index="0" bw="1" slack="3"/>
<pin id="2640" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_14 "/>
</bind>
</comp>

<comp id="2643" class="1005" name="trunc_ln2_reg_2643">
<pin_list>
<pin id="2644" dir="0" index="0" bw="59" slack="10"/>
<pin id="2645" dir="1" index="1" bw="59" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="2648" class="1005" name="sext_ln1271_reg_2648">
<pin_list>
<pin id="2649" dir="0" index="0" bw="31" slack="1"/>
<pin id="2650" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1271 "/>
</bind>
</comp>

<comp id="2653" class="1005" name="sext_ln1347_2_reg_2653">
<pin_list>
<pin id="2654" dir="0" index="0" bw="31" slack="1"/>
<pin id="2655" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1347_2 "/>
</bind>
</comp>

<comp id="2658" class="1005" name="ret_V_32_reg_2658">
<pin_list>
<pin id="2659" dir="0" index="0" bw="13" slack="1"/>
<pin id="2660" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_32 "/>
</bind>
</comp>

<comp id="2665" class="1005" name="sext_ln1270_reg_2665">
<pin_list>
<pin id="2666" dir="0" index="0" bw="71" slack="1"/>
<pin id="2667" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270 "/>
</bind>
</comp>

<comp id="2670" class="1005" name="trunc_ln813_1_reg_2670">
<pin_list>
<pin id="2671" dir="0" index="0" bw="59" slack="1"/>
<pin id="2672" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln813_1 "/>
</bind>
</comp>

<comp id="2675" class="1005" name="m_diff_hi_V_reg_2675">
<pin_list>
<pin id="2676" dir="0" index="0" bw="8" slack="10"/>
<pin id="2677" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="2680" class="1005" name="Z2_V_reg_2680">
<pin_list>
<pin id="2681" dir="0" index="0" bw="8" slack="4"/>
<pin id="2682" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="2687" class="1005" name="Z3_V_reg_2687">
<pin_list>
<pin id="2688" dir="0" index="0" bw="8" slack="2"/>
<pin id="2689" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="2692" class="1005" name="Z4_reg_2692">
<pin_list>
<pin id="2693" dir="0" index="0" bw="35" slack="1"/>
<pin id="2694" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="2697" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_reg_2697">
<pin_list>
<pin id="2698" dir="0" index="0" bw="8" slack="1"/>
<pin id="2699" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr "/>
</bind>
</comp>

<comp id="2702" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1_reg_2702">
<pin_list>
<pin id="2703" dir="0" index="0" bw="8" slack="1"/>
<pin id="2704" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 "/>
</bind>
</comp>

<comp id="2707" class="1005" name="ret_V_33_reg_2707">
<pin_list>
<pin id="2708" dir="0" index="0" bw="36" slack="1"/>
<pin id="2709" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_33 "/>
</bind>
</comp>

<comp id="2713" class="1005" name="f_Z3_reg_2713">
<pin_list>
<pin id="2714" dir="0" index="0" bw="26" slack="1"/>
<pin id="2715" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="f_Z3 "/>
</bind>
</comp>

<comp id="2718" class="1005" name="ret_V_34_reg_2718">
<pin_list>
<pin id="2719" dir="0" index="0" bw="43" slack="3"/>
<pin id="2720" dir="1" index="1" bw="43" slack="3"/>
</pin_list>
<bind>
<opset="ret_V_34 "/>
</bind>
</comp>

<comp id="2723" class="1005" name="zext_ln1270_reg_2723">
<pin_list>
<pin id="2724" dir="0" index="0" bw="79" slack="1"/>
<pin id="2725" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270 "/>
</bind>
</comp>

<comp id="2728" class="1005" name="zext_ln1273_3_reg_2728">
<pin_list>
<pin id="2729" dir="0" index="0" bw="79" slack="1"/>
<pin id="2730" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_3 "/>
</bind>
</comp>

<comp id="2733" class="1005" name="trunc_ln813_s_reg_2733">
<pin_list>
<pin id="2734" dir="0" index="0" bw="20" slack="1"/>
<pin id="2735" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln813_s "/>
</bind>
</comp>

<comp id="2738" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr_reg_2738">
<pin_list>
<pin id="2739" dir="0" index="0" bw="8" slack="1"/>
<pin id="2740" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr "/>
</bind>
</comp>

<comp id="2743" class="1005" name="exp_Z2P_m_1_V_reg_2743">
<pin_list>
<pin id="2744" dir="0" index="0" bw="44" slack="1"/>
<pin id="2745" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1_V "/>
</bind>
</comp>

<comp id="2749" class="1005" name="tmp_18_reg_2749">
<pin_list>
<pin id="2750" dir="0" index="0" bw="40" slack="1"/>
<pin id="2751" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="2755" class="1005" name="zext_ln1270_1_reg_2755">
<pin_list>
<pin id="2756" dir="0" index="0" bw="93" slack="1"/>
<pin id="2757" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270_1 "/>
</bind>
</comp>

<comp id="2760" class="1005" name="zext_ln1273_4_reg_2760">
<pin_list>
<pin id="2761" dir="0" index="0" bw="93" slack="1"/>
<pin id="2762" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_4 "/>
</bind>
</comp>

<comp id="2765" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr_reg_2765">
<pin_list>
<pin id="2766" dir="0" index="0" bw="8" slack="1"/>
<pin id="2767" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr "/>
</bind>
</comp>

<comp id="2770" class="1005" name="trunc_ln813_2_reg_2770">
<pin_list>
<pin id="2771" dir="0" index="0" bw="36" slack="1"/>
<pin id="2772" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln813_2 "/>
</bind>
</comp>

<comp id="2775" class="1005" name="exp_Z1_V_reg_2775">
<pin_list>
<pin id="2776" dir="0" index="0" bw="58" slack="5"/>
<pin id="2777" dir="1" index="1" bw="58" slack="5"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="2780" class="1005" name="exp_Z1P_m_1_V_reg_2780">
<pin_list>
<pin id="2781" dir="0" index="0" bw="50" slack="1"/>
<pin id="2782" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="2785" class="1005" name="exp_Z1_hi_V_reg_2785">
<pin_list>
<pin id="2786" dir="0" index="0" bw="50" slack="1"/>
<pin id="2787" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="2790" class="1005" name="zext_ln1271_3_reg_2790">
<pin_list>
<pin id="2791" dir="0" index="0" bw="100" slack="1"/>
<pin id="2792" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_3 "/>
</bind>
</comp>

<comp id="2795" class="1005" name="zext_ln1273_5_reg_2795">
<pin_list>
<pin id="2796" dir="0" index="0" bw="100" slack="1"/>
<pin id="2797" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_5 "/>
</bind>
</comp>

<comp id="2800" class="1005" name="ret_V_35_reg_2800">
<pin_list>
<pin id="2801" dir="0" index="0" bw="58" slack="1"/>
<pin id="2802" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_35 "/>
</bind>
</comp>

<comp id="2805" class="1005" name="r_V_reg_2805">
<pin_list>
<pin id="2806" dir="0" index="0" bw="100" slack="1"/>
<pin id="2807" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="2811" class="1005" name="trunc_ln1347_reg_2811">
<pin_list>
<pin id="2812" dir="0" index="0" bw="56" slack="1"/>
<pin id="2813" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1347 "/>
</bind>
</comp>

<comp id="2816" class="1005" name="ret_V_23_reg_2816">
<pin_list>
<pin id="2817" dir="0" index="0" bw="107" slack="1"/>
<pin id="2818" dir="1" index="1" bw="107" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_23 "/>
</bind>
</comp>

<comp id="2821" class="1005" name="add_ln1347_1_reg_2821">
<pin_list>
<pin id="2822" dir="0" index="0" bw="105" slack="1"/>
<pin id="2823" dir="1" index="1" bw="105" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1347_1 "/>
</bind>
</comp>

<comp id="2826" class="1005" name="p_Result_8_reg_2826">
<pin_list>
<pin id="2827" dir="0" index="0" bw="1" slack="1"/>
<pin id="2828" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="392"><net_src comp="26" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="0" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="2" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="56" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="394" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="412"><net_src comp="4" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="56" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="419"><net_src comp="407" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="6" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="56" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="420" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="438"><net_src comp="8" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="56" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="433" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="451"><net_src comp="10" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="56" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="458"><net_src comp="446" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="464"><net_src comp="12" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="56" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="471"><net_src comp="459" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="477"><net_src comp="14" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="56" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="484"><net_src comp="472" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="490"><net_src comp="16" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="56" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="497"><net_src comp="485" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="503"><net_src comp="18" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="56" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="510"><net_src comp="498" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="516"><net_src comp="22" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="56" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="527"><net_src comp="511" pin="3"/><net_sink comp="518" pin=2"/></net>

<net id="533"><net_src comp="22" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="56" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="528" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="541"><net_src comp="24" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="56" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="548"><net_src comp="536" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="554"><net_src comp="20" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="56" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="561"><net_src comp="549" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="388" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="572"><net_src comp="28" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="562" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="30" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="32" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="579"><net_src comp="562" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="566" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="34" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="36" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="576" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="38" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="590" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="596" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="40" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="562" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="42" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="608" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="44" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="602" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="566" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="46" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="639"><net_src comp="40" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="562" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="48" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="645"><net_src comp="562" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="652"><net_src comp="50" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="562" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="654"><net_src comp="52" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="655"><net_src comp="48" pin="0"/><net_sink comp="646" pin=3"/></net>

<net id="660"><net_src comp="580" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="54" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="634" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="656" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="584" pin="2"/><net_sink comp="662" pin=2"/></net>

<net id="673"><net_src comp="646" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="679"><net_src comp="602" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="44" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="566" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="46" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="566" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="58" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="687" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="675" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="693" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="681" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="566" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="58" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="717"><net_src comp="60" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="44" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="719"><net_src comp="62" pin="0"/><net_sink comp="711" pin=3"/></net>

<net id="725"><net_src comp="64" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="44" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="720" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="736"><net_src comp="727" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="737"><net_src comp="711" pin="4"/><net_sink comp="731" pin=2"/></net>

<net id="745"><net_src comp="731" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="753"><net_src comp="66" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="741" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="68" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="756"><net_src comp="70" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="760"><net_src comp="741" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="72" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="741" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="70" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="774"><net_src comp="74" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="76" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="782"><net_src comp="769" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="779" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="776" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="795"><net_src comp="78" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="80" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="82" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="804"><net_src comp="84" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="80" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="806"><net_src comp="76" pin="0"/><net_sink comp="798" pin=3"/></net>

<net id="810"><net_src comp="789" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="816"><net_src comp="798" pin="4"/><net_sink comp="811" pin=1"/></net>

<net id="817"><net_src comp="807" pin="1"/><net_sink comp="811" pin=2"/></net>

<net id="823"><net_src comp="86" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="88" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="828"><net_src comp="818" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="825" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="811" pin="3"/><net_sink comp="829" pin=1"/></net>

<net id="842"><net_src comp="829" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="835" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="850"><net_src comp="90" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="838" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="852"><net_src comp="92" pin="0"/><net_sink comp="844" pin=2"/></net>

<net id="853"><net_src comp="94" pin="0"/><net_sink comp="844" pin=3"/></net>

<net id="860"><net_src comp="96" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="838" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="862"><net_src comp="98" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="863"><net_src comp="94" pin="0"/><net_sink comp="854" pin=3"/></net>

<net id="870"><net_src comp="100" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="838" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="872"><net_src comp="92" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="873"><net_src comp="102" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="884"><net_src comp="877" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="874" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="894"><net_src comp="104" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="80" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="896"><net_src comp="886" pin="1"/><net_sink comp="889" pin=2"/></net>

<net id="902"><net_src comp="106" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="108" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="907"><net_src comp="897" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="889" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="916"><net_src comp="904" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="908" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="923"><net_src comp="110" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="62" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="928"><net_src comp="918" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="912" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="925" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="941"><net_src comp="112" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="929" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="943"><net_src comp="114" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="944"><net_src comp="116" pin="0"/><net_sink comp="935" pin=3"/></net>

<net id="948"><net_src comp="929" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="954"><net_src comp="118" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="62" pin="0"/><net_sink comp="949" pin=2"/></net>

<net id="962"><net_src comp="949" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="967"><net_src comp="959" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="956" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="975"><net_src comp="120" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="976"><net_src comp="122" pin="0"/><net_sink comp="969" pin=1"/></net>

<net id="977"><net_src comp="62" pin="0"/><net_sink comp="969" pin=3"/></net>

<net id="983"><net_src comp="124" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="984"><net_src comp="88" pin="0"/><net_sink comp="978" pin=2"/></net>

<net id="988"><net_src comp="978" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="969" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="997"><net_src comp="985" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="989" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1004"><net_src comp="126" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1005"><net_src comp="128" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1009"><net_src comp="999" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1014"><net_src comp="993" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="1006" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1022"><net_src comp="130" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1024"><net_src comp="132" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1025"><net_src comp="134" pin="0"/><net_sink comp="1016" pin=3"/></net>

<net id="1032"><net_src comp="136" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="1010" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1034"><net_src comp="132" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1035"><net_src comp="138" pin="0"/><net_sink comp="1026" pin=3"/></net>

<net id="1042"><net_src comp="140" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="1010" pin="2"/><net_sink comp="1036" pin=1"/></net>

<net id="1044"><net_src comp="142" pin="0"/><net_sink comp="1036" pin=2"/></net>

<net id="1045"><net_src comp="134" pin="0"/><net_sink comp="1036" pin=3"/></net>

<net id="1056"><net_src comp="1049" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="1046" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1066"><net_src comp="144" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1067"><net_src comp="146" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1068"><net_src comp="1058" pin="1"/><net_sink comp="1061" pin=2"/></net>

<net id="1074"><net_src comp="148" pin="0"/><net_sink comp="1069" pin=0"/></net>

<net id="1075"><net_src comp="150" pin="0"/><net_sink comp="1069" pin=2"/></net>

<net id="1079"><net_src comp="1069" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="1061" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1088"><net_src comp="1076" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="1080" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1095"><net_src comp="152" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1096"><net_src comp="58" pin="0"/><net_sink comp="1090" pin=2"/></net>

<net id="1100"><net_src comp="1090" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1105"><net_src comp="1084" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="1097" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1113"><net_src comp="154" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="1101" pin="2"/><net_sink comp="1107" pin=1"/></net>

<net id="1115"><net_src comp="156" pin="0"/><net_sink comp="1107" pin=2"/></net>

<net id="1116"><net_src comp="158" pin="0"/><net_sink comp="1107" pin=3"/></net>

<net id="1123"><net_src comp="160" pin="0"/><net_sink comp="1117" pin=0"/></net>

<net id="1124"><net_src comp="1101" pin="2"/><net_sink comp="1117" pin=1"/></net>

<net id="1125"><net_src comp="156" pin="0"/><net_sink comp="1117" pin=2"/></net>

<net id="1126"><net_src comp="162" pin="0"/><net_sink comp="1117" pin=3"/></net>

<net id="1133"><net_src comp="164" pin="0"/><net_sink comp="1127" pin=0"/></net>

<net id="1134"><net_src comp="1101" pin="2"/><net_sink comp="1127" pin=1"/></net>

<net id="1135"><net_src comp="166" pin="0"/><net_sink comp="1127" pin=2"/></net>

<net id="1136"><net_src comp="158" pin="0"/><net_sink comp="1127" pin=3"/></net>

<net id="1147"><net_src comp="1140" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="1137" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1154"><net_src comp="168" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="170" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1161"><net_src comp="172" pin="0"/><net_sink comp="1156" pin=0"/></net>

<net id="1162"><net_src comp="174" pin="0"/><net_sink comp="1156" pin=2"/></net>

<net id="1166"><net_src comp="1156" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1170"><net_src comp="1149" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1175"><net_src comp="1163" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="1167" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1182"><net_src comp="176" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="82" pin="0"/><net_sink comp="1177" pin=2"/></net>

<net id="1187"><net_src comp="1177" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1192"><net_src comp="1171" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1193"><net_src comp="1184" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1200"><net_src comp="178" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1201"><net_src comp="1188" pin="2"/><net_sink comp="1194" pin=1"/></net>

<net id="1202"><net_src comp="180" pin="0"/><net_sink comp="1194" pin=2"/></net>

<net id="1203"><net_src comp="182" pin="0"/><net_sink comp="1194" pin=3"/></net>

<net id="1210"><net_src comp="184" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1211"><net_src comp="1188" pin="2"/><net_sink comp="1204" pin=1"/></net>

<net id="1212"><net_src comp="180" pin="0"/><net_sink comp="1204" pin=2"/></net>

<net id="1213"><net_src comp="186" pin="0"/><net_sink comp="1204" pin=3"/></net>

<net id="1220"><net_src comp="188" pin="0"/><net_sink comp="1214" pin=0"/></net>

<net id="1221"><net_src comp="1188" pin="2"/><net_sink comp="1214" pin=1"/></net>

<net id="1222"><net_src comp="158" pin="0"/><net_sink comp="1214" pin=2"/></net>

<net id="1223"><net_src comp="182" pin="0"/><net_sink comp="1214" pin=3"/></net>

<net id="1234"><net_src comp="1227" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="1224" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1241"><net_src comp="190" pin="0"/><net_sink comp="1236" pin=0"/></net>

<net id="1242"><net_src comp="192" pin="0"/><net_sink comp="1236" pin=1"/></net>

<net id="1248"><net_src comp="194" pin="0"/><net_sink comp="1243" pin=0"/></net>

<net id="1249"><net_src comp="196" pin="0"/><net_sink comp="1243" pin=2"/></net>

<net id="1253"><net_src comp="1243" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1257"><net_src comp="1236" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1262"><net_src comp="1250" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="1254" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1269"><net_src comp="198" pin="0"/><net_sink comp="1264" pin=0"/></net>

<net id="1270"><net_src comp="200" pin="0"/><net_sink comp="1264" pin=2"/></net>

<net id="1274"><net_src comp="1264" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1279"><net_src comp="1258" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1280"><net_src comp="1271" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1287"><net_src comp="202" pin="0"/><net_sink comp="1281" pin=0"/></net>

<net id="1288"><net_src comp="1275" pin="2"/><net_sink comp="1281" pin=1"/></net>

<net id="1289"><net_src comp="204" pin="0"/><net_sink comp="1281" pin=2"/></net>

<net id="1290"><net_src comp="206" pin="0"/><net_sink comp="1281" pin=3"/></net>

<net id="1297"><net_src comp="208" pin="0"/><net_sink comp="1291" pin=0"/></net>

<net id="1298"><net_src comp="1275" pin="2"/><net_sink comp="1291" pin=1"/></net>

<net id="1299"><net_src comp="204" pin="0"/><net_sink comp="1291" pin=2"/></net>

<net id="1300"><net_src comp="210" pin="0"/><net_sink comp="1291" pin=3"/></net>

<net id="1307"><net_src comp="212" pin="0"/><net_sink comp="1301" pin=0"/></net>

<net id="1308"><net_src comp="1275" pin="2"/><net_sink comp="1301" pin=1"/></net>

<net id="1309"><net_src comp="182" pin="0"/><net_sink comp="1301" pin=2"/></net>

<net id="1310"><net_src comp="206" pin="0"/><net_sink comp="1301" pin=3"/></net>

<net id="1316"><net_src comp="214" pin="0"/><net_sink comp="1311" pin=0"/></net>

<net id="1317"><net_src comp="216" pin="0"/><net_sink comp="1311" pin=1"/></net>

<net id="1323"><net_src comp="218" pin="0"/><net_sink comp="1318" pin=0"/></net>

<net id="1324"><net_src comp="56" pin="0"/><net_sink comp="1318" pin=2"/></net>

<net id="1328"><net_src comp="1318" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1332"><net_src comp="1311" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1337"><net_src comp="1325" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1338"><net_src comp="1329" pin="1"/><net_sink comp="1333" pin=1"/></net>

<net id="1349"><net_src comp="1342" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1350"><net_src comp="1339" pin="1"/><net_sink comp="1345" pin=1"/></net>

<net id="1358"><net_src comp="1351" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1359"><net_src comp="220" pin="0"/><net_sink comp="1354" pin=1"/></net>

<net id="1363"><net_src comp="1360" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1367"><net_src comp="1364" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="1371"><net_src comp="1368" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1375"><net_src comp="1372" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="1379"><net_src comp="1376" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="1383"><net_src comp="1380" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="1389"><net_src comp="222" pin="0"/><net_sink comp="1384" pin=0"/></net>

<net id="1390"><net_src comp="224" pin="0"/><net_sink comp="1384" pin=2"/></net>

<net id="1394"><net_src comp="1384" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1399"><net_src comp="1391" pin="1"/><net_sink comp="1395" pin=1"/></net>

<net id="1403"><net_src comp="1400" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="1410"><net_src comp="226" pin="0"/><net_sink comp="1404" pin=0"/></net>

<net id="1411"><net_src comp="1395" pin="2"/><net_sink comp="1404" pin=1"/></net>

<net id="1412"><net_src comp="228" pin="0"/><net_sink comp="1404" pin=2"/></net>

<net id="1413"><net_src comp="230" pin="0"/><net_sink comp="1404" pin=3"/></net>

<net id="1420"><net_src comp="232" pin="0"/><net_sink comp="1414" pin=0"/></net>

<net id="1421"><net_src comp="1395" pin="2"/><net_sink comp="1414" pin=1"/></net>

<net id="1422"><net_src comp="142" pin="0"/><net_sink comp="1414" pin=2"/></net>

<net id="1423"><net_src comp="230" pin="0"/><net_sink comp="1414" pin=3"/></net>

<net id="1427"><net_src comp="492" pin="3"/><net_sink comp="1424" pin=0"/></net>

<net id="1431"><net_src comp="505" pin="3"/><net_sink comp="1428" pin=0"/></net>

<net id="1436"><net_src comp="1424" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1437"><net_src comp="1428" pin="1"/><net_sink comp="1432" pin=1"/></net>

<net id="1445"><net_src comp="1438" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="1446"><net_src comp="1438" pin="1"/><net_sink comp="1441" pin=1"/></net>

<net id="1466"><net_src comp="1447" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1471"><net_src comp="1450" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1472"><net_src comp="1453" pin="1"/><net_sink comp="1467" pin=1"/></net>

<net id="1477"><net_src comp="1456" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1478"><net_src comp="1459" pin="1"/><net_sink comp="1473" pin=1"/></net>

<net id="1486"><net_src comp="1479" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1487"><net_src comp="1473" pin="2"/><net_sink comp="1482" pin=1"/></net>

<net id="1494"><net_src comp="234" pin="0"/><net_sink comp="1488" pin=0"/></net>

<net id="1495"><net_src comp="1441" pin="2"/><net_sink comp="1488" pin=1"/></net>

<net id="1496"><net_src comp="236" pin="0"/><net_sink comp="1488" pin=2"/></net>

<net id="1497"><net_src comp="238" pin="0"/><net_sink comp="1488" pin=3"/></net>

<net id="1505"><net_src comp="1498" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="1513"><net_src comp="1506" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1514"><net_src comp="1501" pin="2"/><net_sink comp="1509" pin=1"/></net>

<net id="1520"><net_src comp="240" pin="0"/><net_sink comp="1515" pin=0"/></net>

<net id="1521"><net_src comp="242" pin="0"/><net_sink comp="1515" pin=2"/></net>

<net id="1525"><net_src comp="1515" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1533"><net_src comp="1522" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="1534"><net_src comp="1526" pin="1"/><net_sink comp="1529" pin=1"/></net>

<net id="1541"><net_src comp="244" pin="0"/><net_sink comp="1535" pin=0"/></net>

<net id="1542"><net_src comp="1529" pin="2"/><net_sink comp="1535" pin=1"/></net>

<net id="1543"><net_src comp="246" pin="0"/><net_sink comp="1535" pin=2"/></net>

<net id="1544"><net_src comp="248" pin="0"/><net_sink comp="1535" pin=3"/></net>

<net id="1550"><net_src comp="250" pin="0"/><net_sink comp="1545" pin=0"/></net>

<net id="1551"><net_src comp="252" pin="0"/><net_sink comp="1545" pin=2"/></net>

<net id="1559"><net_src comp="1545" pin="3"/><net_sink comp="1555" pin=0"/></net>

<net id="1560"><net_src comp="1552" pin="1"/><net_sink comp="1555" pin=1"/></net>

<net id="1568"><net_src comp="1555" pin="2"/><net_sink comp="1564" pin=0"/></net>

<net id="1569"><net_src comp="1561" pin="1"/><net_sink comp="1564" pin=1"/></net>

<net id="1576"><net_src comp="254" pin="0"/><net_sink comp="1570" pin=0"/></net>

<net id="1577"><net_src comp="1564" pin="2"/><net_sink comp="1570" pin=1"/></net>

<net id="1578"><net_src comp="256" pin="0"/><net_sink comp="1570" pin=2"/></net>

<net id="1579"><net_src comp="186" pin="0"/><net_sink comp="1570" pin=3"/></net>

<net id="1585"><net_src comp="258" pin="0"/><net_sink comp="1580" pin=0"/></net>

<net id="1586"><net_src comp="1564" pin="2"/><net_sink comp="1580" pin=1"/></net>

<net id="1587"><net_src comp="186" pin="0"/><net_sink comp="1580" pin=2"/></net>

<net id="1594"><net_src comp="260" pin="0"/><net_sink comp="1588" pin=0"/></net>

<net id="1595"><net_src comp="1564" pin="2"/><net_sink comp="1588" pin=1"/></net>

<net id="1596"><net_src comp="262" pin="0"/><net_sink comp="1588" pin=2"/></net>

<net id="1597"><net_src comp="264" pin="0"/><net_sink comp="1588" pin=3"/></net>

<net id="1606"><net_src comp="268" pin="0"/><net_sink comp="1601" pin=0"/></net>

<net id="1607"><net_src comp="270" pin="0"/><net_sink comp="1601" pin=2"/></net>

<net id="1611"><net_src comp="1601" pin="3"/><net_sink comp="1608" pin=0"/></net>

<net id="1618"><net_src comp="272" pin="0"/><net_sink comp="1612" pin=0"/></net>

<net id="1619"><net_src comp="274" pin="0"/><net_sink comp="1612" pin=2"/></net>

<net id="1620"><net_src comp="276" pin="0"/><net_sink comp="1612" pin=3"/></net>

<net id="1626"><net_src comp="278" pin="0"/><net_sink comp="1621" pin=0"/></net>

<net id="1627"><net_src comp="276" pin="0"/><net_sink comp="1621" pin=2"/></net>

<net id="1635"><net_src comp="1628" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="1636"><net_src comp="280" pin="0"/><net_sink comp="1631" pin=1"/></net>

<net id="1641"><net_src comp="1612" pin="4"/><net_sink comp="1637" pin=0"/></net>

<net id="1642"><net_src comp="282" pin="0"/><net_sink comp="1637" pin=1"/></net>

<net id="1648"><net_src comp="1631" pin="2"/><net_sink comp="1643" pin=0"/></net>

<net id="1649"><net_src comp="1612" pin="4"/><net_sink comp="1643" pin=1"/></net>

<net id="1650"><net_src comp="1637" pin="2"/><net_sink comp="1643" pin=2"/></net>

<net id="1656"><net_src comp="1621" pin="3"/><net_sink comp="1651" pin=0"/></net>

<net id="1657"><net_src comp="1643" pin="3"/><net_sink comp="1651" pin=1"/></net>

<net id="1658"><net_src comp="1612" pin="4"/><net_sink comp="1651" pin=2"/></net>

<net id="1666"><net_src comp="1659" pin="1"/><net_sink comp="1662" pin=0"/></net>

<net id="1667"><net_src comp="284" pin="0"/><net_sink comp="1662" pin=1"/></net>

<net id="1674"><net_src comp="286" pin="0"/><net_sink comp="1668" pin=0"/></net>

<net id="1675"><net_src comp="1662" pin="2"/><net_sink comp="1668" pin=1"/></net>

<net id="1676"><net_src comp="288" pin="0"/><net_sink comp="1668" pin=2"/></net>

<net id="1677"><net_src comp="98" pin="0"/><net_sink comp="1668" pin=3"/></net>

<net id="1688"><net_src comp="290" pin="0"/><net_sink comp="1682" pin=0"/></net>

<net id="1689"><net_src comp="1678" pin="2"/><net_sink comp="1682" pin=1"/></net>

<net id="1690"><net_src comp="48" pin="0"/><net_sink comp="1682" pin=2"/></net>

<net id="1691"><net_src comp="292" pin="0"/><net_sink comp="1682" pin=3"/></net>

<net id="1698"><net_src comp="290" pin="0"/><net_sink comp="1692" pin=0"/></net>

<net id="1699"><net_src comp="1678" pin="2"/><net_sink comp="1692" pin=1"/></net>

<net id="1700"><net_src comp="294" pin="0"/><net_sink comp="1692" pin=2"/></net>

<net id="1701"><net_src comp="68" pin="0"/><net_sink comp="1692" pin=3"/></net>

<net id="1708"><net_src comp="290" pin="0"/><net_sink comp="1702" pin=0"/></net>

<net id="1709"><net_src comp="1678" pin="2"/><net_sink comp="1702" pin=1"/></net>

<net id="1710"><net_src comp="296" pin="0"/><net_sink comp="1702" pin=2"/></net>

<net id="1711"><net_src comp="298" pin="0"/><net_sink comp="1702" pin=3"/></net>

<net id="1715"><net_src comp="1678" pin="2"/><net_sink comp="1712" pin=0"/></net>

<net id="1722"><net_src comp="290" pin="0"/><net_sink comp="1716" pin=0"/></net>

<net id="1723"><net_src comp="1678" pin="2"/><net_sink comp="1716" pin=1"/></net>

<net id="1724"><net_src comp="300" pin="0"/><net_sink comp="1716" pin=2"/></net>

<net id="1725"><net_src comp="156" pin="0"/><net_sink comp="1716" pin=3"/></net>

<net id="1729"><net_src comp="1716" pin="4"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="1734"><net_src comp="1702" pin="4"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="1742"><net_src comp="302" pin="0"/><net_sink comp="1736" pin=0"/></net>

<net id="1743"><net_src comp="518" pin="7"/><net_sink comp="1736" pin=1"/></net>

<net id="1744"><net_src comp="304" pin="0"/><net_sink comp="1736" pin=2"/></net>

<net id="1745"><net_src comp="306" pin="0"/><net_sink comp="1736" pin=3"/></net>

<net id="1752"><net_src comp="1736" pin="4"/><net_sink comp="1749" pin=0"/></net>

<net id="1757"><net_src comp="1746" pin="1"/><net_sink comp="1753" pin=0"/></net>

<net id="1758"><net_src comp="1749" pin="1"/><net_sink comp="1753" pin=1"/></net>

<net id="1765"><net_src comp="308" pin="0"/><net_sink comp="1759" pin=0"/></net>

<net id="1766"><net_src comp="310" pin="0"/><net_sink comp="1759" pin=2"/></net>

<net id="1770"><net_src comp="1759" pin="4"/><net_sink comp="1767" pin=0"/></net>

<net id="1778"><net_src comp="1767" pin="1"/><net_sink comp="1774" pin=0"/></net>

<net id="1779"><net_src comp="1771" pin="1"/><net_sink comp="1774" pin=1"/></net>

<net id="1786"><net_src comp="312" pin="0"/><net_sink comp="1780" pin=0"/></net>

<net id="1787"><net_src comp="1774" pin="2"/><net_sink comp="1780" pin=1"/></net>

<net id="1788"><net_src comp="314" pin="0"/><net_sink comp="1780" pin=2"/></net>

<net id="1789"><net_src comp="316" pin="0"/><net_sink comp="1780" pin=3"/></net>

<net id="1793"><net_src comp="1790" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="1804"><net_src comp="1797" pin="1"/><net_sink comp="1800" pin=1"/></net>

<net id="1808"><net_src comp="1800" pin="2"/><net_sink comp="1805" pin=0"/></net>

<net id="1813"><net_src comp="1805" pin="1"/><net_sink comp="1809" pin=0"/></net>

<net id="1814"><net_src comp="1794" pin="1"/><net_sink comp="1809" pin=1"/></net>

<net id="1821"><net_src comp="318" pin="0"/><net_sink comp="1815" pin=0"/></net>

<net id="1822"><net_src comp="543" pin="3"/><net_sink comp="1815" pin=1"/></net>

<net id="1823"><net_src comp="320" pin="0"/><net_sink comp="1815" pin=2"/></net>

<net id="1824"><net_src comp="322" pin="0"/><net_sink comp="1815" pin=3"/></net>

<net id="1831"><net_src comp="324" pin="0"/><net_sink comp="1825" pin=0"/></net>

<net id="1832"><net_src comp="62" pin="0"/><net_sink comp="1825" pin=2"/></net>

<net id="1836"><net_src comp="1825" pin="4"/><net_sink comp="1833" pin=0"/></net>

<net id="1844"><net_src comp="1833" pin="1"/><net_sink comp="1840" pin=0"/></net>

<net id="1845"><net_src comp="1837" pin="1"/><net_sink comp="1840" pin=1"/></net>

<net id="1849"><net_src comp="1846" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="1856"><net_src comp="326" pin="0"/><net_sink comp="1850" pin=0"/></net>

<net id="1857"><net_src comp="1840" pin="2"/><net_sink comp="1850" pin=1"/></net>

<net id="1858"><net_src comp="328" pin="0"/><net_sink comp="1850" pin=2"/></net>

<net id="1859"><net_src comp="330" pin="0"/><net_sink comp="1850" pin=3"/></net>

<net id="1867"><net_src comp="332" pin="0"/><net_sink comp="1860" pin=0"/></net>

<net id="1868"><net_src comp="62" pin="0"/><net_sink comp="1860" pin=2"/></net>

<net id="1869"><net_src comp="334" pin="0"/><net_sink comp="1860" pin=4"/></net>

<net id="1873"><net_src comp="1860" pin="5"/><net_sink comp="1870" pin=0"/></net>

<net id="1881"><net_src comp="1874" pin="1"/><net_sink comp="1877" pin=1"/></net>

<net id="1885"><net_src comp="1877" pin="2"/><net_sink comp="1882" pin=0"/></net>

<net id="1890"><net_src comp="1882" pin="1"/><net_sink comp="1886" pin=0"/></net>

<net id="1891"><net_src comp="1870" pin="1"/><net_sink comp="1886" pin=1"/></net>

<net id="1898"><net_src comp="336" pin="0"/><net_sink comp="1892" pin=0"/></net>

<net id="1899"><net_src comp="1886" pin="2"/><net_sink comp="1892" pin=1"/></net>

<net id="1900"><net_src comp="320" pin="0"/><net_sink comp="1892" pin=2"/></net>

<net id="1901"><net_src comp="48" pin="0"/><net_sink comp="1892" pin=3"/></net>

<net id="1908"><net_src comp="338" pin="0"/><net_sink comp="1902" pin=0"/></net>

<net id="1909"><net_src comp="556" pin="3"/><net_sink comp="1902" pin=1"/></net>

<net id="1910"><net_src comp="340" pin="0"/><net_sink comp="1902" pin=2"/></net>

<net id="1911"><net_src comp="328" pin="0"/><net_sink comp="1902" pin=3"/></net>

<net id="1922"><net_src comp="1915" pin="1"/><net_sink comp="1918" pin=0"/></net>

<net id="1923"><net_src comp="1912" pin="1"/><net_sink comp="1918" pin=1"/></net>

<net id="1928"><net_src comp="342" pin="0"/><net_sink comp="1924" pin=1"/></net>

<net id="1932"><net_src comp="1924" pin="2"/><net_sink comp="1929" pin=0"/></net>

<net id="1938"><net_src comp="344" pin="0"/><net_sink comp="1933" pin=0"/></net>

<net id="1939"><net_src comp="346" pin="0"/><net_sink comp="1933" pin=2"/></net>

<net id="1951"><net_src comp="348" pin="0"/><net_sink comp="1946" pin=0"/></net>

<net id="1952"><net_src comp="346" pin="0"/><net_sink comp="1946" pin=2"/></net>

<net id="1957"><net_src comp="1933" pin="3"/><net_sink comp="1953" pin=0"/></net>

<net id="1958"><net_src comp="1940" pin="1"/><net_sink comp="1953" pin=1"/></net>

<net id="1963"><net_src comp="1946" pin="3"/><net_sink comp="1959" pin=0"/></net>

<net id="1964"><net_src comp="1943" pin="1"/><net_sink comp="1959" pin=1"/></net>

<net id="1970"><net_src comp="350" pin="0"/><net_sink comp="1965" pin=0"/></net>

<net id="1971"><net_src comp="1953" pin="2"/><net_sink comp="1965" pin=1"/></net>

<net id="1972"><net_src comp="352" pin="0"/><net_sink comp="1965" pin=2"/></net>

<net id="1977"><net_src comp="44" pin="0"/><net_sink comp="1973" pin=1"/></net>

<net id="1982"><net_src comp="1973" pin="2"/><net_sink comp="1978" pin=1"/></net>

<net id="1987"><net_src comp="1978" pin="2"/><net_sink comp="1983" pin=1"/></net>

<net id="1993"><net_src comp="362" pin="0"/><net_sink comp="1988" pin=1"/></net>

<net id="1994"><net_src comp="364" pin="0"/><net_sink comp="1988" pin=2"/></net>

<net id="1999"><net_src comp="1978" pin="2"/><net_sink comp="1995" pin=1"/></net>

<net id="2005"><net_src comp="1983" pin="2"/><net_sink comp="2000" pin=0"/></net>

<net id="2006"><net_src comp="1988" pin="3"/><net_sink comp="2000" pin=1"/></net>

<net id="2007"><net_src comp="362" pin="0"/><net_sink comp="2000" pin=2"/></net>

<net id="2017"><net_src comp="1995" pin="2"/><net_sink comp="2012" pin=0"/></net>

<net id="2018"><net_src comp="2000" pin="3"/><net_sink comp="2012" pin=1"/></net>

<net id="2019"><net_src comp="366" pin="0"/><net_sink comp="2012" pin=2"/></net>

<net id="2025"><net_src comp="2008" pin="2"/><net_sink comp="2020" pin=0"/></net>

<net id="2026"><net_src comp="2012" pin="3"/><net_sink comp="2020" pin=1"/></net>

<net id="2027"><net_src comp="368" pin="0"/><net_sink comp="2020" pin=2"/></net>

<net id="2032"><net_src comp="370" pin="0"/><net_sink comp="2028" pin=1"/></net>

<net id="2038"><net_src comp="2028" pin="2"/><net_sink comp="2033" pin=2"/></net>

<net id="2045"><net_src comp="372" pin="0"/><net_sink comp="2039" pin=0"/></net>

<net id="2046"><net_src comp="2033" pin="3"/><net_sink comp="2039" pin=1"/></net>

<net id="2047"><net_src comp="132" pin="0"/><net_sink comp="2039" pin=2"/></net>

<net id="2048"><net_src comp="288" pin="0"/><net_sink comp="2039" pin=3"/></net>

<net id="2053"><net_src comp="2039" pin="4"/><net_sink comp="2049" pin=0"/></net>

<net id="2054"><net_src comp="374" pin="0"/><net_sink comp="2049" pin=1"/></net>

<net id="2060"><net_src comp="258" pin="0"/><net_sink comp="2055" pin=0"/></net>

<net id="2061"><net_src comp="186" pin="0"/><net_sink comp="2055" pin=2"/></net>

<net id="2067"><net_src comp="2055" pin="3"/><net_sink comp="2062" pin=0"/></net>

<net id="2068"><net_src comp="368" pin="0"/><net_sink comp="2062" pin=1"/></net>

<net id="2069"><net_src comp="366" pin="0"/><net_sink comp="2062" pin=2"/></net>

<net id="2074"><net_src comp="2033" pin="3"/><net_sink comp="2070" pin=0"/></net>

<net id="2075"><net_src comp="376" pin="0"/><net_sink comp="2070" pin=1"/></net>

<net id="2082"><net_src comp="378" pin="0"/><net_sink comp="2076" pin=0"/></net>

<net id="2083"><net_src comp="204" pin="0"/><net_sink comp="2076" pin=2"/></net>

<net id="2084"><net_src comp="380" pin="0"/><net_sink comp="2076" pin=3"/></net>

<net id="2091"><net_src comp="382" pin="0"/><net_sink comp="2085" pin=0"/></net>

<net id="2092"><net_src comp="70" pin="0"/><net_sink comp="2085" pin=2"/></net>

<net id="2093"><net_src comp="256" pin="0"/><net_sink comp="2085" pin=3"/></net>

<net id="2099"><net_src comp="2076" pin="4"/><net_sink comp="2094" pin=1"/></net>

<net id="2100"><net_src comp="2085" pin="4"/><net_sink comp="2094" pin=2"/></net>

<net id="2104"><net_src comp="2033" pin="3"/><net_sink comp="2101" pin=0"/></net>

<net id="2109"><net_src comp="2101" pin="1"/><net_sink comp="2105" pin=0"/></net>

<net id="2110"><net_src comp="384" pin="0"/><net_sink comp="2105" pin=1"/></net>

<net id="2117"><net_src comp="386" pin="0"/><net_sink comp="2111" pin=0"/></net>

<net id="2118"><net_src comp="62" pin="0"/><net_sink comp="2111" pin=1"/></net>

<net id="2119"><net_src comp="2105" pin="2"/><net_sink comp="2111" pin=2"/></net>

<net id="2120"><net_src comp="2094" pin="3"/><net_sink comp="2111" pin=3"/></net>

<net id="2124"><net_src comp="2111" pin="4"/><net_sink comp="2121" pin=0"/></net>

<net id="2129"><net_src comp="2049" pin="2"/><net_sink comp="2125" pin=1"/></net>

<net id="2135"><net_src comp="2125" pin="2"/><net_sink comp="2130" pin=0"/></net>

<net id="2136"><net_src comp="2062" pin="3"/><net_sink comp="2130" pin=1"/></net>

<net id="2137"><net_src comp="2121" pin="1"/><net_sink comp="2130" pin=2"/></net>

<net id="2142"><net_src comp="2008" pin="2"/><net_sink comp="2138" pin=0"/></net>

<net id="2148"><net_src comp="2138" pin="2"/><net_sink comp="2143" pin=0"/></net>

<net id="2149"><net_src comp="2020" pin="3"/><net_sink comp="2143" pin=1"/></net>

<net id="2150"><net_src comp="2130" pin="3"/><net_sink comp="2143" pin=2"/></net>

<net id="2155"><net_src comp="2049" pin="2"/><net_sink comp="2151" pin=0"/></net>

<net id="2156"><net_src comp="44" pin="0"/><net_sink comp="2151" pin=1"/></net>

<net id="2161"><net_src comp="2070" pin="2"/><net_sink comp="2157" pin=0"/></net>

<net id="2162"><net_src comp="2151" pin="2"/><net_sink comp="2157" pin=1"/></net>

<net id="2167"><net_src comp="2157" pin="2"/><net_sink comp="2163" pin=0"/></net>

<net id="2173"><net_src comp="2163" pin="2"/><net_sink comp="2168" pin=0"/></net>

<net id="2174"><net_src comp="368" pin="0"/><net_sink comp="2168" pin=1"/></net>

<net id="2175"><net_src comp="2143" pin="3"/><net_sink comp="2168" pin=2"/></net>

<net id="2181"><net_src comp="1598" pin="1"/><net_sink comp="2176" pin=0"/></net>

<net id="2182"><net_src comp="266" pin="0"/><net_sink comp="2176" pin=1"/></net>

<net id="2183"><net_src comp="1608" pin="1"/><net_sink comp="2176" pin=2"/></net>

<net id="2184"><net_src comp="2176" pin="3"/><net_sink comp="1612" pin=1"/></net>

<net id="2185"><net_src comp="2176" pin="3"/><net_sink comp="1621" pin=1"/></net>

<net id="2186"><net_src comp="2176" pin="3"/><net_sink comp="1628" pin=0"/></net>

<net id="2190"><net_src comp="596" pin="2"/><net_sink comp="2187" pin=0"/></net>

<net id="2191"><net_src comp="2187" pin="1"/><net_sink comp="1973" pin=0"/></net>

<net id="2195"><net_src comp="602" pin="2"/><net_sink comp="2192" pin=0"/></net>

<net id="2196"><net_src comp="2192" pin="1"/><net_sink comp="1995" pin=0"/></net>

<net id="2197"><net_src comp="2192" pin="1"/><net_sink comp="2008" pin=0"/></net>

<net id="2201"><net_src comp="622" pin="2"/><net_sink comp="2198" pin=0"/></net>

<net id="2202"><net_src comp="2198" pin="1"/><net_sink comp="1983" pin=0"/></net>

<net id="2203"><net_src comp="2198" pin="1"/><net_sink comp="1988" pin=0"/></net>

<net id="2207"><net_src comp="628" pin="2"/><net_sink comp="2204" pin=0"/></net>

<net id="2208"><net_src comp="2204" pin="1"/><net_sink comp="1978" pin=0"/></net>

<net id="2209"><net_src comp="2204" pin="1"/><net_sink comp="2008" pin=1"/></net>

<net id="2213"><net_src comp="634" pin="3"/><net_sink comp="2210" pin=0"/></net>

<net id="2214"><net_src comp="2210" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="2218"><net_src comp="642" pin="1"/><net_sink comp="2215" pin=0"/></net>

<net id="2219"><net_src comp="2215" pin="1"/><net_sink comp="711" pin=2"/></net>

<net id="2220"><net_src comp="2215" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="2224"><net_src comp="662" pin="3"/><net_sink comp="2221" pin=0"/></net>

<net id="2225"><net_src comp="2221" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="2229"><net_src comp="670" pin="1"/><net_sink comp="2226" pin=0"/></net>

<net id="2230"><net_src comp="2226" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="2234"><net_src comp="394" pin="3"/><net_sink comp="2231" pin=0"/></net>

<net id="2235"><net_src comp="2231" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="2239"><net_src comp="699" pin="2"/><net_sink comp="2236" pin=0"/></net>

<net id="2240"><net_src comp="2236" pin="1"/><net_sink comp="2125" pin=0"/></net>

<net id="2241"><net_src comp="2236" pin="1"/><net_sink comp="2163" pin=1"/></net>

<net id="2245"><net_src comp="705" pin="2"/><net_sink comp="2242" pin=0"/></net>

<net id="2246"><net_src comp="2242" pin="1"/><net_sink comp="2138" pin=1"/></net>

<net id="2250"><net_src comp="401" pin="3"/><net_sink comp="2247" pin=0"/></net>

<net id="2251"><net_src comp="2247" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="2255"><net_src comp="731" pin="3"/><net_sink comp="2252" pin=0"/></net>

<net id="2256"><net_src comp="2252" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="2260"><net_src comp="738" pin="1"/><net_sink comp="2257" pin=0"/></net>

<net id="2261"><net_src comp="2257" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="2265"><net_src comp="741" pin="2"/><net_sink comp="2262" pin=0"/></net>

<net id="2266"><net_src comp="2262" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="2267"><net_src comp="2262" pin="1"/><net_sink comp="789" pin=2"/></net>

<net id="2268"><net_src comp="2262" pin="1"/><net_sink comp="798" pin=2"/></net>

<net id="2272"><net_src comp="747" pin="4"/><net_sink comp="2269" pin=0"/></net>

<net id="2273"><net_src comp="2269" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="2274"><net_src comp="2269" pin="1"/><net_sink comp="1360" pin=0"/></net>

<net id="2278"><net_src comp="757" pin="1"/><net_sink comp="2275" pin=0"/></net>

<net id="2279"><net_src comp="2275" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="2283"><net_src comp="761" pin="3"/><net_sink comp="2280" pin=0"/></net>

<net id="2284"><net_src comp="2280" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="2288"><net_src comp="776" pin="1"/><net_sink comp="2285" pin=0"/></net>

<net id="2289"><net_src comp="2285" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="2293"><net_src comp="779" pin="1"/><net_sink comp="2290" pin=0"/></net>

<net id="2294"><net_src comp="2290" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="2298"><net_src comp="783" pin="2"/><net_sink comp="2295" pin=0"/></net>

<net id="2299"><net_src comp="2295" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="2303"><net_src comp="844" pin="4"/><net_sink comp="2300" pin=0"/></net>

<net id="2304"><net_src comp="2300" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="2305"><net_src comp="2300" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="2309"><net_src comp="854" pin="4"/><net_sink comp="2306" pin=0"/></net>

<net id="2310"><net_src comp="2306" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="2311"><net_src comp="2306" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="2315"><net_src comp="864" pin="4"/><net_sink comp="2312" pin=0"/></net>

<net id="2316"><net_src comp="2312" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="2320"><net_src comp="874" pin="1"/><net_sink comp="2317" pin=0"/></net>

<net id="2321"><net_src comp="2317" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="2325"><net_src comp="877" pin="1"/><net_sink comp="2322" pin=0"/></net>

<net id="2326"><net_src comp="2322" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="2330"><net_src comp="880" pin="2"/><net_sink comp="2327" pin=0"/></net>

<net id="2331"><net_src comp="2327" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="2335"><net_src comp="929" pin="2"/><net_sink comp="2332" pin=0"/></net>

<net id="2336"><net_src comp="2332" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="2337"><net_src comp="2332" pin="1"/><net_sink comp="969" pin=2"/></net>

<net id="2341"><net_src comp="935" pin="4"/><net_sink comp="2338" pin=0"/></net>

<net id="2342"><net_src comp="2338" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="2343"><net_src comp="2338" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="2347"><net_src comp="945" pin="1"/><net_sink comp="2344" pin=0"/></net>

<net id="2348"><net_src comp="2344" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="2352"><net_src comp="956" pin="1"/><net_sink comp="2349" pin=0"/></net>

<net id="2353"><net_src comp="2349" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="2357"><net_src comp="959" pin="1"/><net_sink comp="2354" pin=0"/></net>

<net id="2358"><net_src comp="2354" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="2362"><net_src comp="963" pin="2"/><net_sink comp="2359" pin=0"/></net>

<net id="2363"><net_src comp="2359" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="2367"><net_src comp="1016" pin="4"/><net_sink comp="2364" pin=0"/></net>

<net id="2368"><net_src comp="2364" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="2369"><net_src comp="2364" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="2373"><net_src comp="1026" pin="4"/><net_sink comp="2370" pin=0"/></net>

<net id="2374"><net_src comp="2370" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="2378"><net_src comp="1036" pin="4"/><net_sink comp="2375" pin=0"/></net>

<net id="2379"><net_src comp="2375" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="2380"><net_src comp="2375" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="2384"><net_src comp="1046" pin="1"/><net_sink comp="2381" pin=0"/></net>

<net id="2385"><net_src comp="2381" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="2389"><net_src comp="1049" pin="1"/><net_sink comp="2386" pin=0"/></net>

<net id="2390"><net_src comp="2386" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="2394"><net_src comp="1052" pin="2"/><net_sink comp="2391" pin=0"/></net>

<net id="2395"><net_src comp="2391" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="2399"><net_src comp="1107" pin="4"/><net_sink comp="2396" pin=0"/></net>

<net id="2400"><net_src comp="2396" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="2401"><net_src comp="2396" pin="1"/><net_sink comp="1149" pin=2"/></net>

<net id="2405"><net_src comp="1117" pin="4"/><net_sink comp="2402" pin=0"/></net>

<net id="2406"><net_src comp="2402" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="2410"><net_src comp="1127" pin="4"/><net_sink comp="2407" pin=0"/></net>

<net id="2411"><net_src comp="2407" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="2412"><net_src comp="2407" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="2416"><net_src comp="1137" pin="1"/><net_sink comp="2413" pin=0"/></net>

<net id="2417"><net_src comp="2413" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="2421"><net_src comp="1140" pin="1"/><net_sink comp="2418" pin=0"/></net>

<net id="2422"><net_src comp="2418" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="2426"><net_src comp="1143" pin="2"/><net_sink comp="2423" pin=0"/></net>

<net id="2427"><net_src comp="2423" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="2431"><net_src comp="1194" pin="4"/><net_sink comp="2428" pin=0"/></net>

<net id="2432"><net_src comp="2428" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="2433"><net_src comp="2428" pin="1"/><net_sink comp="1236" pin=2"/></net>

<net id="2437"><net_src comp="1204" pin="4"/><net_sink comp="2434" pin=0"/></net>

<net id="2438"><net_src comp="2434" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="2442"><net_src comp="1214" pin="4"/><net_sink comp="2439" pin=0"/></net>

<net id="2443"><net_src comp="2439" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="2444"><net_src comp="2439" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="2448"><net_src comp="1224" pin="1"/><net_sink comp="2445" pin=0"/></net>

<net id="2449"><net_src comp="2445" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="2453"><net_src comp="1227" pin="1"/><net_sink comp="2450" pin=0"/></net>

<net id="2454"><net_src comp="2450" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="2458"><net_src comp="1230" pin="2"/><net_sink comp="2455" pin=0"/></net>

<net id="2459"><net_src comp="2455" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="2463"><net_src comp="1281" pin="4"/><net_sink comp="2460" pin=0"/></net>

<net id="2464"><net_src comp="2460" pin="1"/><net_sink comp="1311" pin=2"/></net>

<net id="2465"><net_src comp="2460" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="2469"><net_src comp="1291" pin="4"/><net_sink comp="2466" pin=0"/></net>

<net id="2470"><net_src comp="2466" pin="1"/><net_sink comp="1318" pin=1"/></net>

<net id="2474"><net_src comp="1301" pin="4"/><net_sink comp="2471" pin=0"/></net>

<net id="2475"><net_src comp="2471" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="2476"><net_src comp="2471" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="2480"><net_src comp="1333" pin="2"/><net_sink comp="2477" pin=0"/></net>

<net id="2481"><net_src comp="2477" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="2485"><net_src comp="1339" pin="1"/><net_sink comp="2482" pin=0"/></net>

<net id="2486"><net_src comp="2482" pin="1"/><net_sink comp="1345" pin=1"/></net>

<net id="2490"><net_src comp="1342" pin="1"/><net_sink comp="2487" pin=0"/></net>

<net id="2491"><net_src comp="2487" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="2495"><net_src comp="1351" pin="1"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="2500"><net_src comp="1345" pin="2"/><net_sink comp="2497" pin=0"/></net>

<net id="2501"><net_src comp="2497" pin="1"/><net_sink comp="1384" pin=1"/></net>

<net id="2505"><net_src comp="407" pin="3"/><net_sink comp="2502" pin=0"/></net>

<net id="2506"><net_src comp="2502" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="2510"><net_src comp="420" pin="3"/><net_sink comp="2507" pin=0"/></net>

<net id="2511"><net_src comp="2507" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="2515"><net_src comp="433" pin="3"/><net_sink comp="2512" pin=0"/></net>

<net id="2516"><net_src comp="2512" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="2520"><net_src comp="446" pin="3"/><net_sink comp="2517" pin=0"/></net>

<net id="2521"><net_src comp="2517" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="2525"><net_src comp="459" pin="3"/><net_sink comp="2522" pin=0"/></net>

<net id="2526"><net_src comp="2522" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="2530"><net_src comp="472" pin="3"/><net_sink comp="2527" pin=0"/></net>

<net id="2531"><net_src comp="2527" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="2535"><net_src comp="485" pin="3"/><net_sink comp="2532" pin=0"/></net>

<net id="2536"><net_src comp="2532" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="2540"><net_src comp="498" pin="3"/><net_sink comp="2537" pin=0"/></net>

<net id="2541"><net_src comp="2537" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="2545"><net_src comp="1404" pin="4"/><net_sink comp="2542" pin=0"/></net>

<net id="2546"><net_src comp="2542" pin="1"/><net_sink comp="1515" pin=1"/></net>

<net id="2550"><net_src comp="1414" pin="4"/><net_sink comp="2547" pin=0"/></net>

<net id="2551"><net_src comp="2547" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="2555"><net_src comp="414" pin="3"/><net_sink comp="2552" pin=0"/></net>

<net id="2556"><net_src comp="2552" pin="1"/><net_sink comp="1462" pin=1"/></net>

<net id="2560"><net_src comp="427" pin="3"/><net_sink comp="2557" pin=0"/></net>

<net id="2561"><net_src comp="2557" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="2565"><net_src comp="440" pin="3"/><net_sink comp="2562" pin=0"/></net>

<net id="2566"><net_src comp="2562" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="2570"><net_src comp="453" pin="3"/><net_sink comp="2567" pin=0"/></net>

<net id="2571"><net_src comp="2567" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="2575"><net_src comp="466" pin="3"/><net_sink comp="2572" pin=0"/></net>

<net id="2576"><net_src comp="2572" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="2580"><net_src comp="479" pin="3"/><net_sink comp="2577" pin=0"/></net>

<net id="2581"><net_src comp="2577" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="2585"><net_src comp="1432" pin="2"/><net_sink comp="2582" pin=0"/></net>

<net id="2586"><net_src comp="2582" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="2590"><net_src comp="1438" pin="1"/><net_sink comp="2587" pin=0"/></net>

<net id="2591"><net_src comp="2587" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="2592"><net_src comp="2587" pin="1"/><net_sink comp="1441" pin=1"/></net>

<net id="2596"><net_src comp="1462" pin="2"/><net_sink comp="2593" pin=0"/></net>

<net id="2597"><net_src comp="2593" pin="1"/><net_sink comp="1501" pin=1"/></net>

<net id="2601"><net_src comp="1467" pin="2"/><net_sink comp="2598" pin=0"/></net>

<net id="2602"><net_src comp="2598" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="2606"><net_src comp="1482" pin="2"/><net_sink comp="2603" pin=0"/></net>

<net id="2607"><net_src comp="2603" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="2611"><net_src comp="1488" pin="4"/><net_sink comp="2608" pin=0"/></net>

<net id="2612"><net_src comp="2608" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="2616"><net_src comp="1354" pin="2"/><net_sink comp="2613" pin=0"/></net>

<net id="2617"><net_src comp="2613" pin="1"/><net_sink comp="1545" pin=1"/></net>

<net id="2621"><net_src comp="1509" pin="2"/><net_sink comp="2618" pin=0"/></net>

<net id="2622"><net_src comp="2618" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="2626"><net_src comp="1535" pin="4"/><net_sink comp="2623" pin=0"/></net>

<net id="2627"><net_src comp="2623" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="2631"><net_src comp="1564" pin="2"/><net_sink comp="2628" pin=0"/></net>

<net id="2632"><net_src comp="2628" pin="1"/><net_sink comp="2055" pin=1"/></net>

<net id="2636"><net_src comp="1570" pin="4"/><net_sink comp="2633" pin=0"/></net>

<net id="2637"><net_src comp="2633" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="2641"><net_src comp="1580" pin="3"/><net_sink comp="2638" pin=0"/></net>

<net id="2642"><net_src comp="2638" pin="1"/><net_sink comp="1601" pin=1"/></net>

<net id="2646"><net_src comp="1588" pin="4"/><net_sink comp="2643" pin=0"/></net>

<net id="2647"><net_src comp="2643" pin="1"/><net_sink comp="1678" pin=0"/></net>

<net id="2651"><net_src comp="1598" pin="1"/><net_sink comp="2648" pin=0"/></net>

<net id="2652"><net_src comp="2648" pin="1"/><net_sink comp="2176" pin=0"/></net>

<net id="2656"><net_src comp="1608" pin="1"/><net_sink comp="2653" pin=0"/></net>

<net id="2657"><net_src comp="2653" pin="1"/><net_sink comp="2176" pin=0"/></net>

<net id="2661"><net_src comp="1651" pin="3"/><net_sink comp="2658" pin=0"/></net>

<net id="2662"><net_src comp="2658" pin="1"/><net_sink comp="1659" pin=0"/></net>

<net id="2663"><net_src comp="2658" pin="1"/><net_sink comp="2028" pin=0"/></net>

<net id="2664"><net_src comp="2658" pin="1"/><net_sink comp="2033" pin=1"/></net>

<net id="2668"><net_src comp="1659" pin="1"/><net_sink comp="2665" pin=0"/></net>

<net id="2669"><net_src comp="2665" pin="1"/><net_sink comp="1662" pin=0"/></net>

<net id="2673"><net_src comp="1668" pin="4"/><net_sink comp="2670" pin=0"/></net>

<net id="2674"><net_src comp="2670" pin="1"/><net_sink comp="1678" pin=1"/></net>

<net id="2678"><net_src comp="1682" pin="4"/><net_sink comp="2675" pin=0"/></net>

<net id="2679"><net_src comp="2675" pin="1"/><net_sink comp="1846" pin=0"/></net>

<net id="2683"><net_src comp="1692" pin="4"/><net_sink comp="2680" pin=0"/></net>

<net id="2684"><net_src comp="2680" pin="1"/><net_sink comp="1790" pin=0"/></net>

<net id="2685"><net_src comp="2680" pin="1"/><net_sink comp="1825" pin=1"/></net>

<net id="2686"><net_src comp="2680" pin="1"/><net_sink comp="1860" pin=1"/></net>

<net id="2690"><net_src comp="1702" pin="4"/><net_sink comp="2687" pin=0"/></net>

<net id="2691"><net_src comp="2687" pin="1"/><net_sink comp="1759" pin=1"/></net>

<net id="2695"><net_src comp="1712" pin="1"/><net_sink comp="2692" pin=0"/></net>

<net id="2696"><net_src comp="2692" pin="1"/><net_sink comp="1746" pin=0"/></net>

<net id="2700"><net_src comp="511" pin="3"/><net_sink comp="2697" pin=0"/></net>

<net id="2701"><net_src comp="2697" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="2705"><net_src comp="528" pin="3"/><net_sink comp="2702" pin=0"/></net>

<net id="2706"><net_src comp="2702" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="2710"><net_src comp="1753" pin="2"/><net_sink comp="2707" pin=0"/></net>

<net id="2711"><net_src comp="2707" pin="1"/><net_sink comp="1771" pin=0"/></net>

<net id="2712"><net_src comp="2707" pin="1"/><net_sink comp="1800" pin=0"/></net>

<net id="2716"><net_src comp="518" pin="3"/><net_sink comp="2713" pin=0"/></net>

<net id="2717"><net_src comp="2713" pin="1"/><net_sink comp="1759" pin=3"/></net>

<net id="2721"><net_src comp="1759" pin="4"/><net_sink comp="2718" pin=0"/></net>

<net id="2722"><net_src comp="2718" pin="1"/><net_sink comp="1794" pin=0"/></net>

<net id="2726"><net_src comp="1767" pin="1"/><net_sink comp="2723" pin=0"/></net>

<net id="2727"><net_src comp="2723" pin="1"/><net_sink comp="1774" pin=0"/></net>

<net id="2731"><net_src comp="1771" pin="1"/><net_sink comp="2728" pin=0"/></net>

<net id="2732"><net_src comp="2728" pin="1"/><net_sink comp="1774" pin=1"/></net>

<net id="2736"><net_src comp="1780" pin="4"/><net_sink comp="2733" pin=0"/></net>

<net id="2737"><net_src comp="2733" pin="1"/><net_sink comp="1797" pin=0"/></net>

<net id="2741"><net_src comp="536" pin="3"/><net_sink comp="2738" pin=0"/></net>

<net id="2742"><net_src comp="2738" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="2746"><net_src comp="1809" pin="2"/><net_sink comp="2743" pin=0"/></net>

<net id="2747"><net_src comp="2743" pin="1"/><net_sink comp="1837" pin=0"/></net>

<net id="2748"><net_src comp="2743" pin="1"/><net_sink comp="1877" pin=0"/></net>

<net id="2752"><net_src comp="1815" pin="4"/><net_sink comp="2749" pin=0"/></net>

<net id="2753"><net_src comp="2749" pin="1"/><net_sink comp="1825" pin=3"/></net>

<net id="2754"><net_src comp="2749" pin="1"/><net_sink comp="1860" pin=3"/></net>

<net id="2758"><net_src comp="1833" pin="1"/><net_sink comp="2755" pin=0"/></net>

<net id="2759"><net_src comp="2755" pin="1"/><net_sink comp="1840" pin=0"/></net>

<net id="2763"><net_src comp="1837" pin="1"/><net_sink comp="2760" pin=0"/></net>

<net id="2764"><net_src comp="2760" pin="1"/><net_sink comp="1840" pin=1"/></net>

<net id="2768"><net_src comp="549" pin="3"/><net_sink comp="2765" pin=0"/></net>

<net id="2769"><net_src comp="2765" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="2773"><net_src comp="1850" pin="4"/><net_sink comp="2770" pin=0"/></net>

<net id="2774"><net_src comp="2770" pin="1"/><net_sink comp="1874" pin=0"/></net>

<net id="2778"><net_src comp="556" pin="3"/><net_sink comp="2775" pin=0"/></net>

<net id="2779"><net_src comp="2775" pin="1"/><net_sink comp="1924" pin=0"/></net>

<net id="2783"><net_src comp="1892" pin="4"/><net_sink comp="2780" pin=0"/></net>

<net id="2784"><net_src comp="2780" pin="1"/><net_sink comp="1915" pin=0"/></net>

<net id="2788"><net_src comp="1902" pin="4"/><net_sink comp="2785" pin=0"/></net>

<net id="2789"><net_src comp="2785" pin="1"/><net_sink comp="1912" pin=0"/></net>

<net id="2793"><net_src comp="1912" pin="1"/><net_sink comp="2790" pin=0"/></net>

<net id="2794"><net_src comp="2790" pin="1"/><net_sink comp="1918" pin=1"/></net>

<net id="2798"><net_src comp="1915" pin="1"/><net_sink comp="2795" pin=0"/></net>

<net id="2799"><net_src comp="2795" pin="1"/><net_sink comp="1918" pin=0"/></net>

<net id="2803"><net_src comp="1924" pin="2"/><net_sink comp="2800" pin=0"/></net>

<net id="2804"><net_src comp="2800" pin="1"/><net_sink comp="1933" pin=1"/></net>

<net id="2808"><net_src comp="1918" pin="2"/><net_sink comp="2805" pin=0"/></net>

<net id="2809"><net_src comp="2805" pin="1"/><net_sink comp="1940" pin=0"/></net>

<net id="2810"><net_src comp="2805" pin="1"/><net_sink comp="1943" pin=0"/></net>

<net id="2814"><net_src comp="1929" pin="1"/><net_sink comp="2811" pin=0"/></net>

<net id="2815"><net_src comp="2811" pin="1"/><net_sink comp="1946" pin=1"/></net>

<net id="2819"><net_src comp="1953" pin="2"/><net_sink comp="2816" pin=0"/></net>

<net id="2820"><net_src comp="2816" pin="1"/><net_sink comp="2076" pin=1"/></net>

<net id="2824"><net_src comp="1959" pin="2"/><net_sink comp="2821" pin=0"/></net>

<net id="2825"><net_src comp="2821" pin="1"/><net_sink comp="2085" pin=1"/></net>

<net id="2829"><net_src comp="1965" pin="3"/><net_sink comp="2826" pin=0"/></net>

<net id="2830"><net_src comp="2826" pin="1"/><net_sink comp="2033" pin=0"/></net>

<net id="2831"><net_src comp="2826" pin="1"/><net_sink comp="2094" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: base_r | {}
	Port: pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log0_lut_table_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V | {}
 - Input state : 
	Port: pow_generic<double> : base_r | {1 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {1 2 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log0_lut_table_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V | {73 74 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V | {63 64 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V | {67 68 }
  - Chain level:
	State 1
		bs_exp_V : 1
		bs_sig_V : 1
		zext_ln515 : 2
		b_exp : 3
		icmp_ln369 : 4
		icmp_ln1019 : 2
		x_is_1 : 5
		tmp_2 : 1
		xor_ln970 : 2
		x_is_p1 : 5
		icmp_ln1019_1 : 2
		p_Result_s : 1
		p_Result_12 : 1
		index0_V : 1
		b_exp_1 : 3
		b_exp_2 : 4
		zext_ln541 : 2
		pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr : 3
		b_frac_tilde_inverse_V : 4
		xor_ln369 : 5
		icmp_ln407 : 2
		icmp_ln407_1 : 2
		and_ln407 : 5
		and_ln407_1 : 5
		icmp_ln407_2 : 2
	State 2
	State 3
		zext_ln1488 : 1
		b_frac_V_1 : 2
		mul_ln838 : 3
	State 4
	State 5
	State 6
	State 7
		a_V : 1
		trunc_ln813 : 1
		tmp_7 : 1
	State 8
		zext_ln1273 : 1
		r_V_22 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
		zext_ln1488_1 : 1
		select_ln1488 : 2
		zext_ln1347 : 1
		ret_V_24 : 3
		ret_V_2 : 4
		z2_V : 5
		a_V_1 : 5
		tmp_6 : 5
	State 14
		r_V_23 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
		eZ : 1
		zext_ln1347_1 : 1
		zext_ln813 : 2
		ret_V_25 : 3
		zext_ln1348_1 : 1
		ret_V_4 : 4
		a_V_2 : 5
		trunc_ln813_3 : 5
	State 20
		zext_ln1273_2 : 1
		r_V_24 : 2
	State 21
	State 22
	State 23
	State 24
	State 25
		zext_ln1347_2 : 1
		zext_ln813_1 : 1
		ret_V_26 : 2
		zext_ln1348_2 : 1
		ret_V_6 : 3
		z4_V : 4
		tmp_s : 4
		tmp_3 : 4
	State 26
		r_V_25 : 1
	State 27
	State 28
	State 29
	State 30
	State 31
		eZ_2 : 1
		zext_ln1347_3 : 1
		zext_ln813_2 : 2
		ret_V_27 : 3
		zext_ln1348_3 : 1
		ret_V_8 : 4
		tmp_4 : 5
		tmp_8 : 5
		tmp_9 : 5
	State 32
		r_V_26 : 1
	State 33
	State 34
	State 35
	State 36
	State 37
		zext_ln1347_4 : 1
		zext_ln813_3 : 1
		ret_V_28 : 2
		zext_ln1348_4 : 1
		ret_V_10 : 3
		tmp_10 : 4
		tmp_11 : 4
		tmp_12 : 4
	State 38
		r_V_27 : 1
	State 39
	State 40
	State 41
	State 42
	State 43
		zext_ln1347_5 : 1
		zext_ln813_4 : 1
		ret_V_29 : 2
		zext_ln1348_5 : 1
		ret_V_12 : 3
		tmp_13 : 4
		tmp_14 : 4
		tmp_15 : 4
	State 44
		zext_ln1347_6 : 1
		zext_ln813_5 : 1
		ret_V_30 : 2
		r_V_28 : 1
	State 45
	State 46
	State 47
	State 48
		Elog2_V : 1
	State 49
		log_sum_V : 1
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr : 1
		logn_V : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr : 1
		logn_V_1 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr : 1
		logn_V_2 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr : 1
		logn_V_3 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr : 1
		logn_V_4 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr : 1
		logn_V_5 : 2
		zext_ln1348_6 : 1
		ret_V_14 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr : 1
		logn_V_6 : 2
		tmp_16 : 3
		tmp_17 : 3
	State 50
		zext_ln223_5 : 1
		zext_ln223_6 : 1
		add_ln813_4 : 2
		r_V_29 : 1
	State 51
		add_ln813 : 1
		add_ln813_1 : 1
		add_ln813_3 : 1
		add_ln813_5 : 2
		rhs_s : 1
	State 52
		add_ln813_2 : 1
		log_sum_V_1 : 2
		zext_ln1348_7 : 1
		ret_V : 2
		trunc_ln1 : 3
	State 53
		ret_V_15 : 1
		ret_V_16 : 2
		m_fix_hi_V : 3
		p_Result_14 : 3
		trunc_ln2 : 3
	State 54
		r_V_30 : 1
	State 55
	State 56
		sext_ln1347_2 : 1
		ret_V_31 : 2
	State 57
		ret_V_25_cast : 1
		p_Result_5 : 1
		trunc_ln1003 : 1
		icmp_ln1003 : 2
		ret_V_18 : 2
		select_ln1002 : 3
		ret_V_32 : 4
	State 58
		r_V_15 : 1
	State 59
	State 60
	State 61
	State 62
		trunc_ln813_1 : 1
	State 63
		m_diff_hi_V : 1
		Z2_V : 1
		Z3_V : 1
		Z4 : 1
		Z4_ind : 1
		zext_ln541_3 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr : 3
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load : 4
		zext_ln541_4 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 : 3
		f_Z3 : 4
	State 64
		r : 1
		zext_ln813_10 : 2
		ret_V_33 : 3
	State 65
		zext_ln1270 : 1
		r_V_17 : 2
	State 66
	State 67
		trunc_ln813_s : 1
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr : 1
		f_Z2_V : 2
	State 68
		add_ln813_7 : 1
		zext_ln813_12 : 2
		exp_Z2P_m_1_V : 3
		tmp_18 : 1
	State 69
		zext_ln1270_1 : 1
		r_V_19 : 2
	State 70
	State 71
	State 72
	State 73
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr : 1
		exp_Z1_V : 2
		trunc_ln813_2 : 1
	State 74
		zext_ln1347_8 : 1
		add_ln813_9 : 1
		zext_ln813_14 : 2
		exp_Z1P_m_1_l_V : 3
		exp_Z1P_m_1_V : 4
		exp_Z1_hi_V : 1
	State 75
		r_V : 1
	State 76
	State 77
	State 78
	State 79
		trunc_ln1347 : 1
	State 80
		ret_V_23 : 1
		add_ln1347_1 : 1
		p_Result_8 : 2
	State 81
		select_ln407_2 : 1
		select_ln407_3 : 2
		r_exp_V_2 : 1
		tmp_21 : 2
		icmp_ln1035 : 3
		select_ln658 : 1
		icmp_ln1039 : 2
		tmp_24 : 1
		trunc_ln186 : 2
		out_exp_V : 3
		p_Result_15 : 4
		bitcast_ln526 : 5
		and_ln657 : 4
		select_ln657 : 6
		select_ln407_4 : 7
		xor_ln657 : 4
		and_ln1039 : 4
		and_ln1039_1 : 4
		select_ln1039 : 8
		ret_ln690 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_741       |    2    |   424   |   160   |
|          |        grp_fu_783       |    0    |   441   |   256   |
|          |        grp_fu_880       |    3    |   441   |   256   |
|          |        grp_fu_963       |    3    |   441   |   256   |
|          |       grp_fu_1052       |    4    |   441   |   256   |
|          |       grp_fu_1143       |    3    |   441   |   256   |
|    mul   |       grp_fu_1230       |    3    |   441   |   256   |
|          |       grp_fu_1345       |    3    |   441   |   256   |
|          |       grp_fu_1354       |    4    |   441   |   256   |
|          |       grp_fu_1441       |    4    |   197   |    81   |
|          |       grp_fu_1662       |    3    |   441   |   256   |
|          |       grp_fu_1774       |    4    |   230   |   147   |
|          |       grp_fu_1840       |    4    |   334   |    84   |
|          |       grp_fu_1918       |    4    |   340   |    86   |
|----------|-------------------------|---------|---------|---------|
|          |       b_exp_fu_584      |    0    |    0    |    12   |
|          |      b_exp_1_fu_656     |    0    |    0    |    12   |
|          |     ret_V_24_fu_829     |    0    |    0    |    76   |
|          |     ret_V_25_fu_912     |    0    |    0    |    81   |
|          |     ret_V_26_fu_993     |    0    |    0    |   101   |
|          |     ret_V_27_fu_1084    |    0    |    0    |   120   |
|          |     ret_V_28_fu_1171    |    0    |    0    |   125   |
|          |     ret_V_29_fu_1258    |    0    |    0    |   130   |
|          |     ret_V_30_fu_1333    |    0    |    0    |   142   |
|          |   add_ln813_4_fu_1432   |    0    |    0    |    89   |
|          |    add_ln813_fu_1462    |    0    |    0    |   116   |
|          |   add_ln813_1_fu_1467   |    0    |    0    |   109   |
|          |   add_ln813_3_fu_1473   |    0    |    0    |    92   |
|          |   add_ln813_5_fu_1482   |    0    |    0    |    93   |
|    add   |   add_ln813_2_fu_1501   |    0    |    0    |   109   |
|          |   log_sum_V_1_fu_1509   |    0    |    0    |   109   |
|          |     ret_V_15_fu_1555    |    0    |    0    |   120   |
|          |     ret_V_16_fu_1564    |    0    |    0    |   120   |
|          |     ret_V_18_fu_1637    |    0    |    0    |    14   |
|          |     ret_V_33_fu_1753    |    0    |    0    |    42   |
|          |   add_ln813_7_fu_1800   |    0    |    0    |    43   |
|          |  exp_Z2P_m_1_V_fu_1809  |    0    |    0    |    50   |
|          |   add_ln813_9_fu_1877   |    0    |    0    |    51   |
|          | exp_Z1P_m_1_l_V_fu_1886 |    0    |    0    |    58   |
|          |     ret_V_35_fu_1924    |    0    |    0    |    65   |
|          |     ret_V_23_fu_1953    |    0    |    0    |   114   |
|          |   add_ln1347_1_fu_1959  |    0    |    0    |   112   |
|          |     r_exp_V_fu_2028     |    0    |    0    |    14   |
|          |    out_exp_V_fu_2105    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |      ret_V_2_fu_838     |    0    |    0    |    76   |
|          |      ret_V_4_fu_929     |    0    |    0    |    82   |
|          |     ret_V_6_fu_1010     |    0    |    0    |   102   |
|          |     ret_V_8_fu_1101     |    0    |    0    |   121   |
|    sub   |     ret_V_10_fu_1188    |    0    |    0    |   126   |
|          |     ret_V_12_fu_1275    |    0    |    0    |   131   |
|          |     ret_V_14_fu_1395    |    0    |    0    |   143   |
|          |      ret_V_fu_1529      |    0    |    0    |   124   |
|          |     m_diff_V_fu_1678    |    0    |    0    |    66   |
|----------|-------------------------|---------|---------|---------|
|          |      b_exp_2_fu_662     |    0    |    0    |    12   |
|          |    b_frac_V_1_fu_731    |    0    |    0    |    54   |
|          |   select_ln1488_fu_811  |    0    |    0    |    76   |
|          |  select_ln1002_fu_1643  |    0    |    0    |    13   |
|          |     ret_V_32_fu_1651    |    0    |    0    |    13   |
|          |   select_ln407_fu_1988  |    0    |    0    |    64   |
|          |  select_ln407_1_fu_2000 |    0    |    0    |    64   |
|  select  |  select_ln407_2_fu_2012 |    0    |    0    |    64   |
|          |  select_ln407_3_fu_2020 |    0    |    0    |    64   |
|          |    r_exp_V_2_fu_2033    |    0    |    0    |    13   |
|          |   select_ln658_fu_2062  |    0    |    0    |    64   |
|          |      tmp_24_fu_2094     |    0    |    0    |    52   |
|          |   select_ln657_fu_2130  |    0    |    0    |    64   |
|          |  select_ln407_4_fu_2143 |    0    |    0    |    64   |
|          |  select_ln1039_fu_2168  |    0    |    0    |    64   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln369_fu_590    |    0    |    0    |    12   |
|          |    icmp_ln1019_fu_596   |    0    |    0    |    24   |
|          |   icmp_ln1019_1_fu_628  |    0    |    0    |    11   |
|          |    icmp_ln407_fu_681    |    0    |    0    |    11   |
|   icmp   |   icmp_ln407_1_fu_687   |    0    |    0    |    11   |
|          |   icmp_ln407_2_fu_705   |    0    |    0    |    11   |
|          |   icmp_ln1003_fu_1631   |    0    |    0    |    13   |
|          |   icmp_ln1035_fu_2049   |    0    |    0    |    8    |
|          |   icmp_ln1039_fu_2070   |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |      x_is_1_fu_602      |    0    |    0    |    2    |
|          |      x_is_p1_fu_622     |    0    |    0    |    2    |
|          |     and_ln407_fu_693    |    0    |    0    |    2    |
|    and   |    and_ln407_1_fu_699   |    0    |    0    |    2    |
|          |     x_is_NaN_fu_1978    |    0    |    0    |    2    |
|          |    and_ln657_fu_2125    |    0    |    0    |    2    |
|          |    and_ln1039_fu_2157   |    0    |    0    |    2    |
|          |   and_ln1039_1_fu_2163  |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln970_fu_616    |    0    |    0    |    2    |
|    xor   |     xor_ln369_fu_675    |    0    |    0    |    2    |
|          |    xor_ln1023_fu_1973   |    0    |    0    |    2    |
|          |    xor_ln657_fu_2151    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     or_ln407_fu_1983    |    0    |    0    |    2    |
|    or    |    or_ln407_1_fu_1995   |    0    |    0    |    2    |
|          |    or_ln407_2_fu_2008   |    0    |    0    |    2    |
|          |    or_ln407_3_fu_2138   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |       grp_fu_2176       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |  base_read_read_fu_388  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     bs_exp_V_fu_566     |    0    |    0    |    0    |
|          |     index0_V_fu_646     |    0    |    0    |    0    |
|          |        a_V_fu_747       |    0    |    0    |    0    |
|          |       z2_V_fu_844       |    0    |    0    |    0    |
|          |       a_V_1_fu_854      |    0    |    0    |    0    |
|          |       tmp_6_fu_864      |    0    |    0    |    0    |
|          |       a_V_2_fu_935      |    0    |    0    |    0    |
|          |       z4_V_fu_1016      |    0    |    0    |    0    |
|          |      tmp_s_fu_1026      |    0    |    0    |    0    |
|          |      tmp_3_fu_1036      |    0    |    0    |    0    |
|          |      tmp_4_fu_1107      |    0    |    0    |    0    |
|          |      tmp_8_fu_1117      |    0    |    0    |    0    |
|          |      tmp_9_fu_1127      |    0    |    0    |    0    |
|          |      tmp_10_fu_1194     |    0    |    0    |    0    |
|          |      tmp_11_fu_1204     |    0    |    0    |    0    |
|          |      tmp_12_fu_1214     |    0    |    0    |    0    |
|          |      tmp_13_fu_1281     |    0    |    0    |    0    |
|          |      tmp_14_fu_1291     |    0    |    0    |    0    |
|          |      tmp_15_fu_1301     |    0    |    0    |    0    |
|partselect|      tmp_16_fu_1404     |    0    |    0    |    0    |
|          |      tmp_17_fu_1414     |    0    |    0    |    0    |
|          |      rhs_s_fu_1488      |    0    |    0    |    0    |
|          |    trunc_ln1_fu_1535    |    0    |    0    |    0    |
|          |    m_fix_hi_V_fu_1570   |    0    |    0    |    0    |
|          |    trunc_ln2_fu_1588    |    0    |    0    |    0    |
|          |  ret_V_25_cast_fu_1612  |    0    |    0    |    0    |
|          |  trunc_ln813_1_fu_1668  |    0    |    0    |    0    |
|          |   m_diff_hi_V_fu_1682   |    0    |    0    |    0    |
|          |       Z2_V_fu_1692      |    0    |    0    |    0    |
|          |       Z3_V_fu_1702      |    0    |    0    |    0    |
|          |      Z4_ind_fu_1716     |    0    |    0    |    0    |
|          |        r_fu_1736        |    0    |    0    |    0    |
|          |  trunc_ln813_s_fu_1780  |    0    |    0    |    0    |
|          |      tmp_18_fu_1815     |    0    |    0    |    0    |
|          |  trunc_ln813_2_fu_1850  |    0    |    0    |    0    |
|          |  exp_Z1P_m_1_V_fu_1892  |    0    |    0    |    0    |
|          |   exp_Z1_hi_V_fu_1902   |    0    |    0    |    0    |
|          |      tmp_21_fu_2039     |    0    |    0    |    0    |
|          |       tmp_fu_2076       |    0    |    0    |    0    |
|          |      tmp_1_fu_2085      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     bs_sig_V_fu_576     |    0    |    0    |    0    |
|          |    p_Result_12_fu_642   |    0    |    0    |    0    |
|          |    trunc_ln813_fu_757   |    0    |    0    |    0    |
|   trunc  |   trunc_ln813_3_fu_945  |    0    |    0    |    0    |
|          |   trunc_ln1003_fu_1628  |    0    |    0    |    0    |
|          |        Z4_fu_1712       |    0    |    0    |    0    |
|          |   trunc_ln1347_fu_1929  |    0    |    0    |    0    |
|          |   trunc_ln186_fu_2101   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln515_fu_580    |    0    |    0    |    0    |
|          |    zext_ln541_fu_670    |    0    |    0    |    0    |
|          |    zext_ln1488_fu_727   |    0    |    0    |    0    |
|          |    zext_ln838_fu_738    |    0    |    0    |    0    |
|          |    zext_ln1271_fu_776   |    0    |    0    |    0    |
|          |    zext_ln1273_fu_779   |    0    |    0    |    0    |
|          |   zext_ln1488_1_fu_807  |    0    |    0    |    0    |
|          |    zext_ln1347_fu_825   |    0    |    0    |    0    |
|          |    zext_ln1348_fu_835   |    0    |    0    |    0    |
|          |   zext_ln1271_1_fu_874  |    0    |    0    |    0    |
|          |   zext_ln1273_1_fu_877  |    0    |    0    |    0    |
|          |    zext_ln818_fu_886    |    0    |    0    |    0    |
|          |   zext_ln1347_1_fu_904  |    0    |    0    |    0    |
|          |    zext_ln813_fu_908    |    0    |    0    |    0    |
|          |   zext_ln1348_1_fu_925  |    0    |    0    |    0    |
|          |   zext_ln1271_2_fu_956  |    0    |    0    |    0    |
|          |   zext_ln1273_2_fu_959  |    0    |    0    |    0    |
|          |   zext_ln1347_2_fu_985  |    0    |    0    |    0    |
|          |   zext_ln813_1_fu_989   |    0    |    0    |    0    |
|          |  zext_ln1348_2_fu_1006  |    0    |    0    |    0    |
|          |  zext_ln1271_4_fu_1046  |    0    |    0    |    0    |
|          |  zext_ln1273_6_fu_1049  |    0    |    0    |    0    |
|          |   zext_ln818_1_fu_1058  |    0    |    0    |    0    |
|          |  zext_ln1347_3_fu_1076  |    0    |    0    |    0    |
|          |   zext_ln813_2_fu_1080  |    0    |    0    |    0    |
|          |  zext_ln1348_3_fu_1097  |    0    |    0    |    0    |
|          |  zext_ln1271_5_fu_1137  |    0    |    0    |    0    |
|          |  zext_ln1273_7_fu_1140  |    0    |    0    |    0    |
|          |  zext_ln1347_4_fu_1163  |    0    |    0    |    0    |
|          |   zext_ln813_3_fu_1167  |    0    |    0    |    0    |
|          |  zext_ln1348_4_fu_1184  |    0    |    0    |    0    |
|          |  zext_ln1271_6_fu_1224  |    0    |    0    |    0    |
|          |  zext_ln1273_8_fu_1227  |    0    |    0    |    0    |
|          |  zext_ln1347_5_fu_1250  |    0    |    0    |    0    |
|          |   zext_ln813_4_fu_1254  |    0    |    0    |    0    |
|          |  zext_ln1348_5_fu_1271  |    0    |    0    |    0    |
|          |  zext_ln1347_6_fu_1325  |    0    |    0    |    0    |
|          |   zext_ln813_5_fu_1329  |    0    |    0    |    0    |
|          |  zext_ln1271_7_fu_1339  |    0    |    0    |    0    |
|          |  zext_ln1273_9_fu_1342  |    0    |    0    |    0    |
|   zext   |   zext_ln541_1_fu_1360  |    0    |    0    |    0    |
|          |   zext_ln541_6_fu_1364  |    0    |    0    |    0    |
|          |   zext_ln541_7_fu_1368  |    0    |    0    |    0    |
|          |   zext_ln541_8_fu_1372  |    0    |    0    |    0    |
|          |   zext_ln541_9_fu_1376  |    0    |    0    |    0    |
|          |  zext_ln541_10_fu_1380  |    0    |    0    |    0    |
|          |  zext_ln1348_6_fu_1391  |    0    |    0    |    0    |
|          |  zext_ln541_11_fu_1400  |    0    |    0    |    0    |
|          |   zext_ln223_5_fu_1424  |    0    |    0    |    0    |
|          |   zext_ln223_6_fu_1428  |    0    |    0    |    0    |
|          |  zext_ln1270_2_fu_1438  |    0    |    0    |    0    |
|          |    zext_ln223_fu_1447   |    0    |    0    |    0    |
|          |   zext_ln223_1_fu_1450  |    0    |    0    |    0    |
|          |   zext_ln223_2_fu_1453  |    0    |    0    |    0    |
|          |   zext_ln223_3_fu_1456  |    0    |    0    |    0    |
|          |   zext_ln223_4_fu_1459  |    0    |    0    |    0    |
|          |   zext_ln813_7_fu_1479  |    0    |    0    |    0    |
|          |   zext_ln813_6_fu_1498  |    0    |    0    |    0    |
|          |   zext_ln813_8_fu_1506  |    0    |    0    |    0    |
|          |  zext_ln1348_7_fu_1522  |    0    |    0    |    0    |
|          |  zext_ln1348_8_fu_1526  |    0    |    0    |    0    |
|          |   zext_ln541_3_fu_1726  |    0    |    0    |    0    |
|          |   zext_ln541_4_fu_1731  |    0    |    0    |    0    |
|          |   zext_ln813_9_fu_1746  |    0    |    0    |    0    |
|          |  zext_ln813_10_fu_1749  |    0    |    0    |    0    |
|          |   zext_ln1270_fu_1767   |    0    |    0    |    0    |
|          |  zext_ln1273_3_fu_1771  |    0    |    0    |    0    |
|          |   zext_ln541_5_fu_1790  |    0    |    0    |    0    |
|          |  zext_ln1347_7_fu_1794  |    0    |    0    |    0    |
|          |  zext_ln813_11_fu_1797  |    0    |    0    |    0    |
|          |  zext_ln813_12_fu_1805  |    0    |    0    |    0    |
|          |  zext_ln1270_1_fu_1833  |    0    |    0    |    0    |
|          |  zext_ln1273_4_fu_1837  |    0    |    0    |    0    |
|          |   zext_ln541_2_fu_1846  |    0    |    0    |    0    |
|          |  zext_ln1347_8_fu_1870  |    0    |    0    |    0    |
|          |  zext_ln813_13_fu_1874  |    0    |    0    |    0    |
|          |  zext_ln813_14_fu_1882  |    0    |    0    |    0    |
|          |  zext_ln1271_3_fu_1912  |    0    |    0    |    0    |
|          |  zext_ln1273_5_fu_1915  |    0    |    0    |    0    |
|          |  zext_ln1347_9_fu_1940  |    0    |    0    |    0    |
|          |  zext_ln1347_10_fu_1943 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_2_fu_608      |    0    |    0    |    0    |
|          |    p_Result_s_fu_634    |    0    |    0    |    0    |
|          |       tmp_7_fu_761      |    0    |    0    |    0    |
| bitselect|   p_Result_14_fu_1580   |    0    |    0    |    0    |
|          |    p_Result_5_fu_1621   |    0    |    0    |    0    |
|          |    p_Result_8_fu_1965   |    0    |    0    |    0    |
|          |      tmp_22_fu_2055     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_13_fu_711   |    0    |    0    |    0    |
|          |      r_V_21_fu_720      |    0    |    0    |    0    |
|          |       z1_V_fu_769       |    0    |    0    |    0    |
|          | zext_ln1488_cast_fu_789 |    0    |    0    |    0    |
|          |       tmp_5_fu_798      |    0    |    0    |    0    |
|          |        lhs_fu_818       |    0    |    0    |    0    |
|          |        eZ_fu_889        |    0    |    0    |    0    |
|          |       lhs_2_fu_897      |    0    |    0    |    0    |
|          |       rhs_3_fu_918      |    0    |    0    |    0    |
|          |       z3_V_fu_949       |    0    |    0    |    0    |
|          |       eZ_1_fu_969       |    0    |    0    |    0    |
|          |       lhs_4_fu_978      |    0    |    0    |    0    |
|          |       rhs_6_fu_999      |    0    |    0    |    0    |
|          |       eZ_2_fu_1061      |    0    |    0    |    0    |
|          |      lhs_6_fu_1069      |    0    |    0    |    0    |
|          |      rhs_9_fu_1090      |    0    |    0    |    0    |
|bitconcatenate|       eZ_3_fu_1149      |    0    |    0    |    0    |
|          |      lhs_8_fu_1156      |    0    |    0    |    0    |
|          |      rhs_12_fu_1177     |    0    |    0    |    0    |
|          |       eZ_4_fu_1236      |    0    |    0    |    0    |
|          |      lhs_10_fu_1243     |    0    |    0    |    0    |
|          |      rhs_15_fu_1264     |    0    |    0    |    0    |
|          |       eZ_5_fu_1311      |    0    |    0    |    0    |
|          |      lhs_12_fu_1318     |    0    |    0    |    0    |
|          |      rhs_18_fu_1384     |    0    |    0    |    0    |
|          |      lhs_V_fu_1515      |    0    |    0    |    0    |
|          |     lhs_V_2_fu_1545     |    0    |    0    |    0    |
|          |      rhs_19_fu_1601     |    0    |    0    |    0    |
|          |     ret_V_34_fu_1759    |    0    |    0    |    0    |
|          |   exp_Z2_m_1_V_fu_1825  |    0    |    0    |    0    |
|          |     lhs_V_4_fu_1860     |    0    |    0    |    0    |
|          |     lhs_V_7_fu_1933     |    0    |    0    |    0    |
|          |    trunc_ln3_fu_1946    |    0    |    0    |    0    |
|          |   p_Result_15_fu_2111   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln813_fu_1351   |    0    |    0    |    0    |
|          |   sext_ln1347_fu_1552   |    0    |    0    |    0    |
|   sext   |  sext_ln1347_1_fu_1561  |    0    |    0    |    0    |
|          |   sext_ln1271_fu_1598   |    0    |    0    |    0    |
|          |  sext_ln1347_2_fu_1608  |    0    |    0    |    0    |
|          |   sext_ln1270_fu_1659   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    45   |   5494  |   7054  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------------------------+--------+
|                                                                                   |   FF   |
+-----------------------------------------------------------------------------------+--------+
|                                  Elog2_V_reg_2613                                 |   90   |
|                                   Z2_V_reg_2680                                   |    8   |
|                                   Z3_V_reg_2687                                   |    8   |
|                                    Z4_reg_2692                                    |   35   |
|                                   a_V_1_reg_2306                                  |    6   |
|                                   a_V_2_reg_2338                                  |    6   |
|                                    a_V_reg_2269                                   |    4   |
|                               add_ln1347_1_reg_2821                               |   105  |
|                                add_ln813_1_reg_2598                               |   103  |
|                                add_ln813_4_reg_2582                               |   83   |
|                                add_ln813_5_reg_2603                               |   93   |
|                                 add_ln813_reg_2593                                |   109  |
|                                and_ln407_1_reg_2236                               |    1   |
|                                  b_exp_2_reg_2221                                 |   12   |
|                                b_frac_V_1_reg_2252                                |   54   |
|                          b_frac_tilde_inverse_V_reg_2247                          |    6   |
|                               exp_Z1P_m_1_V_reg_2780                              |   50   |
|                                 exp_Z1_V_reg_2775                                 |   58   |
|                                exp_Z1_hi_V_reg_2785                               |   50   |
|                               exp_Z2P_m_1_V_reg_2743                              |   44   |
|                                   f_Z3_reg_2713                                   |   26   |
|                               icmp_ln1019_1_reg_2204                              |    1   |
|                                icmp_ln1019_reg_2187                               |    1   |
|                               icmp_ln407_2_reg_2242                               |    1   |
|                                log_sum_V_1_reg_2618                               |   109  |
|                                 log_sum_V_reg_2552                                |   109  |
|                                 logn_V_1_reg_2562                                 |   102  |
|                                 logn_V_2_reg_2567                                 |   97   |
|                                 logn_V_3_reg_2572                                 |   92   |
|                                 logn_V_4_reg_2577                                 |   87   |
|                                  logn_V_reg_2557                                  |   105  |
|                                m_diff_hi_V_reg_2675                               |    8   |
|                                m_fix_hi_V_reg_2633                                |   16   |
|                                 mul_ln838_reg_2262                                |   54   |
|                                p_Result_12_reg_2215                               |   52   |
|                                p_Result_14_reg_2638                               |    1   |
|                                p_Result_8_reg_2826                                |    1   |
|                                p_Result_s_reg_2210                                |    1   |
|        pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr_reg_2502        |    6   |
|   pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr_reg_2231  |    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr_reg_2517|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr_reg_2522|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr_reg_2527|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr_reg_2532|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr_reg_2537|    6   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr_reg_2507|    4   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr_reg_2512|    6   |
|    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr_reg_2765    |    8   |
|     pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr_reg_2738     |    8   |
|    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1_reg_2702    |    8   |
|     pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_reg_2697     |    8   |
|                                  r_V_22_reg_2295                                  |   75   |
|                                  r_V_23_reg_2327                                  |   79   |
|                                  r_V_24_reg_2359                                  |   89   |
|                                  r_V_25_reg_2391                                  |   98   |
|                                  r_V_26_reg_2423                                  |   93   |
|                                  r_V_27_reg_2455                                  |   88   |
|                                  r_V_28_reg_2497                                  |   83   |
|                                    r_V_reg_2805                                   |   100  |
|                                 ret_V_16_reg_2628                                 |   120  |
|                                 ret_V_23_reg_2816                                 |   107  |
|                                 ret_V_30_reg_2477                                 |   136  |
|                                 ret_V_32_reg_2658                                 |   13   |
|                                 ret_V_33_reg_2707                                 |   36   |
|                                 ret_V_34_reg_2718                                 |   43   |
|                                 ret_V_35_reg_2800                                 |   58   |
|                                  ret_V_4_reg_2332                                 |   82   |
|                                   rhs_s_reg_2608                                  |   79   |
|                                sext_ln1270_reg_2665                               |   71   |
|                                sext_ln1271_reg_2648                               |   31   |
|                               sext_ln1347_2_reg_2653                              |   31   |
|                                sext_ln813_reg_2492                                |   90   |
|                                  tmp_10_reg_2428                                  |   82   |
|                                  tmp_11_reg_2434                                  |   76   |
|                                  tmp_12_reg_2439                                  |    6   |
|                                  tmp_13_reg_2460                                  |   77   |
|                                  tmp_14_reg_2466                                  |   71   |
|                                  tmp_15_reg_2471                                  |    6   |
|                                  tmp_16_reg_2542                                  |   72   |
|                                  tmp_17_reg_2547                                  |   40   |
|                                  tmp_18_reg_2749                                  |   40   |
|                                   tmp_3_reg_2375                                  |    6   |
|                                   tmp_4_reg_2396                                  |   87   |
|                                   tmp_6_reg_2312                                  |   67   |
|                                   tmp_7_reg_2280                                  |    1   |
|                                   tmp_8_reg_2402                                  |   81   |
|                                   tmp_9_reg_2407                                  |    6   |
|                                   tmp_s_reg_2370                                  |   86   |
|                               trunc_ln1347_reg_2811                               |   56   |
|                                 trunc_ln1_reg_2623                                |   73   |
|                                 trunc_ln2_reg_2643                                |   59   |
|                               trunc_ln813_1_reg_2670                              |   59   |
|                               trunc_ln813_2_reg_2770                              |   36   |
|                               trunc_ln813_3_reg_2344                              |   76   |
|                                trunc_ln813_reg_2275                               |   50   |
|                               trunc_ln813_s_reg_2733                              |   20   |
|                                  x_is_1_reg_2192                                  |    1   |
|                                  x_is_p1_reg_2198                                 |    1   |
|                                   z2_V_reg_2300                                   |   73   |
|                                   z4_V_reg_2364                                   |   92   |
|                               zext_ln1270_1_reg_2755                              |   93   |
|                               zext_ln1270_2_reg_2587                              |   80   |
|                                zext_ln1270_reg_2723                               |   79   |
|                               zext_ln1271_1_reg_2317                              |   79   |
|                               zext_ln1271_2_reg_2349                              |   89   |
|                               zext_ln1271_3_reg_2790                              |   100  |
|                               zext_ln1271_4_reg_2381                              |   98   |
|                               zext_ln1271_5_reg_2413                              |   93   |
|                               zext_ln1271_6_reg_2445                              |   88   |
|                               zext_ln1271_7_reg_2482                              |   83   |
|                                zext_ln1271_reg_2285                               |   75   |
|                               zext_ln1273_1_reg_2322                              |   79   |
|                               zext_ln1273_2_reg_2354                              |   89   |
|                               zext_ln1273_3_reg_2728                              |   79   |
|                               zext_ln1273_4_reg_2760                              |   93   |
|                               zext_ln1273_5_reg_2795                              |   100  |
|                               zext_ln1273_6_reg_2386                              |   98   |
|                               zext_ln1273_7_reg_2418                              |   93   |
|                               zext_ln1273_8_reg_2450                              |   88   |
|                               zext_ln1273_9_reg_2487                              |   83   |
|                                zext_ln1273_reg_2290                               |   75   |
|                                zext_ln541_reg_2226                                |   64   |
|                                zext_ln838_reg_2257                                |   54   |
+-----------------------------------------------------------------------------------+--------+
|                                       Total                                       |  6826  |
+-----------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_401 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_414 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_427 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_440 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_453 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_466 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_479 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_492 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_505 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_518 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_518 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_543 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_556 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_741    |  p0  |   2  |  54  |   108  ||    9    |
|     grp_fu_741    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_783    |  p0  |   2  |  71  |   142  ||    9    |
|     grp_fu_783    |  p1  |   2  |   4  |    8   ||    9    |
|     grp_fu_880    |  p0  |   2  |  73  |   146  ||    9    |
|     grp_fu_880    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_963    |  p0  |   2  |  83  |   166  ||    9    |
|     grp_fu_963    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1052    |  p0  |   2  |  92  |   184  ||    9    |
|    grp_fu_1052    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1143    |  p0  |   2  |  87  |   174  ||    9    |
|    grp_fu_1143    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1230    |  p0  |   2  |  82  |   164  ||    9    |
|    grp_fu_1230    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1345    |  p0  |   2  |  77  |   154  ||    9    |
|    grp_fu_1345    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1354    |  p0  |   2  |  12  |   24   ||    9    |
|    grp_fu_1441    |  p0  |   2  |  40  |   80   ||    9    |
|    grp_fu_1441    |  p1  |   2  |  40  |   80   ||    9    |
|    grp_fu_1662    |  p0  |   2  |  13  |   26   ||    9    |
|    grp_fu_1774    |  p0  |   2  |  43  |   86   ||    9    |
|    grp_fu_1774    |  p1  |   2  |  36  |   72   ||    9    |
|    grp_fu_1840    |  p0  |   2  |  49  |   98   ||    9    |
|    grp_fu_1840    |  p1  |   2  |  44  |   88   ||    9    |
|    grp_fu_1918    |  p0  |   2  |  50  |   100  ||    9    |
|    grp_fu_1918    |  p1  |   2  |  50  |   100  ||    9    |
|    grp_fu_2176    |  p0  |   3  |  16  |   48   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2284  || 63.6393 ||   365   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   45   |    -   |  5494  |  7054  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   63   |    -   |   365  |
|  Register |    -   |    -   |  6826  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   45   |   63   |  12320 |  7419  |
+-----------+--------+--------+--------+--------+
