GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\gpio\ip_gpio.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\msxbus\ip_msxbus.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\pwm\ip_pwm.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v'
Undeclared symbol 'mem_clk', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":132)
Undeclared symbol 'mem_clk_lock', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":133)
Undeclared symbol 'w_o_data', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":146)
Undeclared symbol 'n_sltsl', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":148)
Undeclared symbol 'n_rd', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":149)
Undeclared symbol 'n_wr', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":150)
Undeclared symbol 'n_ioreq', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":151)
Undeclared symbol 'n_mereq', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":152)
Undeclared symbol 'w_sound_flip', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":213)
Compiling module 'tangcart_msx'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":27)
Compiling module 'Gowin_PLL'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\gowin_pll\gowin_pll.v":10)
Compiling module 'ip_msxbus'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\msxbus\ip_msxbus.v":28)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'o_data'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":146)
Compiling module 'ip_pwm'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\pwm\ip_pwm.v":27)
Compiling module 'ip_gpio'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\gpio\ip_gpio.v":27)
WARN  (EX1998) : Net 'w_i_data[7]' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":98)
WARN  (EX1998) : Net 'n_sltsl' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":148)
WARN  (EX1998) : Net 'n_rd' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":149)
WARN  (EX1998) : Net 'n_wr' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":150)
WARN  (EX1998) : Net 'n_ioreq' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":151)
WARN  (EX1998) : Net 'n_mereq' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":152)
NOTE  (EX0101) : Current top module is "tangcart_msx"
WARN  (EX0211) : The output port "srom_cs" of module "tangcart_msx" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":35)
WARN  (EX0211) : The output port "srom_mosi" of module "tangcart_msx" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":36)
WARN  (EX0211) : The output port "srom_sclk" of module "tangcart_msx" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":37)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input tf_miso is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":33)
WARN  (CV0016) : Input srom_miso is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":38)
WARN  (CV0016) : Input tclock is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":41)
WARN  (CV0016) : Input n_tsltsl is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":42)
WARN  (CV0016) : Input n_tmerq is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":43)
WARN  (CV0016) : Input n_tiorq is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":44)
WARN  (CV0016) : Input n_twr is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":45)
WARN  (CV0016) : Input n_trd is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":46)
WARN  (CV0020) : Input ta[15:8] is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":47)
WARN  (CV0016) : Input button is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":52)
WARN  (CV0020) : Input dip_sw[7:6] is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":53)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\impl\gwsynthesis\TangcartMSX.vg" completed
[100%] Generate report file "D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\impl\gwsynthesis\TangcartMSX_syn.rpt.html" completed
GowinSynthesis finish
