INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_5_GCD/GCD/GCD.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2g
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_5_GCD/GCD/GCD.srcs/sources_1/new/gcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_5_GCD/GCD/GCD.srcs/sources_1/new/gcd_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_5_GCD/GCD/GCD.srcs/sources_1/new/gcd_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_5_GCD/GCD/GCD.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_5_GCD/GCD/GCD.srcs/sim_1/new/gcd_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_tb
