Time resolution is 1 ps
$finish called at time : 213 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/read_write_ram_dist/read_write_ram_dist.srcs/sim_1/new/ram_dist_tb.v" Line 58
