drm/i915: Add more Kabylake PCI IDs.

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-514.el7
Rebuild_CHGLOG: - [drm] i915: Add more Kabylake PCI IDs (Rob Clark) [1348329 1349064]
Rebuild_FUZZ: 92.54%
commit-author Rodrigo Vivi <rodrigo.vivi@intel.com>
commit 33d9391d3020e069dca98fa87a604c037beb2b9e
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-514.el7/33d9391d.failed

The spec has been updated adding new PCI IDs.

	Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
	Reviewed-by: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
Link: http://patchwork.freedesktop.org/patch/msgid/1466718636-19675-1-git-send-email-rodrigo.vivi@intel.com
(cherry picked from commit 33d9391d3020e069dca98fa87a604c037beb2b9e)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	include/drm/i915_pciids.h
diff --cc include/drm/i915_pciids.h
index 613372375ada,87dde1c48fbf..000000000000
--- a/include/drm/i915_pciids.h
+++ b/include/drm/i915_pciids.h
@@@ -277,14 -277,68 +277,62 @@@
  	INTEL_VGA_DEVICE(0x191D, info)  /* WKS GT2 */
  
  #define INTEL_SKL_GT3_IDS(info) \
 -	INTEL_VGA_DEVICE(0x1923, info), /* ULT GT3 */ \
  	INTEL_VGA_DEVICE(0x1926, info), /* ULT GT3 */ \
 -	INTEL_VGA_DEVICE(0x1927, info), /* ULT GT3 */ \
  	INTEL_VGA_DEVICE(0x192B, info), /* Halo GT3 */ \
 -	INTEL_VGA_DEVICE(0x192A, info)  /* SRV GT3 */
 +	INTEL_VGA_DEVICE(0x192A, info) /* SRV GT3 */ \
  
 -#define INTEL_SKL_GT4_IDS(info) \
 -	INTEL_VGA_DEVICE(0x1932, info), /* DT GT4 */ \
 -	INTEL_VGA_DEVICE(0x193B, info), /* Halo GT4 */ \
 -	INTEL_VGA_DEVICE(0x193D, info), /* WKS GT4 */ \
 -	INTEL_VGA_DEVICE(0x193A, info)  /* SRV GT4 */
 -
 -#define INTEL_SKL_IDS(info)	 \
 +#define INTEL_SKL_IDS(info) \
  	INTEL_SKL_GT1_IDS(info), \
  	INTEL_SKL_GT2_IDS(info), \
 -	INTEL_SKL_GT3_IDS(info), \
 -	INTEL_SKL_GT4_IDS(info)
 +	INTEL_SKL_GT3_IDS(info)
  
++<<<<<<< HEAD
++=======
+ #define INTEL_BXT_IDS(info) \
+ 	INTEL_VGA_DEVICE(0x0A84, info), \
+ 	INTEL_VGA_DEVICE(0x1A84, info), \
+ 	INTEL_VGA_DEVICE(0x1A85, info), \
+ 	INTEL_VGA_DEVICE(0x5A84, info), /* APL HD Graphics 505 */ \
+ 	INTEL_VGA_DEVICE(0x5A85, info)  /* APL HD Graphics 500 */
+ 
+ #define INTEL_KBL_GT1_IDS(info)	\
+ 	INTEL_VGA_DEVICE(0x5913, info), /* ULT GT1.5 */ \
+ 	INTEL_VGA_DEVICE(0x5915, info), /* ULX GT1.5 */ \
+ 	INTEL_VGA_DEVICE(0x5917, info), /* DT  GT1.5 */ \
+ 	INTEL_VGA_DEVICE(0x5906, info), /* ULT GT1 */ \
+ 	INTEL_VGA_DEVICE(0x590E, info), /* ULX GT1 */ \
+ 	INTEL_VGA_DEVICE(0x5902, info), /* DT  GT1 */ \
+ 	INTEL_VGA_DEVICE(0x5908, info), /* Halo GT1 */ \
+ 	INTEL_VGA_DEVICE(0x590B, info), /* Halo GT1 */ \
+ 	INTEL_VGA_DEVICE(0x590A, info) /* SRV GT1 */
+ 
+ #define INTEL_KBL_GT2_IDS(info)	\
+ 	INTEL_VGA_DEVICE(0x5916, info), /* ULT GT2 */ \
+ 	INTEL_VGA_DEVICE(0x5921, info), /* ULT GT2F */ \
+ 	INTEL_VGA_DEVICE(0x591E, info), /* ULX GT2 */ \
+ 	INTEL_VGA_DEVICE(0x5912, info), /* DT  GT2 */ \
+ 	INTEL_VGA_DEVICE(0x591B, info), /* Halo GT2 */ \
+ 	INTEL_VGA_DEVICE(0x591A, info), /* SRV GT2 */ \
+ 	INTEL_VGA_DEVICE(0x591D, info) /* WKS GT2 */
+ 
+ #define INTEL_KBL_GT3_IDS(info) \
+ 	INTEL_VGA_DEVICE(0x5923, info), /* ULT GT3 */ \
+ 	INTEL_VGA_DEVICE(0x5926, info), /* ULT GT3 */ \
+ 	INTEL_VGA_DEVICE(0x5927, info), /* ULT GT3 */ \
+ 	INTEL_VGA_DEVICE(0x592B, info), /* Halo GT3 */ \
+ 	INTEL_VGA_DEVICE(0x592A, info) /* SRV GT3 */
+ 
+ #define INTEL_KBL_GT4_IDS(info) \
+ 	INTEL_VGA_DEVICE(0x5932, info), /* DT  GT4 */ \
+ 	INTEL_VGA_DEVICE(0x593B, info), /* Halo GT4 */ \
+ 	INTEL_VGA_DEVICE(0x593A, info), /* SRV GT4 */ \
+ 	INTEL_VGA_DEVICE(0x593D, info)  /* WKS GT4 */
+ 
+ #define INTEL_KBL_IDS(info) \
+ 	INTEL_KBL_GT1_IDS(info), \
+ 	INTEL_KBL_GT2_IDS(info), \
+ 	INTEL_KBL_GT3_IDS(info), \
+ 	INTEL_KBL_GT4_IDS(info)
++>>>>>>> 33d9391d3020 (drm/i915: Add more Kabylake PCI IDs.)
  
  #endif /* _I915_PCIIDS_H */
* Unmerged path include/drm/i915_pciids.h
