<html>
<head>
    <meta charset="utf-8"/>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
    <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
    <meta name="description" content=""/>
    <meta name="author" content="Namdak Tonpa"/>
    <title>2019-06-06</title>
    <link rel="stylesheet" href="https://n2o.dev/blank.css" />
    <link rel="stylesheet" href="../../journal.css" />
</head>
<body>
<nav>
    <a href='../../index.html'>5HT</a>
    <a href='../index.html'>TOP</a>
    <a href='#'>2019-06-06</a>
</nav>
<main>
    <section>
        <h3>ARM64</h3>

        <p>За сегодня пересмотрел следующие документы:</p>

        <h3>Interconnect</h3>
        <p><a href="http://ns.synrc.com/publications/AA64/DDI0354.pdf">PL300: Interconenct</a><br>
           <a href="http://ns.synrc.com/publications/AA64/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf">QoS-400: CoreLink TSPEC PBR</a><br>
           <a href="http://ns.synrc.com/publications/AA64/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf">TLX-400: Clock Interconnect</a><br>
           <a href="http://ns.synrc.com/publications/AA64/corelink_cci550_cache_coherent_interconnect_technical_reference_manual_100282_0100_01_en.pdf">CCI-550: Interconnect Coherency</a><br>
           <a href="http://ns.synrc.com/publications/AA64/corelink_lpd500_technical_reference_manual_100361_0000_03_en.pdf">LPD-500: Sequence/Expander Clock</a><br>
        </P>
        <h3>Network Interconnect</h3>
        <p>
           <a href="http://ns.synrc.com/publications/AA64/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf">NIC-450: Network Interconnect</a><br>
           <a href="http://ns.synrc.com/publications/AA64/corelink_ccn508_cache_coherent_network_technical_reference_manual_100020_0001_01_en.pdf">CCN-508: Network Coherency</a><br>
           <a href="http://ns.synrc.com/publications/AA64/corelink_cmn600_coherent_mesh_network_technical_reference_manual_100180_0300_00_en.pdf">CMN-600: Coherent Mesh Network</a><br>
        </P>

        <h3>Virtualization</h3>
        <p>
           <a href="http://ns.synrc.com/publications/AA64/DDI0598_MPAM_supp_armv8a.pdf">MPAM: Memory Supervision Partitioning</a><br>
           <a href="http://ns.synrc.com/publications/AA64/ARM_DDI_0587C_a_RAS.pdf">RAS: Error Interrupts and Registers</a><br>
           <a href="http://ns.synrc.com/publications/AA64/PRD29-GENC-009492C_trustzone_security_whitepaper.pdf">TrustZone: AXI Bus Security</a><br>
        </p>

        <h3>Core</h3>
        <p>
           <a href="http://ns.synrc.com/publications/AA64/the_a64_Instruction_set_100898_0100.pdf">A64: ISA</a> — по этому документу буду писать ассемблер<br>
           <a href="http://ns.synrc.com/publications/AA64/DDI0487D_b_armv8_arm.pdf">A32, A64: Design, ISA, SLA, ALA</a><br>
           <a href="http://ns.synrc.com/publications/AA64/DDI0500J_cortex_a53_trm.pdf">A53: Timer, GIC, MMU, L1, L2, Cache, Debug, PMU</a><br>
           <a href="http://ns.synrc.com/publications/AA64/IHI0070C_System_Memory_Management_Unit_Arm_Architecture_Specification.pdf">MMU: Architecture</a><br>
           <a href="http://ns.synrc.com/publications/AA64/DDI0584A_e_SVE_supp_armv8A.pdf">SVE: 256-bit Packed Vectors</a><br>
           <a href="http://ns.synrc.com/publications/AA64/DHT0002A_introducing_neon.pdf">NEON: Int-64, FPU-32, Polynomials-16</a><br>
        </p>

        <h3>Cheat Sheets</h3>
        <p>
           <a href="http://ns.synrc.com/publications/AA64/QRC0001_UAL.pdf">T32</a><br>
           <a href="http://ns.synrc.com/publications/AA64/QRC0006_UAL16.pdf">T32-16</a><br>
           <a href="http://ns.synrc.com/publications/AA64/QRC0007_VFP.pdf">VFP</a><br>
        </p>

    </section>
</main>
<footer>Namdak Tonpa <span class="heart">&nbsp;❤&nbsp;</span> 2009—2019</footer>
</body>
</html>
