INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/ReRAM/ReRAM.srcs/sources_1/new/reram_crossbar_emulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reram_crossbar_emulation
ERROR: [VRFC 10-1243] port output_sums must not be declared to be an array [C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/ReRAM/ReRAM.srcs/sources_1/new/reram_crossbar_emulation.v:19]
ERROR: [VRFC 10-2787] module reram_crossbar_emulation ignored due to previous errors [C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/ReRAM/ReRAM.srcs/sources_1/new/reram_crossbar_emulation.v:8]
