

================================================================
== Vivado HLS Report for 'pool_write'
================================================================
* Date:           Wed Jan 20 17:36:44 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        finalpool_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.107 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      903|      903| 9.030 us | 9.030 us |  903|  903|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      901|      901|         7|          1|          1|   896|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [finalpool.cpp:179]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.26>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln179, %hls_label_5_end ]" [finalpool.cpp:179]   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%col_0 = phi i6 [ 0, %0 ], [ %select_ln189_1, %hls_label_5_end ]" [finalpool.cpp:189]   --->   Operation 12 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ti_0 = phi i5 [ 0, %0 ], [ %ti, %hls_label_5_end ]"   --->   Operation 13 'phi' 'ti_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.82ns)   --->   "%col = add i6 %col_0, 1" [finalpool.cpp:189]   --->   Operation 14 'add' 'col' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.77ns)   --->   "%icmp_ln179 = icmp eq i10 %indvar_flatten, -128" [finalpool.cpp:179]   --->   Operation 15 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln179 = add i10 %indvar_flatten, 1" [finalpool.cpp:179]   --->   Operation 16 'add' 'add_ln179' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln179, label %2, label %hls_label_5_begin" [finalpool.cpp:179]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.36ns)   --->   "%icmp_ln184 = icmp eq i5 %ti_0, -16" [finalpool.cpp:184]   --->   Operation 18 'icmp' 'icmp_ln184' <Predicate = (!icmp_ln179)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.21ns)   --->   "%select_ln189 = select i1 %icmp_ln184, i5 0, i5 %ti_0" [finalpool.cpp:189]   --->   Operation 19 'select' 'select_ln189' <Predicate = (!icmp_ln179)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.18ns)   --->   "%select_ln189_1 = select i1 %icmp_ln184, i6 %col, i6 %col_0" [finalpool.cpp:189]   --->   Operation 20 'select' 'select_ln189_1' <Predicate = (!icmp_ln179)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i6 %select_ln189_1 to i64" [finalpool.cpp:189]   --->   Operation 21 'zext' 'zext_ln189' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%add_ln189 = add i6 2, %col_0" [finalpool.cpp:189]   --->   Operation 22 'add' 'add_ln189' <Predicate = (!icmp_ln179)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.18ns)   --->   "%select_ln189_2 = select i1 %icmp_ln184, i6 %add_ln189, i6 %col" [finalpool.cpp:189]   --->   Operation 23 'select' 'select_ln189_2' <Predicate = (!icmp_ln179)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i6 %select_ln189_2 to i64" [finalpool.cpp:189]   --->   Operation 24 'zext' 'zext_ln189_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [finalpool.cpp:185]   --->   Operation 25 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i5 %select_ln189 to i4" [finalpool.cpp:189]   --->   Operation 26 'trunc' 'trunc_ln189' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ifm_buff0_0_addr = getelementptr [58 x float]* %ifm_buff0_0, i64 0, i64 %zext_ln189" [finalpool.cpp:189]   --->   Operation 27 'getelementptr' 'ifm_buff0_0_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%ifm_buff0_0_load = load float* %ifm_buff0_0_addr, align 4" [finalpool.cpp:189]   --->   Operation 28 'load' 'ifm_buff0_0_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ifm_buff0_1_addr = getelementptr [58 x float]* %ifm_buff0_1, i64 0, i64 %zext_ln189" [finalpool.cpp:189]   --->   Operation 29 'getelementptr' 'ifm_buff0_1_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%ifm_buff0_1_load = load float* %ifm_buff0_1_addr, align 4" [finalpool.cpp:189]   --->   Operation 30 'load' 'ifm_buff0_1_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ifm_buff0_2_addr = getelementptr [58 x float]* %ifm_buff0_2, i64 0, i64 %zext_ln189" [finalpool.cpp:189]   --->   Operation 31 'getelementptr' 'ifm_buff0_2_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%ifm_buff0_2_load = load float* %ifm_buff0_2_addr, align 4" [finalpool.cpp:189]   --->   Operation 32 'load' 'ifm_buff0_2_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ifm_buff0_3_addr = getelementptr [58 x float]* %ifm_buff0_3, i64 0, i64 %zext_ln189" [finalpool.cpp:189]   --->   Operation 33 'getelementptr' 'ifm_buff0_3_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (3.25ns)   --->   "%ifm_buff0_3_load = load float* %ifm_buff0_3_addr, align 4" [finalpool.cpp:189]   --->   Operation 34 'load' 'ifm_buff0_3_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ifm_buff0_4_addr = getelementptr [58 x float]* %ifm_buff0_4, i64 0, i64 %zext_ln189" [finalpool.cpp:189]   --->   Operation 35 'getelementptr' 'ifm_buff0_4_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%ifm_buff0_4_load = load float* %ifm_buff0_4_addr, align 4" [finalpool.cpp:189]   --->   Operation 36 'load' 'ifm_buff0_4_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ifm_buff0_5_addr = getelementptr [58 x float]* %ifm_buff0_5, i64 0, i64 %zext_ln189" [finalpool.cpp:189]   --->   Operation 37 'getelementptr' 'ifm_buff0_5_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%ifm_buff0_5_load = load float* %ifm_buff0_5_addr, align 4" [finalpool.cpp:189]   --->   Operation 38 'load' 'ifm_buff0_5_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ifm_buff0_6_addr = getelementptr [58 x float]* %ifm_buff0_6, i64 0, i64 %zext_ln189" [finalpool.cpp:189]   --->   Operation 39 'getelementptr' 'ifm_buff0_6_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%ifm_buff0_6_load = load float* %ifm_buff0_6_addr, align 4" [finalpool.cpp:189]   --->   Operation 40 'load' 'ifm_buff0_6_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ifm_buff0_7_addr = getelementptr [58 x float]* %ifm_buff0_7, i64 0, i64 %zext_ln189" [finalpool.cpp:189]   --->   Operation 41 'getelementptr' 'ifm_buff0_7_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%ifm_buff0_7_load = load float* %ifm_buff0_7_addr, align 4" [finalpool.cpp:189]   --->   Operation 42 'load' 'ifm_buff0_7_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ifm_buff0_8_addr = getelementptr [58 x float]* %ifm_buff0_8, i64 0, i64 %zext_ln189" [finalpool.cpp:189]   --->   Operation 43 'getelementptr' 'ifm_buff0_8_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%ifm_buff0_8_load = load float* %ifm_buff0_8_addr, align 4" [finalpool.cpp:189]   --->   Operation 44 'load' 'ifm_buff0_8_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ifm_buff0_9_addr = getelementptr [58 x float]* %ifm_buff0_9, i64 0, i64 %zext_ln189" [finalpool.cpp:189]   --->   Operation 45 'getelementptr' 'ifm_buff0_9_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%ifm_buff0_9_load = load float* %ifm_buff0_9_addr, align 4" [finalpool.cpp:189]   --->   Operation 46 'load' 'ifm_buff0_9_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ifm_buff0_10_addr = getelementptr [58 x float]* %ifm_buff0_10, i64 0, i64 %zext_ln189" [finalpool.cpp:189]   --->   Operation 47 'getelementptr' 'ifm_buff0_10_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%ifm_buff0_10_load = load float* %ifm_buff0_10_addr, align 4" [finalpool.cpp:189]   --->   Operation 48 'load' 'ifm_buff0_10_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ifm_buff0_11_addr = getelementptr [58 x float]* %ifm_buff0_11, i64 0, i64 %zext_ln189" [finalpool.cpp:189]   --->   Operation 49 'getelementptr' 'ifm_buff0_11_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%ifm_buff0_11_load = load float* %ifm_buff0_11_addr, align 4" [finalpool.cpp:189]   --->   Operation 50 'load' 'ifm_buff0_11_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ifm_buff0_12_addr = getelementptr [58 x float]* %ifm_buff0_12, i64 0, i64 %zext_ln189" [finalpool.cpp:189]   --->   Operation 51 'getelementptr' 'ifm_buff0_12_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (3.25ns)   --->   "%ifm_buff0_12_load = load float* %ifm_buff0_12_addr, align 4" [finalpool.cpp:189]   --->   Operation 52 'load' 'ifm_buff0_12_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ifm_buff0_13_addr = getelementptr [58 x float]* %ifm_buff0_13, i64 0, i64 %zext_ln189" [finalpool.cpp:189]   --->   Operation 53 'getelementptr' 'ifm_buff0_13_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%ifm_buff0_13_load = load float* %ifm_buff0_13_addr, align 4" [finalpool.cpp:189]   --->   Operation 54 'load' 'ifm_buff0_13_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ifm_buff0_14_addr = getelementptr [58 x float]* %ifm_buff0_14, i64 0, i64 %zext_ln189" [finalpool.cpp:189]   --->   Operation 55 'getelementptr' 'ifm_buff0_14_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%ifm_buff0_14_load = load float* %ifm_buff0_14_addr, align 4" [finalpool.cpp:189]   --->   Operation 56 'load' 'ifm_buff0_14_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ifm_buff0_15_addr = getelementptr [58 x float]* %ifm_buff0_15, i64 0, i64 %zext_ln189" [finalpool.cpp:189]   --->   Operation 57 'getelementptr' 'ifm_buff0_15_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%ifm_buff0_15_load = load float* %ifm_buff0_15_addr, align 4" [finalpool.cpp:189]   --->   Operation 58 'load' 'ifm_buff0_15_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ifm_buff0_0_addr_1 = getelementptr [58 x float]* %ifm_buff0_0, i64 0, i64 %zext_ln189_1" [finalpool.cpp:189]   --->   Operation 59 'getelementptr' 'ifm_buff0_0_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (3.25ns)   --->   "%ifm_buff0_0_load_1 = load float* %ifm_buff0_0_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 60 'load' 'ifm_buff0_0_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ifm_buff0_1_addr_1 = getelementptr [58 x float]* %ifm_buff0_1, i64 0, i64 %zext_ln189_1" [finalpool.cpp:189]   --->   Operation 61 'getelementptr' 'ifm_buff0_1_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (3.25ns)   --->   "%ifm_buff0_1_load_1 = load float* %ifm_buff0_1_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 62 'load' 'ifm_buff0_1_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ifm_buff0_2_addr_1 = getelementptr [58 x float]* %ifm_buff0_2, i64 0, i64 %zext_ln189_1" [finalpool.cpp:189]   --->   Operation 63 'getelementptr' 'ifm_buff0_2_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (3.25ns)   --->   "%ifm_buff0_2_load_1 = load float* %ifm_buff0_2_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 64 'load' 'ifm_buff0_2_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ifm_buff0_3_addr_1 = getelementptr [58 x float]* %ifm_buff0_3, i64 0, i64 %zext_ln189_1" [finalpool.cpp:189]   --->   Operation 65 'getelementptr' 'ifm_buff0_3_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (3.25ns)   --->   "%ifm_buff0_3_load_1 = load float* %ifm_buff0_3_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 66 'load' 'ifm_buff0_3_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ifm_buff0_4_addr_1 = getelementptr [58 x float]* %ifm_buff0_4, i64 0, i64 %zext_ln189_1" [finalpool.cpp:189]   --->   Operation 67 'getelementptr' 'ifm_buff0_4_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%ifm_buff0_4_load_1 = load float* %ifm_buff0_4_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 68 'load' 'ifm_buff0_4_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ifm_buff0_5_addr_1 = getelementptr [58 x float]* %ifm_buff0_5, i64 0, i64 %zext_ln189_1" [finalpool.cpp:189]   --->   Operation 69 'getelementptr' 'ifm_buff0_5_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%ifm_buff0_5_load_1 = load float* %ifm_buff0_5_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 70 'load' 'ifm_buff0_5_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ifm_buff0_6_addr_1 = getelementptr [58 x float]* %ifm_buff0_6, i64 0, i64 %zext_ln189_1" [finalpool.cpp:189]   --->   Operation 71 'getelementptr' 'ifm_buff0_6_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%ifm_buff0_6_load_1 = load float* %ifm_buff0_6_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 72 'load' 'ifm_buff0_6_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%ifm_buff0_7_addr_1 = getelementptr [58 x float]* %ifm_buff0_7, i64 0, i64 %zext_ln189_1" [finalpool.cpp:189]   --->   Operation 73 'getelementptr' 'ifm_buff0_7_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%ifm_buff0_7_load_1 = load float* %ifm_buff0_7_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 74 'load' 'ifm_buff0_7_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ifm_buff0_8_addr_1 = getelementptr [58 x float]* %ifm_buff0_8, i64 0, i64 %zext_ln189_1" [finalpool.cpp:189]   --->   Operation 75 'getelementptr' 'ifm_buff0_8_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%ifm_buff0_8_load_1 = load float* %ifm_buff0_8_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 76 'load' 'ifm_buff0_8_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%ifm_buff0_9_addr_1 = getelementptr [58 x float]* %ifm_buff0_9, i64 0, i64 %zext_ln189_1" [finalpool.cpp:189]   --->   Operation 77 'getelementptr' 'ifm_buff0_9_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%ifm_buff0_9_load_1 = load float* %ifm_buff0_9_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 78 'load' 'ifm_buff0_9_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ifm_buff0_10_addr_1 = getelementptr [58 x float]* %ifm_buff0_10, i64 0, i64 %zext_ln189_1" [finalpool.cpp:189]   --->   Operation 79 'getelementptr' 'ifm_buff0_10_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%ifm_buff0_10_load_1 = load float* %ifm_buff0_10_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 80 'load' 'ifm_buff0_10_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%ifm_buff0_11_addr_1 = getelementptr [58 x float]* %ifm_buff0_11, i64 0, i64 %zext_ln189_1" [finalpool.cpp:189]   --->   Operation 81 'getelementptr' 'ifm_buff0_11_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (3.25ns)   --->   "%ifm_buff0_11_load_1 = load float* %ifm_buff0_11_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 82 'load' 'ifm_buff0_11_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%ifm_buff0_12_addr_1 = getelementptr [58 x float]* %ifm_buff0_12, i64 0, i64 %zext_ln189_1" [finalpool.cpp:189]   --->   Operation 83 'getelementptr' 'ifm_buff0_12_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%ifm_buff0_12_load_1 = load float* %ifm_buff0_12_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 84 'load' 'ifm_buff0_12_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%ifm_buff0_13_addr_1 = getelementptr [58 x float]* %ifm_buff0_13, i64 0, i64 %zext_ln189_1" [finalpool.cpp:189]   --->   Operation 85 'getelementptr' 'ifm_buff0_13_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%ifm_buff0_13_load_1 = load float* %ifm_buff0_13_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 86 'load' 'ifm_buff0_13_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%ifm_buff0_14_addr_1 = getelementptr [58 x float]* %ifm_buff0_14, i64 0, i64 %zext_ln189_1" [finalpool.cpp:189]   --->   Operation 87 'getelementptr' 'ifm_buff0_14_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%ifm_buff0_14_load_1 = load float* %ifm_buff0_14_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 88 'load' 'ifm_buff0_14_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%ifm_buff0_15_addr_1 = getelementptr [58 x float]* %ifm_buff0_15, i64 0, i64 %zext_ln189_1" [finalpool.cpp:189]   --->   Operation 89 'getelementptr' 'ifm_buff0_15_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%ifm_buff0_15_load_1 = load float* %ifm_buff0_15_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 90 'load' 'ifm_buff0_15_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%ifm_buff1_0_addr = getelementptr [58 x float]* %ifm_buff1_0, i64 0, i64 %zext_ln189" [finalpool.cpp:190]   --->   Operation 91 'getelementptr' 'ifm_buff1_0_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "%ifm_buff1_0_load = load float* %ifm_buff1_0_addr, align 4" [finalpool.cpp:190]   --->   Operation 92 'load' 'ifm_buff1_0_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%ifm_buff1_1_addr = getelementptr [58 x float]* %ifm_buff1_1, i64 0, i64 %zext_ln189" [finalpool.cpp:190]   --->   Operation 93 'getelementptr' 'ifm_buff1_1_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (3.25ns)   --->   "%ifm_buff1_1_load = load float* %ifm_buff1_1_addr, align 4" [finalpool.cpp:190]   --->   Operation 94 'load' 'ifm_buff1_1_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%ifm_buff1_2_addr = getelementptr [58 x float]* %ifm_buff1_2, i64 0, i64 %zext_ln189" [finalpool.cpp:190]   --->   Operation 95 'getelementptr' 'ifm_buff1_2_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%ifm_buff1_2_load = load float* %ifm_buff1_2_addr, align 4" [finalpool.cpp:190]   --->   Operation 96 'load' 'ifm_buff1_2_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%ifm_buff1_3_addr = getelementptr [58 x float]* %ifm_buff1_3, i64 0, i64 %zext_ln189" [finalpool.cpp:190]   --->   Operation 97 'getelementptr' 'ifm_buff1_3_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (3.25ns)   --->   "%ifm_buff1_3_load = load float* %ifm_buff1_3_addr, align 4" [finalpool.cpp:190]   --->   Operation 98 'load' 'ifm_buff1_3_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%ifm_buff1_4_addr = getelementptr [58 x float]* %ifm_buff1_4, i64 0, i64 %zext_ln189" [finalpool.cpp:190]   --->   Operation 99 'getelementptr' 'ifm_buff1_4_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (3.25ns)   --->   "%ifm_buff1_4_load = load float* %ifm_buff1_4_addr, align 4" [finalpool.cpp:190]   --->   Operation 100 'load' 'ifm_buff1_4_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%ifm_buff1_5_addr = getelementptr [58 x float]* %ifm_buff1_5, i64 0, i64 %zext_ln189" [finalpool.cpp:190]   --->   Operation 101 'getelementptr' 'ifm_buff1_5_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (3.25ns)   --->   "%ifm_buff1_5_load = load float* %ifm_buff1_5_addr, align 4" [finalpool.cpp:190]   --->   Operation 102 'load' 'ifm_buff1_5_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%ifm_buff1_6_addr = getelementptr [58 x float]* %ifm_buff1_6, i64 0, i64 %zext_ln189" [finalpool.cpp:190]   --->   Operation 103 'getelementptr' 'ifm_buff1_6_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%ifm_buff1_6_load = load float* %ifm_buff1_6_addr, align 4" [finalpool.cpp:190]   --->   Operation 104 'load' 'ifm_buff1_6_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%ifm_buff1_7_addr = getelementptr [58 x float]* %ifm_buff1_7, i64 0, i64 %zext_ln189" [finalpool.cpp:190]   --->   Operation 105 'getelementptr' 'ifm_buff1_7_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (3.25ns)   --->   "%ifm_buff1_7_load = load float* %ifm_buff1_7_addr, align 4" [finalpool.cpp:190]   --->   Operation 106 'load' 'ifm_buff1_7_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%ifm_buff1_8_addr = getelementptr [58 x float]* %ifm_buff1_8, i64 0, i64 %zext_ln189" [finalpool.cpp:190]   --->   Operation 107 'getelementptr' 'ifm_buff1_8_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%ifm_buff1_8_load = load float* %ifm_buff1_8_addr, align 4" [finalpool.cpp:190]   --->   Operation 108 'load' 'ifm_buff1_8_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%ifm_buff1_9_addr = getelementptr [58 x float]* %ifm_buff1_9, i64 0, i64 %zext_ln189" [finalpool.cpp:190]   --->   Operation 109 'getelementptr' 'ifm_buff1_9_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (3.25ns)   --->   "%ifm_buff1_9_load = load float* %ifm_buff1_9_addr, align 4" [finalpool.cpp:190]   --->   Operation 110 'load' 'ifm_buff1_9_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%ifm_buff1_10_addr = getelementptr [58 x float]* %ifm_buff1_10, i64 0, i64 %zext_ln189" [finalpool.cpp:190]   --->   Operation 111 'getelementptr' 'ifm_buff1_10_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (3.25ns)   --->   "%ifm_buff1_10_load = load float* %ifm_buff1_10_addr, align 4" [finalpool.cpp:190]   --->   Operation 112 'load' 'ifm_buff1_10_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%ifm_buff1_11_addr = getelementptr [58 x float]* %ifm_buff1_11, i64 0, i64 %zext_ln189" [finalpool.cpp:190]   --->   Operation 113 'getelementptr' 'ifm_buff1_11_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (3.25ns)   --->   "%ifm_buff1_11_load = load float* %ifm_buff1_11_addr, align 4" [finalpool.cpp:190]   --->   Operation 114 'load' 'ifm_buff1_11_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%ifm_buff1_12_addr = getelementptr [58 x float]* %ifm_buff1_12, i64 0, i64 %zext_ln189" [finalpool.cpp:190]   --->   Operation 115 'getelementptr' 'ifm_buff1_12_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (3.25ns)   --->   "%ifm_buff1_12_load = load float* %ifm_buff1_12_addr, align 4" [finalpool.cpp:190]   --->   Operation 116 'load' 'ifm_buff1_12_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%ifm_buff1_13_addr = getelementptr [58 x float]* %ifm_buff1_13, i64 0, i64 %zext_ln189" [finalpool.cpp:190]   --->   Operation 117 'getelementptr' 'ifm_buff1_13_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 118 [2/2] (3.25ns)   --->   "%ifm_buff1_13_load = load float* %ifm_buff1_13_addr, align 4" [finalpool.cpp:190]   --->   Operation 118 'load' 'ifm_buff1_13_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%ifm_buff1_14_addr = getelementptr [58 x float]* %ifm_buff1_14, i64 0, i64 %zext_ln189" [finalpool.cpp:190]   --->   Operation 119 'getelementptr' 'ifm_buff1_14_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (3.25ns)   --->   "%ifm_buff1_14_load = load float* %ifm_buff1_14_addr, align 4" [finalpool.cpp:190]   --->   Operation 120 'load' 'ifm_buff1_14_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%ifm_buff1_15_addr = getelementptr [58 x float]* %ifm_buff1_15, i64 0, i64 %zext_ln189" [finalpool.cpp:190]   --->   Operation 121 'getelementptr' 'ifm_buff1_15_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 122 [2/2] (3.25ns)   --->   "%ifm_buff1_15_load = load float* %ifm_buff1_15_addr, align 4" [finalpool.cpp:190]   --->   Operation 122 'load' 'ifm_buff1_15_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%ifm_buff1_0_addr_1 = getelementptr [58 x float]* %ifm_buff1_0, i64 0, i64 %zext_ln189_1" [finalpool.cpp:190]   --->   Operation 123 'getelementptr' 'ifm_buff1_0_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (3.25ns)   --->   "%ifm_buff1_0_load_1 = load float* %ifm_buff1_0_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 124 'load' 'ifm_buff1_0_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%ifm_buff1_1_addr_1 = getelementptr [58 x float]* %ifm_buff1_1, i64 0, i64 %zext_ln189_1" [finalpool.cpp:190]   --->   Operation 125 'getelementptr' 'ifm_buff1_1_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 126 [2/2] (3.25ns)   --->   "%ifm_buff1_1_load_1 = load float* %ifm_buff1_1_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 126 'load' 'ifm_buff1_1_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%ifm_buff1_2_addr_1 = getelementptr [58 x float]* %ifm_buff1_2, i64 0, i64 %zext_ln189_1" [finalpool.cpp:190]   --->   Operation 127 'getelementptr' 'ifm_buff1_2_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (3.25ns)   --->   "%ifm_buff1_2_load_1 = load float* %ifm_buff1_2_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 128 'load' 'ifm_buff1_2_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%ifm_buff1_3_addr_1 = getelementptr [58 x float]* %ifm_buff1_3, i64 0, i64 %zext_ln189_1" [finalpool.cpp:190]   --->   Operation 129 'getelementptr' 'ifm_buff1_3_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (3.25ns)   --->   "%ifm_buff1_3_load_1 = load float* %ifm_buff1_3_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 130 'load' 'ifm_buff1_3_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%ifm_buff1_4_addr_1 = getelementptr [58 x float]* %ifm_buff1_4, i64 0, i64 %zext_ln189_1" [finalpool.cpp:190]   --->   Operation 131 'getelementptr' 'ifm_buff1_4_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 132 [2/2] (3.25ns)   --->   "%ifm_buff1_4_load_1 = load float* %ifm_buff1_4_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 132 'load' 'ifm_buff1_4_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%ifm_buff1_5_addr_1 = getelementptr [58 x float]* %ifm_buff1_5, i64 0, i64 %zext_ln189_1" [finalpool.cpp:190]   --->   Operation 133 'getelementptr' 'ifm_buff1_5_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 134 [2/2] (3.25ns)   --->   "%ifm_buff1_5_load_1 = load float* %ifm_buff1_5_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 134 'load' 'ifm_buff1_5_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%ifm_buff1_6_addr_1 = getelementptr [58 x float]* %ifm_buff1_6, i64 0, i64 %zext_ln189_1" [finalpool.cpp:190]   --->   Operation 135 'getelementptr' 'ifm_buff1_6_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 136 [2/2] (3.25ns)   --->   "%ifm_buff1_6_load_1 = load float* %ifm_buff1_6_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 136 'load' 'ifm_buff1_6_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%ifm_buff1_7_addr_1 = getelementptr [58 x float]* %ifm_buff1_7, i64 0, i64 %zext_ln189_1" [finalpool.cpp:190]   --->   Operation 137 'getelementptr' 'ifm_buff1_7_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (3.25ns)   --->   "%ifm_buff1_7_load_1 = load float* %ifm_buff1_7_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 138 'load' 'ifm_buff1_7_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%ifm_buff1_8_addr_1 = getelementptr [58 x float]* %ifm_buff1_8, i64 0, i64 %zext_ln189_1" [finalpool.cpp:190]   --->   Operation 139 'getelementptr' 'ifm_buff1_8_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 140 [2/2] (3.25ns)   --->   "%ifm_buff1_8_load_1 = load float* %ifm_buff1_8_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 140 'load' 'ifm_buff1_8_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%ifm_buff1_9_addr_1 = getelementptr [58 x float]* %ifm_buff1_9, i64 0, i64 %zext_ln189_1" [finalpool.cpp:190]   --->   Operation 141 'getelementptr' 'ifm_buff1_9_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 142 [2/2] (3.25ns)   --->   "%ifm_buff1_9_load_1 = load float* %ifm_buff1_9_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 142 'load' 'ifm_buff1_9_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%ifm_buff1_10_addr_1 = getelementptr [58 x float]* %ifm_buff1_10, i64 0, i64 %zext_ln189_1" [finalpool.cpp:190]   --->   Operation 143 'getelementptr' 'ifm_buff1_10_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 144 [2/2] (3.25ns)   --->   "%ifm_buff1_10_load_1 = load float* %ifm_buff1_10_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 144 'load' 'ifm_buff1_10_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%ifm_buff1_11_addr_1 = getelementptr [58 x float]* %ifm_buff1_11, i64 0, i64 %zext_ln189_1" [finalpool.cpp:190]   --->   Operation 145 'getelementptr' 'ifm_buff1_11_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 146 [2/2] (3.25ns)   --->   "%ifm_buff1_11_load_1 = load float* %ifm_buff1_11_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 146 'load' 'ifm_buff1_11_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%ifm_buff1_12_addr_1 = getelementptr [58 x float]* %ifm_buff1_12, i64 0, i64 %zext_ln189_1" [finalpool.cpp:190]   --->   Operation 147 'getelementptr' 'ifm_buff1_12_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 148 [2/2] (3.25ns)   --->   "%ifm_buff1_12_load_1 = load float* %ifm_buff1_12_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 148 'load' 'ifm_buff1_12_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%ifm_buff1_13_addr_1 = getelementptr [58 x float]* %ifm_buff1_13, i64 0, i64 %zext_ln189_1" [finalpool.cpp:190]   --->   Operation 149 'getelementptr' 'ifm_buff1_13_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 150 [2/2] (3.25ns)   --->   "%ifm_buff1_13_load_1 = load float* %ifm_buff1_13_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 150 'load' 'ifm_buff1_13_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%ifm_buff1_14_addr_1 = getelementptr [58 x float]* %ifm_buff1_14, i64 0, i64 %zext_ln189_1" [finalpool.cpp:190]   --->   Operation 151 'getelementptr' 'ifm_buff1_14_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 152 [2/2] (3.25ns)   --->   "%ifm_buff1_14_load_1 = load float* %ifm_buff1_14_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 152 'load' 'ifm_buff1_14_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%ifm_buff1_15_addr_1 = getelementptr [58 x float]* %ifm_buff1_15, i64 0, i64 %zext_ln189_1" [finalpool.cpp:190]   --->   Operation 153 'getelementptr' 'ifm_buff1_15_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 154 [2/2] (3.25ns)   --->   "%ifm_buff1_15_load_1 = load float* %ifm_buff1_15_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 154 'load' 'ifm_buff1_15_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_4)" [finalpool.cpp:211]   --->   Operation 155 'specregionend' 'empty' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.78ns)   --->   "%ti = add i5 %select_ln189, 1" [finalpool.cpp:184]   --->   Operation 156 'add' 'ti' <Predicate = (!icmp_ln179)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 157 'br' <Predicate = (!icmp_ln179)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.31>
ST_3 : Operation 158 [1/2] (3.25ns)   --->   "%ifm_buff0_0_load = load float* %ifm_buff0_0_addr, align 4" [finalpool.cpp:189]   --->   Operation 158 'load' 'ifm_buff0_0_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 159 [1/2] (3.25ns)   --->   "%ifm_buff0_1_load = load float* %ifm_buff0_1_addr, align 4" [finalpool.cpp:189]   --->   Operation 159 'load' 'ifm_buff0_1_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 160 [1/2] (3.25ns)   --->   "%ifm_buff0_2_load = load float* %ifm_buff0_2_addr, align 4" [finalpool.cpp:189]   --->   Operation 160 'load' 'ifm_buff0_2_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 161 [1/2] (3.25ns)   --->   "%ifm_buff0_3_load = load float* %ifm_buff0_3_addr, align 4" [finalpool.cpp:189]   --->   Operation 161 'load' 'ifm_buff0_3_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 162 [1/2] (3.25ns)   --->   "%ifm_buff0_4_load = load float* %ifm_buff0_4_addr, align 4" [finalpool.cpp:189]   --->   Operation 162 'load' 'ifm_buff0_4_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 163 [1/2] (3.25ns)   --->   "%ifm_buff0_5_load = load float* %ifm_buff0_5_addr, align 4" [finalpool.cpp:189]   --->   Operation 163 'load' 'ifm_buff0_5_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 164 [1/2] (3.25ns)   --->   "%ifm_buff0_6_load = load float* %ifm_buff0_6_addr, align 4" [finalpool.cpp:189]   --->   Operation 164 'load' 'ifm_buff0_6_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 165 [1/2] (3.25ns)   --->   "%ifm_buff0_7_load = load float* %ifm_buff0_7_addr, align 4" [finalpool.cpp:189]   --->   Operation 165 'load' 'ifm_buff0_7_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 166 [1/2] (3.25ns)   --->   "%ifm_buff0_8_load = load float* %ifm_buff0_8_addr, align 4" [finalpool.cpp:189]   --->   Operation 166 'load' 'ifm_buff0_8_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 167 [1/2] (3.25ns)   --->   "%ifm_buff0_9_load = load float* %ifm_buff0_9_addr, align 4" [finalpool.cpp:189]   --->   Operation 167 'load' 'ifm_buff0_9_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 168 [1/2] (3.25ns)   --->   "%ifm_buff0_10_load = load float* %ifm_buff0_10_addr, align 4" [finalpool.cpp:189]   --->   Operation 168 'load' 'ifm_buff0_10_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 169 [1/2] (3.25ns)   --->   "%ifm_buff0_11_load = load float* %ifm_buff0_11_addr, align 4" [finalpool.cpp:189]   --->   Operation 169 'load' 'ifm_buff0_11_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 170 [1/2] (3.25ns)   --->   "%ifm_buff0_12_load = load float* %ifm_buff0_12_addr, align 4" [finalpool.cpp:189]   --->   Operation 170 'load' 'ifm_buff0_12_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 171 [1/2] (3.25ns)   --->   "%ifm_buff0_13_load = load float* %ifm_buff0_13_addr, align 4" [finalpool.cpp:189]   --->   Operation 171 'load' 'ifm_buff0_13_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 172 [1/2] (3.25ns)   --->   "%ifm_buff0_14_load = load float* %ifm_buff0_14_addr, align 4" [finalpool.cpp:189]   --->   Operation 172 'load' 'ifm_buff0_14_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 173 [1/2] (3.25ns)   --->   "%ifm_buff0_15_load = load float* %ifm_buff0_15_addr, align 4" [finalpool.cpp:189]   --->   Operation 173 'load' 'ifm_buff0_15_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 174 [1/1] (2.06ns)   --->   "%tmp = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %ifm_buff0_0_load, float %ifm_buff0_1_load, float %ifm_buff0_2_load, float %ifm_buff0_3_load, float %ifm_buff0_4_load, float %ifm_buff0_5_load, float %ifm_buff0_6_load, float %ifm_buff0_7_load, float %ifm_buff0_8_load, float %ifm_buff0_9_load, float %ifm_buff0_10_load, float %ifm_buff0_11_load, float %ifm_buff0_12_load, float %ifm_buff0_13_load, float %ifm_buff0_14_load, float %ifm_buff0_15_load, i4 %trunc_ln189)" [finalpool.cpp:189]   --->   Operation 174 'mux' 'tmp' <Predicate = (!icmp_ln179)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/2] (3.25ns)   --->   "%ifm_buff0_0_load_1 = load float* %ifm_buff0_0_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 175 'load' 'ifm_buff0_0_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 176 [1/2] (3.25ns)   --->   "%ifm_buff0_1_load_1 = load float* %ifm_buff0_1_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 176 'load' 'ifm_buff0_1_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 177 [1/2] (3.25ns)   --->   "%ifm_buff0_2_load_1 = load float* %ifm_buff0_2_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 177 'load' 'ifm_buff0_2_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 178 [1/2] (3.25ns)   --->   "%ifm_buff0_3_load_1 = load float* %ifm_buff0_3_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 178 'load' 'ifm_buff0_3_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 179 [1/2] (3.25ns)   --->   "%ifm_buff0_4_load_1 = load float* %ifm_buff0_4_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 179 'load' 'ifm_buff0_4_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 180 [1/2] (3.25ns)   --->   "%ifm_buff0_5_load_1 = load float* %ifm_buff0_5_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 180 'load' 'ifm_buff0_5_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 181 [1/2] (3.25ns)   --->   "%ifm_buff0_6_load_1 = load float* %ifm_buff0_6_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 181 'load' 'ifm_buff0_6_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 182 [1/2] (3.25ns)   --->   "%ifm_buff0_7_load_1 = load float* %ifm_buff0_7_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 182 'load' 'ifm_buff0_7_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 183 [1/2] (3.25ns)   --->   "%ifm_buff0_8_load_1 = load float* %ifm_buff0_8_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 183 'load' 'ifm_buff0_8_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 184 [1/2] (3.25ns)   --->   "%ifm_buff0_9_load_1 = load float* %ifm_buff0_9_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 184 'load' 'ifm_buff0_9_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 185 [1/2] (3.25ns)   --->   "%ifm_buff0_10_load_1 = load float* %ifm_buff0_10_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 185 'load' 'ifm_buff0_10_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 186 [1/2] (3.25ns)   --->   "%ifm_buff0_11_load_1 = load float* %ifm_buff0_11_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 186 'load' 'ifm_buff0_11_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 187 [1/2] (3.25ns)   --->   "%ifm_buff0_12_load_1 = load float* %ifm_buff0_12_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 187 'load' 'ifm_buff0_12_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 188 [1/2] (3.25ns)   --->   "%ifm_buff0_13_load_1 = load float* %ifm_buff0_13_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 188 'load' 'ifm_buff0_13_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 189 [1/2] (3.25ns)   --->   "%ifm_buff0_14_load_1 = load float* %ifm_buff0_14_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 189 'load' 'ifm_buff0_14_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 190 [1/2] (3.25ns)   --->   "%ifm_buff0_15_load_1 = load float* %ifm_buff0_15_addr_1, align 4" [finalpool.cpp:189]   --->   Operation 190 'load' 'ifm_buff0_15_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 191 [1/1] (2.06ns)   --->   "%tmp_1 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %ifm_buff0_0_load_1, float %ifm_buff0_1_load_1, float %ifm_buff0_2_load_1, float %ifm_buff0_3_load_1, float %ifm_buff0_4_load_1, float %ifm_buff0_5_load_1, float %ifm_buff0_6_load_1, float %ifm_buff0_7_load_1, float %ifm_buff0_8_load_1, float %ifm_buff0_9_load_1, float %ifm_buff0_10_load_1, float %ifm_buff0_11_load_1, float %ifm_buff0_12_load_1, float %ifm_buff0_13_load_1, float %ifm_buff0_14_load_1, float %ifm_buff0_15_load_1, i4 %trunc_ln189)" [finalpool.cpp:189]   --->   Operation 191 'mux' 'tmp_1' <Predicate = (!icmp_ln179)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/2] (3.25ns)   --->   "%ifm_buff1_0_load = load float* %ifm_buff1_0_addr, align 4" [finalpool.cpp:190]   --->   Operation 192 'load' 'ifm_buff1_0_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 193 [1/2] (3.25ns)   --->   "%ifm_buff1_1_load = load float* %ifm_buff1_1_addr, align 4" [finalpool.cpp:190]   --->   Operation 193 'load' 'ifm_buff1_1_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 194 [1/2] (3.25ns)   --->   "%ifm_buff1_2_load = load float* %ifm_buff1_2_addr, align 4" [finalpool.cpp:190]   --->   Operation 194 'load' 'ifm_buff1_2_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 195 [1/2] (3.25ns)   --->   "%ifm_buff1_3_load = load float* %ifm_buff1_3_addr, align 4" [finalpool.cpp:190]   --->   Operation 195 'load' 'ifm_buff1_3_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 196 [1/2] (3.25ns)   --->   "%ifm_buff1_4_load = load float* %ifm_buff1_4_addr, align 4" [finalpool.cpp:190]   --->   Operation 196 'load' 'ifm_buff1_4_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 197 [1/2] (3.25ns)   --->   "%ifm_buff1_5_load = load float* %ifm_buff1_5_addr, align 4" [finalpool.cpp:190]   --->   Operation 197 'load' 'ifm_buff1_5_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 198 [1/2] (3.25ns)   --->   "%ifm_buff1_6_load = load float* %ifm_buff1_6_addr, align 4" [finalpool.cpp:190]   --->   Operation 198 'load' 'ifm_buff1_6_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 199 [1/2] (3.25ns)   --->   "%ifm_buff1_7_load = load float* %ifm_buff1_7_addr, align 4" [finalpool.cpp:190]   --->   Operation 199 'load' 'ifm_buff1_7_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 200 [1/2] (3.25ns)   --->   "%ifm_buff1_8_load = load float* %ifm_buff1_8_addr, align 4" [finalpool.cpp:190]   --->   Operation 200 'load' 'ifm_buff1_8_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 201 [1/2] (3.25ns)   --->   "%ifm_buff1_9_load = load float* %ifm_buff1_9_addr, align 4" [finalpool.cpp:190]   --->   Operation 201 'load' 'ifm_buff1_9_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 202 [1/2] (3.25ns)   --->   "%ifm_buff1_10_load = load float* %ifm_buff1_10_addr, align 4" [finalpool.cpp:190]   --->   Operation 202 'load' 'ifm_buff1_10_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 203 [1/2] (3.25ns)   --->   "%ifm_buff1_11_load = load float* %ifm_buff1_11_addr, align 4" [finalpool.cpp:190]   --->   Operation 203 'load' 'ifm_buff1_11_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 204 [1/2] (3.25ns)   --->   "%ifm_buff1_12_load = load float* %ifm_buff1_12_addr, align 4" [finalpool.cpp:190]   --->   Operation 204 'load' 'ifm_buff1_12_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 205 [1/2] (3.25ns)   --->   "%ifm_buff1_13_load = load float* %ifm_buff1_13_addr, align 4" [finalpool.cpp:190]   --->   Operation 205 'load' 'ifm_buff1_13_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 206 [1/2] (3.25ns)   --->   "%ifm_buff1_14_load = load float* %ifm_buff1_14_addr, align 4" [finalpool.cpp:190]   --->   Operation 206 'load' 'ifm_buff1_14_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 207 [1/2] (3.25ns)   --->   "%ifm_buff1_15_load = load float* %ifm_buff1_15_addr, align 4" [finalpool.cpp:190]   --->   Operation 207 'load' 'ifm_buff1_15_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 208 [1/1] (2.06ns)   --->   "%tmp_7 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %ifm_buff1_0_load, float %ifm_buff1_1_load, float %ifm_buff1_2_load, float %ifm_buff1_3_load, float %ifm_buff1_4_load, float %ifm_buff1_5_load, float %ifm_buff1_6_load, float %ifm_buff1_7_load, float %ifm_buff1_8_load, float %ifm_buff1_9_load, float %ifm_buff1_10_load, float %ifm_buff1_11_load, float %ifm_buff1_12_load, float %ifm_buff1_13_load, float %ifm_buff1_14_load, float %ifm_buff1_15_load, i4 %trunc_ln189)" [finalpool.cpp:190]   --->   Operation 208 'mux' 'tmp_7' <Predicate = (!icmp_ln179)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/2] (3.25ns)   --->   "%ifm_buff1_0_load_1 = load float* %ifm_buff1_0_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 209 'load' 'ifm_buff1_0_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 210 [1/2] (3.25ns)   --->   "%ifm_buff1_1_load_1 = load float* %ifm_buff1_1_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 210 'load' 'ifm_buff1_1_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 211 [1/2] (3.25ns)   --->   "%ifm_buff1_2_load_1 = load float* %ifm_buff1_2_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 211 'load' 'ifm_buff1_2_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 212 [1/2] (3.25ns)   --->   "%ifm_buff1_3_load_1 = load float* %ifm_buff1_3_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 212 'load' 'ifm_buff1_3_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 213 [1/2] (3.25ns)   --->   "%ifm_buff1_4_load_1 = load float* %ifm_buff1_4_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 213 'load' 'ifm_buff1_4_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 214 [1/2] (3.25ns)   --->   "%ifm_buff1_5_load_1 = load float* %ifm_buff1_5_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 214 'load' 'ifm_buff1_5_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 215 [1/2] (3.25ns)   --->   "%ifm_buff1_6_load_1 = load float* %ifm_buff1_6_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 215 'load' 'ifm_buff1_6_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 216 [1/2] (3.25ns)   --->   "%ifm_buff1_7_load_1 = load float* %ifm_buff1_7_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 216 'load' 'ifm_buff1_7_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 217 [1/2] (3.25ns)   --->   "%ifm_buff1_8_load_1 = load float* %ifm_buff1_8_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 217 'load' 'ifm_buff1_8_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 218 [1/2] (3.25ns)   --->   "%ifm_buff1_9_load_1 = load float* %ifm_buff1_9_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 218 'load' 'ifm_buff1_9_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 219 [1/2] (3.25ns)   --->   "%ifm_buff1_10_load_1 = load float* %ifm_buff1_10_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 219 'load' 'ifm_buff1_10_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 220 [1/2] (3.25ns)   --->   "%ifm_buff1_11_load_1 = load float* %ifm_buff1_11_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 220 'load' 'ifm_buff1_11_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 221 [1/2] (3.25ns)   --->   "%ifm_buff1_12_load_1 = load float* %ifm_buff1_12_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 221 'load' 'ifm_buff1_12_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 222 [1/2] (3.25ns)   --->   "%ifm_buff1_13_load_1 = load float* %ifm_buff1_13_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 222 'load' 'ifm_buff1_13_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 223 [1/2] (3.25ns)   --->   "%ifm_buff1_14_load_1 = load float* %ifm_buff1_14_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 223 'load' 'ifm_buff1_14_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 224 [1/2] (3.25ns)   --->   "%ifm_buff1_15_load_1 = load float* %ifm_buff1_15_addr_1, align 4" [finalpool.cpp:190]   --->   Operation 224 'load' 'ifm_buff1_15_load_1' <Predicate = (!icmp_ln179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 225 [1/1] (2.06ns)   --->   "%tmp_8 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %ifm_buff1_0_load_1, float %ifm_buff1_1_load_1, float %ifm_buff1_2_load_1, float %ifm_buff1_3_load_1, float %ifm_buff1_4_load_1, float %ifm_buff1_5_load_1, float %ifm_buff1_6_load_1, float %ifm_buff1_7_load_1, float %ifm_buff1_8_load_1, float %ifm_buff1_9_load_1, float %ifm_buff1_10_load_1, float %ifm_buff1_11_load_1, float %ifm_buff1_12_load_1, float %ifm_buff1_13_load_1, float %ifm_buff1_14_load_1, float %ifm_buff1_15_load_1, i4 %trunc_ln189)" [finalpool.cpp:190]   --->   Operation 225 'mux' 'tmp_8' <Predicate = (!icmp_ln179)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (1.42ns)   --->   "switch i4 %trunc_ln189, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [finalpool.cpp:210]   --->   Operation 226 'switch' <Predicate = (!icmp_ln179)> <Delay = 1.42>

State 4 <SV = 3> <Delay = 5.43>
ST_4 : Operation 227 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %tmp, %tmp_1" [finalpool.cpp:189]   --->   Operation 227 'fcmp' 'tmp_6' <Predicate = (!icmp_ln179)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %tmp_7, %tmp_8" [finalpool.cpp:190]   --->   Operation 228 'fcmp' 'tmp_3' <Predicate = (!icmp_ln179)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.10>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%bitcast_ln189 = bitcast float %tmp to i32" [finalpool.cpp:189]   --->   Operation 229 'bitcast' 'bitcast_ln189' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln189, i32 23, i32 30)" [finalpool.cpp:189]   --->   Operation 230 'partselect' 'tmp_2' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i32 %bitcast_ln189 to i23" [finalpool.cpp:189]   --->   Operation 231 'trunc' 'trunc_ln189_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln189_1 = bitcast float %tmp_1 to i32" [finalpool.cpp:189]   --->   Operation 232 'bitcast' 'bitcast_ln189_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln189_1, i32 23, i32 30)" [finalpool.cpp:189]   --->   Operation 233 'partselect' 'tmp_5' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln189_2 = trunc i32 %bitcast_ln189_1 to i23" [finalpool.cpp:189]   --->   Operation 234 'trunc' 'trunc_ln189_2' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (1.55ns)   --->   "%icmp_ln189 = icmp ne i8 %tmp_2, -1" [finalpool.cpp:189]   --->   Operation 235 'icmp' 'icmp_ln189' <Predicate = (!icmp_ln179)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (2.44ns)   --->   "%icmp_ln189_1 = icmp eq i23 %trunc_ln189_1, 0" [finalpool.cpp:189]   --->   Operation 236 'icmp' 'icmp_ln189_1' <Predicate = (!icmp_ln179)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%or_ln189 = or i1 %icmp_ln189_1, %icmp_ln189" [finalpool.cpp:189]   --->   Operation 237 'or' 'or_ln189' <Predicate = (!icmp_ln179)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (1.55ns)   --->   "%icmp_ln189_2 = icmp ne i8 %tmp_5, -1" [finalpool.cpp:189]   --->   Operation 238 'icmp' 'icmp_ln189_2' <Predicate = (!icmp_ln179)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (2.44ns)   --->   "%icmp_ln189_3 = icmp eq i23 %trunc_ln189_2, 0" [finalpool.cpp:189]   --->   Operation 239 'icmp' 'icmp_ln189_3' <Predicate = (!icmp_ln179)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%or_ln189_1 = or i1 %icmp_ln189_3, %icmp_ln189_2" [finalpool.cpp:189]   --->   Operation 240 'or' 'or_ln189_1' <Predicate = (!icmp_ln179)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%and_ln189 = and i1 %or_ln189, %or_ln189_1" [finalpool.cpp:189]   --->   Operation 241 'and' 'and_ln189' <Predicate = (!icmp_ln179)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %tmp, %tmp_1" [finalpool.cpp:189]   --->   Operation 242 'fcmp' 'tmp_6' <Predicate = (!icmp_ln179)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln189_1 = and i1 %and_ln189, %tmp_6" [finalpool.cpp:189]   --->   Operation 243 'and' 'and_ln189_1' <Predicate = (!icmp_ln179)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.69ns) (out node of the LUT)   --->   "%com0 = select i1 %and_ln189_1, float %tmp, float %tmp_1" [finalpool.cpp:189]   --->   Operation 244 'select' 'com0' <Predicate = (!icmp_ln179)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln190 = bitcast float %tmp_7 to i32" [finalpool.cpp:190]   --->   Operation 245 'bitcast' 'bitcast_ln190' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln190, i32 23, i32 30)" [finalpool.cpp:190]   --->   Operation 246 'partselect' 'tmp_9' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i32 %bitcast_ln190 to i23" [finalpool.cpp:190]   --->   Operation 247 'trunc' 'trunc_ln190' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%bitcast_ln190_1 = bitcast float %tmp_8 to i32" [finalpool.cpp:190]   --->   Operation 248 'bitcast' 'bitcast_ln190_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln190_1, i32 23, i32 30)" [finalpool.cpp:190]   --->   Operation 249 'partselect' 'tmp_s' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln190_1 = trunc i32 %bitcast_ln190_1 to i23" [finalpool.cpp:190]   --->   Operation 250 'trunc' 'trunc_ln190_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (1.55ns)   --->   "%icmp_ln190 = icmp ne i8 %tmp_9, -1" [finalpool.cpp:190]   --->   Operation 251 'icmp' 'icmp_ln190' <Predicate = (!icmp_ln179)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (2.44ns)   --->   "%icmp_ln190_1 = icmp eq i23 %trunc_ln190, 0" [finalpool.cpp:190]   --->   Operation 252 'icmp' 'icmp_ln190_1' <Predicate = (!icmp_ln179)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln190_1)   --->   "%or_ln190 = or i1 %icmp_ln190_1, %icmp_ln190" [finalpool.cpp:190]   --->   Operation 253 'or' 'or_ln190' <Predicate = (!icmp_ln179)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (1.55ns)   --->   "%icmp_ln190_2 = icmp ne i8 %tmp_s, -1" [finalpool.cpp:190]   --->   Operation 254 'icmp' 'icmp_ln190_2' <Predicate = (!icmp_ln179)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (2.44ns)   --->   "%icmp_ln190_3 = icmp eq i23 %trunc_ln190_1, 0" [finalpool.cpp:190]   --->   Operation 255 'icmp' 'icmp_ln190_3' <Predicate = (!icmp_ln179)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln190_1)   --->   "%or_ln190_1 = or i1 %icmp_ln190_3, %icmp_ln190_2" [finalpool.cpp:190]   --->   Operation 256 'or' 'or_ln190_1' <Predicate = (!icmp_ln179)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln190_1)   --->   "%and_ln190 = and i1 %or_ln190, %or_ln190_1" [finalpool.cpp:190]   --->   Operation 257 'and' 'and_ln190' <Predicate = (!icmp_ln179)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 258 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %tmp_7, %tmp_8" [finalpool.cpp:190]   --->   Operation 258 'fcmp' 'tmp_3' <Predicate = (!icmp_ln179)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln190_1 = and i1 %and_ln190, %tmp_3" [finalpool.cpp:190]   --->   Operation 259 'and' 'and_ln190_1' <Predicate = (!icmp_ln179)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.69ns) (out node of the LUT)   --->   "%com1 = select i1 %and_ln190_1, float %tmp_7, float %tmp_8" [finalpool.cpp:190]   --->   Operation 260 'select' 'com1' <Predicate = (!icmp_ln179)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.43>
ST_6 : Operation 261 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp ogt float %com0, %com1" [finalpool.cpp:191]   --->   Operation 261 'fcmp' 'tmp_12' <Predicate = (!icmp_ln179)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.10>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 896, i64 896, i64 896)"   --->   Operation 262 'speclooptripcount' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [finalpool.cpp:187]   --->   Operation 263 'specpipeline' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%bitcast_ln191 = bitcast float %com0 to i32" [finalpool.cpp:191]   --->   Operation 264 'bitcast' 'bitcast_ln191' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln191, i32 23, i32 30)" [finalpool.cpp:191]   --->   Operation 265 'partselect' 'tmp_10' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i32 %bitcast_ln191 to i23" [finalpool.cpp:191]   --->   Operation 266 'trunc' 'trunc_ln191' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln191_1 = bitcast float %com1 to i32" [finalpool.cpp:191]   --->   Operation 267 'bitcast' 'bitcast_ln191_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln191_1, i32 23, i32 30)" [finalpool.cpp:191]   --->   Operation 268 'partselect' 'tmp_11' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln191_1 = trunc i32 %bitcast_ln191_1 to i23" [finalpool.cpp:191]   --->   Operation 269 'trunc' 'trunc_ln191_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (1.55ns)   --->   "%icmp_ln191 = icmp ne i8 %tmp_10, -1" [finalpool.cpp:191]   --->   Operation 270 'icmp' 'icmp_ln191' <Predicate = (!icmp_ln179)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (2.44ns)   --->   "%icmp_ln191_1 = icmp eq i23 %trunc_ln191, 0" [finalpool.cpp:191]   --->   Operation 271 'icmp' 'icmp_ln191_1' <Predicate = (!icmp_ln179)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_1)   --->   "%or_ln191 = or i1 %icmp_ln191_1, %icmp_ln191" [finalpool.cpp:191]   --->   Operation 272 'or' 'or_ln191' <Predicate = (!icmp_ln179)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 273 [1/1] (1.55ns)   --->   "%icmp_ln191_2 = icmp ne i8 %tmp_11, -1" [finalpool.cpp:191]   --->   Operation 273 'icmp' 'icmp_ln191_2' <Predicate = (!icmp_ln179)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/1] (2.44ns)   --->   "%icmp_ln191_3 = icmp eq i23 %trunc_ln191_1, 0" [finalpool.cpp:191]   --->   Operation 274 'icmp' 'icmp_ln191_3' <Predicate = (!icmp_ln179)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_1)   --->   "%or_ln191_1 = or i1 %icmp_ln191_3, %icmp_ln191_2" [finalpool.cpp:191]   --->   Operation 275 'or' 'or_ln191_1' <Predicate = (!icmp_ln179)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_1)   --->   "%and_ln191 = and i1 %or_ln191, %or_ln191_1" [finalpool.cpp:191]   --->   Operation 276 'and' 'and_ln191' <Predicate = (!icmp_ln179)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 277 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp ogt float %com0, %com1" [finalpool.cpp:191]   --->   Operation 277 'fcmp' 'tmp_12' <Predicate = (!icmp_ln179)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191_1 = and i1 %and_ln191, %tmp_12" [finalpool.cpp:191]   --->   Operation 278 'and' 'and_ln191_1' <Predicate = (!icmp_ln179)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 279 [1/1] (0.69ns) (out node of the LUT)   --->   "%Y = select i1 %and_ln191_1, float %com0, float %com1" [finalpool.cpp:191]   --->   Operation 279 'select' 'Y' <Predicate = (!icmp_ln179)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%ofm_buff0_14_addr = getelementptr [56 x float]* %ofm_buff0_14, i64 0, i64 %zext_ln189" [finalpool.cpp:210]   --->   Operation 280 'getelementptr' 'ofm_buff0_14_addr' <Predicate = (trunc_ln189 == 14)> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (3.25ns)   --->   "store float %Y, float* %ofm_buff0_14_addr, align 4" [finalpool.cpp:210]   --->   Operation 281 'store' <Predicate = (trunc_ln189 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [finalpool.cpp:210]   --->   Operation 282 'br' <Predicate = (trunc_ln189 == 14)> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%ofm_buff0_13_addr = getelementptr [56 x float]* %ofm_buff0_13, i64 0, i64 %zext_ln189" [finalpool.cpp:210]   --->   Operation 283 'getelementptr' 'ofm_buff0_13_addr' <Predicate = (trunc_ln189 == 13)> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (3.25ns)   --->   "store float %Y, float* %ofm_buff0_13_addr, align 4" [finalpool.cpp:210]   --->   Operation 284 'store' <Predicate = (trunc_ln189 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [finalpool.cpp:210]   --->   Operation 285 'br' <Predicate = (trunc_ln189 == 13)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%ofm_buff0_12_addr = getelementptr [56 x float]* %ofm_buff0_12, i64 0, i64 %zext_ln189" [finalpool.cpp:210]   --->   Operation 286 'getelementptr' 'ofm_buff0_12_addr' <Predicate = (trunc_ln189 == 12)> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (3.25ns)   --->   "store float %Y, float* %ofm_buff0_12_addr, align 4" [finalpool.cpp:210]   --->   Operation 287 'store' <Predicate = (trunc_ln189 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [finalpool.cpp:210]   --->   Operation 288 'br' <Predicate = (trunc_ln189 == 12)> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%ofm_buff0_11_addr = getelementptr [56 x float]* %ofm_buff0_11, i64 0, i64 %zext_ln189" [finalpool.cpp:210]   --->   Operation 289 'getelementptr' 'ofm_buff0_11_addr' <Predicate = (trunc_ln189 == 11)> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (3.25ns)   --->   "store float %Y, float* %ofm_buff0_11_addr, align 4" [finalpool.cpp:210]   --->   Operation 290 'store' <Predicate = (trunc_ln189 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [finalpool.cpp:210]   --->   Operation 291 'br' <Predicate = (trunc_ln189 == 11)> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%ofm_buff0_10_addr = getelementptr [56 x float]* %ofm_buff0_10, i64 0, i64 %zext_ln189" [finalpool.cpp:210]   --->   Operation 292 'getelementptr' 'ofm_buff0_10_addr' <Predicate = (trunc_ln189 == 10)> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (3.25ns)   --->   "store float %Y, float* %ofm_buff0_10_addr, align 4" [finalpool.cpp:210]   --->   Operation 293 'store' <Predicate = (trunc_ln189 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [finalpool.cpp:210]   --->   Operation 294 'br' <Predicate = (trunc_ln189 == 10)> <Delay = 0.00>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%ofm_buff0_9_addr = getelementptr [56 x float]* %ofm_buff0_9, i64 0, i64 %zext_ln189" [finalpool.cpp:210]   --->   Operation 295 'getelementptr' 'ofm_buff0_9_addr' <Predicate = (trunc_ln189 == 9)> <Delay = 0.00>
ST_8 : Operation 296 [1/1] (3.25ns)   --->   "store float %Y, float* %ofm_buff0_9_addr, align 4" [finalpool.cpp:210]   --->   Operation 296 'store' <Predicate = (trunc_ln189 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [finalpool.cpp:210]   --->   Operation 297 'br' <Predicate = (trunc_ln189 == 9)> <Delay = 0.00>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%ofm_buff0_8_addr = getelementptr [56 x float]* %ofm_buff0_8, i64 0, i64 %zext_ln189" [finalpool.cpp:210]   --->   Operation 298 'getelementptr' 'ofm_buff0_8_addr' <Predicate = (trunc_ln189 == 8)> <Delay = 0.00>
ST_8 : Operation 299 [1/1] (3.25ns)   --->   "store float %Y, float* %ofm_buff0_8_addr, align 4" [finalpool.cpp:210]   --->   Operation 299 'store' <Predicate = (trunc_ln189 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [finalpool.cpp:210]   --->   Operation 300 'br' <Predicate = (trunc_ln189 == 8)> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%ofm_buff0_7_addr = getelementptr [56 x float]* %ofm_buff0_7, i64 0, i64 %zext_ln189" [finalpool.cpp:210]   --->   Operation 301 'getelementptr' 'ofm_buff0_7_addr' <Predicate = (trunc_ln189 == 7)> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (3.25ns)   --->   "store float %Y, float* %ofm_buff0_7_addr, align 4" [finalpool.cpp:210]   --->   Operation 302 'store' <Predicate = (trunc_ln189 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [finalpool.cpp:210]   --->   Operation 303 'br' <Predicate = (trunc_ln189 == 7)> <Delay = 0.00>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%ofm_buff0_6_addr = getelementptr [56 x float]* %ofm_buff0_6, i64 0, i64 %zext_ln189" [finalpool.cpp:210]   --->   Operation 304 'getelementptr' 'ofm_buff0_6_addr' <Predicate = (trunc_ln189 == 6)> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (3.25ns)   --->   "store float %Y, float* %ofm_buff0_6_addr, align 4" [finalpool.cpp:210]   --->   Operation 305 'store' <Predicate = (trunc_ln189 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [finalpool.cpp:210]   --->   Operation 306 'br' <Predicate = (trunc_ln189 == 6)> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%ofm_buff0_5_addr = getelementptr [56 x float]* %ofm_buff0_5, i64 0, i64 %zext_ln189" [finalpool.cpp:210]   --->   Operation 307 'getelementptr' 'ofm_buff0_5_addr' <Predicate = (trunc_ln189 == 5)> <Delay = 0.00>
ST_8 : Operation 308 [1/1] (3.25ns)   --->   "store float %Y, float* %ofm_buff0_5_addr, align 4" [finalpool.cpp:210]   --->   Operation 308 'store' <Predicate = (trunc_ln189 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [finalpool.cpp:210]   --->   Operation 309 'br' <Predicate = (trunc_ln189 == 5)> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (0.00ns)   --->   "%ofm_buff0_4_addr = getelementptr [56 x float]* %ofm_buff0_4, i64 0, i64 %zext_ln189" [finalpool.cpp:210]   --->   Operation 310 'getelementptr' 'ofm_buff0_4_addr' <Predicate = (trunc_ln189 == 4)> <Delay = 0.00>
ST_8 : Operation 311 [1/1] (3.25ns)   --->   "store float %Y, float* %ofm_buff0_4_addr, align 4" [finalpool.cpp:210]   --->   Operation 311 'store' <Predicate = (trunc_ln189 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_8 : Operation 312 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [finalpool.cpp:210]   --->   Operation 312 'br' <Predicate = (trunc_ln189 == 4)> <Delay = 0.00>
ST_8 : Operation 313 [1/1] (0.00ns)   --->   "%ofm_buff0_3_addr = getelementptr [56 x float]* %ofm_buff0_3, i64 0, i64 %zext_ln189" [finalpool.cpp:210]   --->   Operation 313 'getelementptr' 'ofm_buff0_3_addr' <Predicate = (trunc_ln189 == 3)> <Delay = 0.00>
ST_8 : Operation 314 [1/1] (3.25ns)   --->   "store float %Y, float* %ofm_buff0_3_addr, align 4" [finalpool.cpp:210]   --->   Operation 314 'store' <Predicate = (trunc_ln189 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_8 : Operation 315 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [finalpool.cpp:210]   --->   Operation 315 'br' <Predicate = (trunc_ln189 == 3)> <Delay = 0.00>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "%ofm_buff0_2_addr = getelementptr [56 x float]* %ofm_buff0_2, i64 0, i64 %zext_ln189" [finalpool.cpp:210]   --->   Operation 316 'getelementptr' 'ofm_buff0_2_addr' <Predicate = (trunc_ln189 == 2)> <Delay = 0.00>
ST_8 : Operation 317 [1/1] (3.25ns)   --->   "store float %Y, float* %ofm_buff0_2_addr, align 4" [finalpool.cpp:210]   --->   Operation 317 'store' <Predicate = (trunc_ln189 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [finalpool.cpp:210]   --->   Operation 318 'br' <Predicate = (trunc_ln189 == 2)> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%ofm_buff0_1_addr = getelementptr [56 x float]* %ofm_buff0_1, i64 0, i64 %zext_ln189" [finalpool.cpp:210]   --->   Operation 319 'getelementptr' 'ofm_buff0_1_addr' <Predicate = (trunc_ln189 == 1)> <Delay = 0.00>
ST_8 : Operation 320 [1/1] (3.25ns)   --->   "store float %Y, float* %ofm_buff0_1_addr, align 4" [finalpool.cpp:210]   --->   Operation 320 'store' <Predicate = (trunc_ln189 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [finalpool.cpp:210]   --->   Operation 321 'br' <Predicate = (trunc_ln189 == 1)> <Delay = 0.00>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%ofm_buff0_0_addr = getelementptr [56 x float]* %ofm_buff0_0, i64 0, i64 %zext_ln189" [finalpool.cpp:210]   --->   Operation 322 'getelementptr' 'ofm_buff0_0_addr' <Predicate = (trunc_ln189 == 0)> <Delay = 0.00>
ST_8 : Operation 323 [1/1] (3.25ns)   --->   "store float %Y, float* %ofm_buff0_0_addr, align 4" [finalpool.cpp:210]   --->   Operation 323 'store' <Predicate = (trunc_ln189 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [finalpool.cpp:210]   --->   Operation 324 'br' <Predicate = (trunc_ln189 == 0)> <Delay = 0.00>
ST_8 : Operation 325 [1/1] (0.00ns)   --->   "%ofm_buff0_15_addr = getelementptr [56 x float]* %ofm_buff0_15, i64 0, i64 %zext_ln189" [finalpool.cpp:210]   --->   Operation 325 'getelementptr' 'ofm_buff0_15_addr' <Predicate = (trunc_ln189 == 15)> <Delay = 0.00>
ST_8 : Operation 326 [1/1] (3.25ns)   --->   "store float %Y, float* %ofm_buff0_15_addr, align 4" [finalpool.cpp:210]   --->   Operation 326 'store' <Predicate = (trunc_ln189 == 15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [finalpool.cpp:210]   --->   Operation 327 'br' <Predicate = (trunc_ln189 == 15)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "ret void" [finalpool.cpp:214]   --->   Operation 328 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', finalpool.cpp:179) with incoming values : ('add_ln179', finalpool.cpp:179) [51]  (1.77 ns)

 <State 2>: 6.27ns
The critical path consists of the following:
	'phi' operation ('col_0', finalpool.cpp:189) with incoming values : ('select_ln189_1', finalpool.cpp:189) [52]  (0 ns)
	'add' operation ('col', finalpool.cpp:189) [54]  (1.83 ns)
	'select' operation ('select_ln189_1', finalpool.cpp:189) [62]  (1.19 ns)
	'getelementptr' operation ('ifm_buff0_0_addr', finalpool.cpp:189) [70]  (0 ns)
	'load' operation ('ifm_buff0_0_load', finalpool.cpp:189) on array 'ifm_buff0_0' [71]  (3.25 ns)

 <State 3>: 5.32ns
The critical path consists of the following:
	'load' operation ('ifm_buff0_0_load', finalpool.cpp:189) on array 'ifm_buff0_0' [71]  (3.25 ns)
	'mux' operation ('tmp', finalpool.cpp:189) [102]  (2.06 ns)

 <State 4>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', finalpool.cpp:189) [149]  (5.43 ns)

 <State 5>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', finalpool.cpp:189) [149]  (5.43 ns)
	'and' operation ('and_ln189_1', finalpool.cpp:189) [150]  (0.978 ns)
	'select' operation ('com0', finalpool.cpp:189) [151]  (0.698 ns)

 <State 6>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', finalpool.cpp:191) [247]  (5.43 ns)

 <State 7>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', finalpool.cpp:191) [247]  (5.43 ns)
	'and' operation ('and_ln191_1', finalpool.cpp:191) [248]  (0.978 ns)
	'select' operation ('Y', finalpool.cpp:191) [249]  (0.698 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('ofm_buff0_14_addr', finalpool.cpp:210) [252]  (0 ns)
	'store' operation ('store_ln210', finalpool.cpp:210) of variable 'Y', finalpool.cpp:191 on array 'ofm_buff0_14' [253]  (3.25 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
