["```\nuse IEEE.STD_LOGIC_1164.ALL;\n```", "```\nuse IEEE.NUMERIC_STD.ALL;\n```", "```\nuse UNISIM.VComponents.all;\n```", "```\narchitecture Behavioral of cordic_tb is\n```", "```\nconstant clk_period : time := 10 ns;\n```", "```\nconstant increment : real := 0.01256637;\n```", "```\nsignal M_AXIS_DOUT_0_tdata    :  STD_LOGIC_VECTOR ( 31 downto 0 );\n```", "```\nsignal M_AXIS_DOUT_0_tvalid   :  STD_LOGIC; \n```", "```\nsignal S_AXIS_PHASE_0_tdata   :  STD_LOGIC_VECTOR ( 15 downto 0 ); \n```", "```\nsignal S_AXIS_PHASE_0_tvalid  :  STD_LOGIC := '0'; \n```", "```\nsignal clk                    :  STD_LOGIC := '0'; \n```", "```\nsignal phase_wheel : real range -MATH_PI  to MATH_PI ; \n```", "```\nsignal direction :  std_logic := '0'; \n```", "```\nclk <= not clk after (clk_period/2);\n```", "```\n M_AXIS_DOUT_0_tdata     =>  M_AXIS_DOUT_0_tdata, \n```", "```\n M_AXIS_DOUT_0_tvalid    =>  M_AXIS_DOUT_0_tvalid, \n```", "```\n S_AXIS_PHASE_0_tdata    =>  S_AXIS_PHASE_0_tdata, \n```", "```\n S_AXIS_PHASE_0_tvalid   =>  S_AXIS_PHASE_0_tvalid, \n```", "```\n S_AXIS_PHASE_0_tvalid <= '1';\n```", "```\n S_AXIS_PHASE_0_tdata  <= std_logic_vector(to_sfixed(phase_wheel, 2,-13 )) ; \n```", "```\n if phase_wheel >= MATH_PI and direction = '0' then\n```", "```\n elsif phase_wheel <= -MATH_PI and direction = '1' then \n```", "```\n phase_wheel <= phase_wheel - increment;\n```", "```\n phase_wheel <= phase_wheel + increment;\n```"]