--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Nov 30 22:48:46 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     traffic_lights
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets all_time_7__N_25]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            1983 items scored, 1983 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.618ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             time_cnt_543__i0  (from clk_c +)
   Destination:    FD1P3IX    CD             time_cnt_543__i0  (to clk_c +)

   Delay:                  10.458ns  (32.0% logic, 68.0% route), 6 logic levels.

 Constraint Details:

     10.458ns data_path time_cnt_543__i0 to time_cnt_543__i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.618ns

 Path Details: time_cnt_543__i0 to time_cnt_543__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              time_cnt_543__i0 (from clk_c)
Route         2   e 1.198                                  time_cnt[0]
A1_TO_FCO   ---     0.827           B[2] to COUT           sub_302_add_2_1
Route         1   e 0.020                                  n1921
FCI_TO_F    ---     0.598            CIN to S[2]           sub_302_add_2_3
Route        14   e 2.153                                  diff_time[1]
LUT4        ---     0.493              B to Z              i2_2_lut_3_lut
Route         1   e 0.941                                  n7
LUT4        ---     0.493              A to Z              i4_4_lut_adj_2
Route         3   e 1.258                                  next_state_2__N_184[0]
LUT4        ---     0.493              D to Z              i1551_2_lut_3_lut_4_lut
Route         8   e 1.540                                  n1415
                  --------
                   10.458  (32.0% logic, 68.0% route), 6 logic levels.


Error:  The following path violates requirements by 5.618ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             time_cnt_543__i0  (from clk_c +)
   Destination:    FD1P3IX    CD             time_cnt_543__i2  (to clk_c +)

   Delay:                  10.458ns  (32.0% logic, 68.0% route), 6 logic levels.

 Constraint Details:

     10.458ns data_path time_cnt_543__i0 to time_cnt_543__i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.618ns

 Path Details: time_cnt_543__i0 to time_cnt_543__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              time_cnt_543__i0 (from clk_c)
Route         2   e 1.198                                  time_cnt[0]
A1_TO_FCO   ---     0.827           B[2] to COUT           sub_302_add_2_1
Route         1   e 0.020                                  n1921
FCI_TO_F    ---     0.598            CIN to S[2]           sub_302_add_2_3
Route        14   e 2.153                                  diff_time[1]
LUT4        ---     0.493              B to Z              i2_2_lut_3_lut
Route         1   e 0.941                                  n7
LUT4        ---     0.493              A to Z              i4_4_lut_adj_2
Route         3   e 1.258                                  next_state_2__N_184[0]
LUT4        ---     0.493              D to Z              i1551_2_lut_3_lut_4_lut
Route         8   e 1.540                                  n1415
                  --------
                   10.458  (32.0% logic, 68.0% route), 6 logic levels.


Error:  The following path violates requirements by 5.618ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             time_cnt_543__i0  (from clk_c +)
   Destination:    FD1P3IX    CD             time_cnt_543__i1  (to clk_c +)

   Delay:                  10.458ns  (32.0% logic, 68.0% route), 6 logic levels.

 Constraint Details:

     10.458ns data_path time_cnt_543__i0 to time_cnt_543__i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.618ns

 Path Details: time_cnt_543__i0 to time_cnt_543__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              time_cnt_543__i0 (from clk_c)
Route         2   e 1.198                                  time_cnt[0]
A1_TO_FCO   ---     0.827           B[2] to COUT           sub_302_add_2_1
Route         1   e 0.020                                  n1921
FCI_TO_F    ---     0.598            CIN to S[2]           sub_302_add_2_3
Route        14   e 2.153                                  diff_time[1]
LUT4        ---     0.493              B to Z              i2_2_lut_3_lut
Route         1   e 0.941                                  n7
LUT4        ---     0.493              A to Z              i4_4_lut_adj_2
Route         3   e 1.258                                  next_state_2__N_184[0]
LUT4        ---     0.493              D to Z              i1551_2_lut_3_lut_4_lut
Route         8   e 1.540                                  n1415
                  --------
                   10.458  (32.0% logic, 68.0% route), 6 logic levels.

Warning: 10.618 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets all_time_7__N_25]        |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    10.618 ns|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n1419                                   |      29|    1150|     57.99%
                                        |        |        |
n2251                                   |       1|     500|     25.21%
                                        |        |        |
n1415                                   |       8|     496|     25.01%
                                        |        |        |
n2337                                   |      22|     418|     21.08%
                                        |        |        |
next_state_2__N_184[0]                  |       3|     390|     19.67%
                                        |        |        |
n2253                                   |       2|     298|     15.03%
                                        |        |        |
clk_c_enable_13                         |      11|     253|     12.76%
                                        |        |        |
n2175                                   |       1|     250|     12.61%
                                        |        |        |
n2113                                   |       1|     220|     11.09%
                                        |        |        |
n12                                     |       1|     200|     10.09%
                                        |        |        |
n13                                     |       1|     200|     10.09%
                                        |        |        |
n2177                                   |       1|     200|     10.09%
                                        |        |        |
n2179                                   |       1|     200|     10.09%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1983  Score: 5425775

Constraints cover  2672 paths, 182 nets, and 387 connections (60.0% coverage)


Peak memory: 83333120 bytes, TRCE: 1355776 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
