# ğŸš€ SPI Memory Verification using Verilog, SystemVerilog, and UVM

## ğŸ“Œ Project Overview
This project verifies an **SPI-based memory module** using **Verilog** for RTL and a **SystemVerilog UVM-based verification environment**.  
The verification covers **SPI read/write operations**, **reset behavior**, **address validation**, and **protocol correctness**.

Verification completeness is ensured using:
- âœ… SystemVerilog Assertions  
- ğŸ“Š Functional Coverage  
- ğŸ“ˆ Code Coverage  

All simulations and coverage analysis are performed using **QuestaSim**, with **TCL scripting** used to automate the verification flow.

---

## ğŸ§  Design Under Test (DUT)
The Design Under Test is an **SPI memory module** that supports **read and write operations** controlled by a write-enable signal.  
The DUT interfaces with a memory array and provides status signaling for operation completion and error detection.

### ğŸ”Œ Interface Signals
- **reset**  
  ğŸ”¹ Active-high reset. Clears all internal states and outputs.

- **WR**  
  ğŸ”¹ Operation select signal  
  - `WR = 1` â†’ âœï¸ Write  
  - `WR = 0` â†’ ğŸ“– Read  

- **addr**  
  ğŸ”¹ Address input for memory access

- **din**  
  ğŸ”¹ Data input during write operations

- **dout**  
  ğŸ”¹ Data output during read operations

- **done**  
  ğŸ”¹ Indicates completion of read/write operation

- **error**  
  ğŸ”¹ Indicates invalid access (out-of-range address)

---

## âš™ï¸ SPI Functional / Operation Specification

### ğŸ§© Functional Description
- `WR` selects operation mode (Read / Write)
- All operations are valid only when `reset = 0`
- When `reset = 1`, all outputs and states are cleared

### âœï¸ Write Operation
- Deassert reset (`reset = 0`)
- Set `WR = 1`
- Apply `addr` and `din`
- Perform write
- `done` asserted after completion

### ğŸ“– Read Operation
- Set `WR = 0`
- Apply `addr`
- Read data appears on `dout`
- `done` asserted after completion

### ğŸš¨ Address Checking & Error Handling
- `addr >= 31` â†’ `error = 1`, `dout = 0`
- `addr < 31` â†’ valid operation
- Applies to both read and write

### â±ï¸ Status Signaling
- `done` remains low during operation
- Asserted only after successful completion

---

## ğŸ›¡ï¸ Assertions
SystemVerilog assertions continuously monitor protocol and control correctness.

### âœ”ï¸ Implemented Assertions
- ğŸ” **Reset Assertion**
  - No operation during reset
  - `done = 0`, `error = 0`

- âœ… **Completion Assertion**
  - `done` asserted only after valid completion

- ğŸš« **Address Range Assertion**
  - `error = 1` for `addr >= 31`
  - `error = 0` for valid addresses

- ğŸ” **Valid Operation Assertion**
  - Operations allowed only when reset is deasserted

---

## ğŸ“Š Functional Coverage
Functional coverage ensures all planned scenarios are exercised.

- Coverpoints for all interface signals
- Coverpoints for valid & invalid address ranges
- Cross coverage for combined signal behavior

ğŸ¯ **Total Covergroup Coverage:** `100%`  
ğŸ“¦ **Covergroup Types:** `1`

---

## ğŸ“ˆ Code Coverage

### ğŸ“‘ Summary
RTL code coverage is collected using **QuestaSim** with the following metrics enabled:
- Statement Coverage â‰ˆ **96.47%**
- Branch Coverage â‰ˆ **95%**
- Condition Coverage = **100%**
- FSM State Coverage = **100%**
- FSM Transition Coverage â‰ˆ **75%**
- Toggle Coverage â‰ˆ **70%**

ğŸ§® **Total RTL Coverage:** â‰ˆ **89.89%**

> â„¹ï¸ Partial coverage exists due to default branches and idle-state transitions not triggered during valid SPI operation.

---

## ğŸ”§ Tool & Automation

### ğŸ§ª Simulation Tool
- **Simulator:** QuestaSim  
- **Languages:** Verilog, SystemVerilog  
- **Verification Features:** Assertions, Functional Coverage, Code Coverage  

### ğŸ¤– Automation
- **TCL scripting** automates:
  - Compilation
  - Optimization with coverage
  - Simulation
  - Coverage reporting

Ensures **repeatability** and **consistency**.

---

## âš ï¸ Limitations
- Default and idle-state paths are not exercised
- Some FSM transitions are unreachable in normal operation
- Toggle coverage limited for wide counters
- No stress or performance testing

---

## ğŸ Conclusion
This project demonstrates **end-to-end verification** of an SPI memory design written in **Verilog**, using a **SystemVerilog UVM-based environment**.  
The use of **assertions, functional coverage, code coverage**, and **TCL automation** reflects an **industry-aligned verification methodology**

---

