Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr  6 23:11:22 2025
| Host         : DESKTOP-T92VI6B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rapid_soc_timing_summary_routed.rpt -pb rapid_soc_timing_summary_routed.pb -rpx rapid_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : rapid_soc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1376)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3624)
5. checking no_input_delay (1)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1376)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_reset (HIGH)

 There are 1319 register/latch pins with no clock driven by root clock pin: cpu_clk_div/out_clk_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: lcd/mux/selectClockDivider/out_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3624)
---------------------------------------------------
 There are 3624 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 0 ports with no output delay specified.

 There are 26 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.663        0.000                      0                  104        0.178        0.000                      0                  104        4.500        0.000                       0                   148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
ext_100mhz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ext_100mhz          0.663        0.000                      0                  104        0.178        0.000                      0                  104        4.500        0.000                       0                   148  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ext_100mhz                  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ext_100mhz                  
(none)                      ext_100mhz    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ext_100mhz
  To Clock:  ext_100mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica_8/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.815ns (45.242%)  route 2.197ns (54.758%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.781 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.613     5.134    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.162 r  <hidden>
                         net (fo=1, routed)           0.065     6.227    <hidden>
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.652 r  <hidden>
                         net (fo=1, routed)           1.454     8.106    <hidden>
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  <hidden>
                         net (fo=1, routed)           0.000     8.230    <hidden>
    SLICE_X9Y21          MUXF7 (Prop_muxf7_I0_O)      0.238     8.468 r  <hidden>
                         net (fo=12, routed)          0.678     9.146    graphics_engine/pixelData
    SLICE_X10Y19         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.440     9.781    graphics_engine/CLK
    SLICE_X10Y19         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_8/C  (IS_INVERTED)
                         clock pessimism              0.260    10.041    
                         clock uncertainty           -0.035    10.006    
    SLICE_X10Y19         FDRE (Setup_fdre_C_D)       -0.197     9.809    graphics_engine/red_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          9.809    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica_11/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 1.815ns (46.575%)  route 2.082ns (53.425%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 9.780 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.613     5.134    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.162 r  <hidden>
                         net (fo=1, routed)           0.065     6.227    <hidden>
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.652 r  <hidden>
                         net (fo=1, routed)           1.454     8.106    <hidden>
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  <hidden>
                         net (fo=1, routed)           0.000     8.230    <hidden>
    SLICE_X9Y21          MUXF7 (Prop_muxf7_I0_O)      0.238     8.468 r  <hidden>
                         net (fo=12, routed)          0.563     9.031    graphics_engine/pixelData
    SLICE_X9Y19          FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.439     9.780    graphics_engine/CLK
    SLICE_X9Y19          FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_11/C  (IS_INVERTED)
                         clock pessimism              0.274    10.054    
                         clock uncertainty           -0.035    10.019    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)       -0.237     9.782    graphics_engine/red_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica_7/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 1.815ns (46.575%)  route 2.082ns (53.425%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 9.780 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.613     5.134    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.162 r  <hidden>
                         net (fo=1, routed)           0.065     6.227    <hidden>
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.652 r  <hidden>
                         net (fo=1, routed)           1.454     8.106    <hidden>
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  <hidden>
                         net (fo=1, routed)           0.000     8.230    <hidden>
    SLICE_X9Y21          MUXF7 (Prop_muxf7_I0_O)      0.238     8.468 r  <hidden>
                         net (fo=12, routed)          0.563     9.031    graphics_engine/pixelData
    SLICE_X9Y19          FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.439     9.780    graphics_engine/CLK
    SLICE_X9Y19          FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_7/C  (IS_INVERTED)
                         clock pessimism              0.274    10.054    
                         clock uncertainty           -0.035    10.019    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)       -0.225     9.794    graphics_engine/red_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          9.794    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica_10/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.815ns (46.948%)  route 2.051ns (53.052%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 9.780 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.613     5.134    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.162 r  <hidden>
                         net (fo=1, routed)           0.065     6.227    <hidden>
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.652 r  <hidden>
                         net (fo=1, routed)           1.454     8.106    <hidden>
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  <hidden>
                         net (fo=1, routed)           0.000     8.230    <hidden>
    SLICE_X9Y21          MUXF7 (Prop_muxf7_I0_O)      0.238     8.468 r  <hidden>
                         net (fo=12, routed)          0.532     9.000    graphics_engine/pixelData
    SLICE_X9Y19          FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.439     9.780    graphics_engine/CLK
    SLICE_X9Y19          FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_10/C  (IS_INVERTED)
                         clock pessimism              0.274    10.054    
                         clock uncertainty           -0.035    10.019    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)       -0.240     9.779    graphics_engine/red_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          9.779    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.815ns (46.784%)  route 2.065ns (53.216%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.781 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.613     5.134    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.162 r  <hidden>
                         net (fo=1, routed)           0.065     6.227    <hidden>
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.652 r  <hidden>
                         net (fo=1, routed)           1.454     8.106    <hidden>
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  <hidden>
                         net (fo=1, routed)           0.000     8.230    <hidden>
    SLICE_X9Y21          MUXF7 (Prop_muxf7_I0_O)      0.238     8.468 r  <hidden>
                         net (fo=12, routed)          0.545     9.013    graphics_engine/pixelData
    SLICE_X11Y19         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.440     9.781    graphics_engine/CLK
    SLICE_X11Y19         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.260    10.041    
                         clock uncertainty           -0.035    10.006    
    SLICE_X11Y19         FDRE (Setup_fdre_C_D)       -0.211     9.795    graphics_engine/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica_3/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 1.815ns (46.824%)  route 2.061ns (53.176%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.781 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.613     5.134    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.162 r  <hidden>
                         net (fo=1, routed)           0.065     6.227    <hidden>
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.652 r  <hidden>
                         net (fo=1, routed)           1.454     8.106    <hidden>
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  <hidden>
                         net (fo=1, routed)           0.000     8.230    <hidden>
    SLICE_X9Y21          MUXF7 (Prop_muxf7_I0_O)      0.238     8.468 r  <hidden>
                         net (fo=12, routed)          0.542     9.010    graphics_engine/pixelData
    SLICE_X10Y19         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.440     9.781    graphics_engine/CLK
    SLICE_X10Y19         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_3/C  (IS_INVERTED)
                         clock pessimism              0.260    10.041    
                         clock uncertainty           -0.035    10.006    
    SLICE_X10Y19         FDRE (Setup_fdre_C_D)       -0.214     9.792    graphics_engine/red_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica_2/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 1.815ns (46.677%)  route 2.073ns (53.323%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.781 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.613     5.134    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.162 r  <hidden>
                         net (fo=1, routed)           0.065     6.227    <hidden>
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.652 r  <hidden>
                         net (fo=1, routed)           1.454     8.106    <hidden>
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  <hidden>
                         net (fo=1, routed)           0.000     8.230    <hidden>
    SLICE_X9Y21          MUXF7 (Prop_muxf7_I0_O)      0.238     8.468 r  <hidden>
                         net (fo=12, routed)          0.554     9.022    graphics_engine/pixelData
    SLICE_X10Y19         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.440     9.781    graphics_engine/CLK
    SLICE_X10Y19         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_2/C  (IS_INVERTED)
                         clock pessimism              0.260    10.041    
                         clock uncertainty           -0.035    10.006    
    SLICE_X10Y19         FDRE (Setup_fdre_C_D)       -0.200     9.806    graphics_engine/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.806    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica_5/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.815ns (46.948%)  route 2.051ns (53.052%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 9.780 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.613     5.134    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.162 r  <hidden>
                         net (fo=1, routed)           0.065     6.227    <hidden>
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.652 r  <hidden>
                         net (fo=1, routed)           1.454     8.106    <hidden>
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  <hidden>
                         net (fo=1, routed)           0.000     8.230    <hidden>
    SLICE_X9Y21          MUXF7 (Prop_muxf7_I0_O)      0.238     8.468 r  <hidden>
                         net (fo=12, routed)          0.532     9.000    graphics_engine/pixelData
    SLICE_X9Y19          FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.439     9.780    graphics_engine/CLK
    SLICE_X9Y19          FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_5/C  (IS_INVERTED)
                         clock pessimism              0.274    10.054    
                         clock uncertainty           -0.035    10.019    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)       -0.233     9.786    graphics_engine/red_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica_6/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.815ns (46.948%)  route 2.051ns (53.052%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 9.780 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.613     5.134    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.162 r  <hidden>
                         net (fo=1, routed)           0.065     6.227    <hidden>
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.652 r  <hidden>
                         net (fo=1, routed)           1.454     8.106    <hidden>
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  <hidden>
                         net (fo=1, routed)           0.000     8.230    <hidden>
    SLICE_X9Y21          MUXF7 (Prop_muxf7_I0_O)      0.238     8.468 r  <hidden>
                         net (fo=12, routed)          0.532     9.000    graphics_engine/pixelData
    SLICE_X9Y19          FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.439     9.780    graphics_engine/CLK
    SLICE_X9Y19          FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_6/C  (IS_INVERTED)
                         clock pessimism              0.274    10.054    
                         clock uncertainty           -0.035    10.019    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)       -0.228     9.791    graphics_engine/red_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica_9/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.815ns (46.784%)  route 2.065ns (53.216%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.781 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.613     5.134    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.162 r  <hidden>
                         net (fo=1, routed)           0.065     6.227    <hidden>
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.652 r  <hidden>
                         net (fo=1, routed)           1.454     8.106    <hidden>
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  <hidden>
                         net (fo=1, routed)           0.000     8.230    <hidden>
    SLICE_X9Y21          MUXF7 (Prop_muxf7_I0_O)      0.238     8.468 r  <hidden>
                         net (fo=12, routed)          0.545     9.013    graphics_engine/pixelData
    SLICE_X10Y19         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.440     9.781    graphics_engine/CLK
    SLICE_X10Y19         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_9/C  (IS_INVERTED)
                         clock pessimism              0.260    10.041    
                         clock uncertainty           -0.035    10.006    
    SLICE_X10Y19         FDRE (Setup_fdre_C_D)       -0.197     9.809    graphics_engine/red_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          9.809    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  0.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 lcd/dsp/digits_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver0/o_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.695%)  route 0.133ns (41.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.563     1.446    lcd/dsp/CLK
    SLICE_X47Y7          FDRE                                         r  lcd/dsp/digits_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  lcd/dsp/digits_reg[0][2]/Q
                         net (fo=8, routed)           0.133     1.720    lcd/dsp/digits_reg[0][3]_0[2]
    SLICE_X46Y7          LUT4 (Prop_lut4_I1_O)        0.048     1.768 r  lcd/dsp/o_signal[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.768    lcd/driver0/D[1]
    SLICE_X46Y7          FDRE                                         r  lcd/driver0/o_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.833     1.960    lcd/driver0/CLK
    SLICE_X46Y7          FDRE                                         r  lcd/driver0/o_signal_reg[1]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.131     1.590    lcd/driver0/o_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 lcd/driver0/o_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.563     1.446    lcd/driver0/CLK
    SLICE_X46Y7          FDRE                                         r  lcd/driver0/o_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  lcd/driver0/o_signal_reg[0]/Q
                         net (fo=1, routed)           0.108     1.718    lcd/mux/o_signal_reg[7]_1[0]
    SLICE_X46Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.763 r  lcd/mux/o_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     1.763    lcd/mux/o_signal[0]_i_1_n_1
    SLICE_X46Y8          FDRE                                         r  lcd/mux/o_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.833     1.960    lcd/mux/CLK
    SLICE_X46Y8          FDRE                                         r  lcd/mux/o_signal_reg[0]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.121     1.583    lcd/mux/o_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 lcd/dsp/digits_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver0/o_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.307%)  route 0.133ns (41.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.563     1.446    lcd/dsp/CLK
    SLICE_X47Y7          FDRE                                         r  lcd/dsp/digits_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  lcd/dsp/digits_reg[0][2]/Q
                         net (fo=8, routed)           0.133     1.720    lcd/dsp/digits_reg[0][3]_0[2]
    SLICE_X46Y7          LUT4 (Prop_lut4_I2_O)        0.045     1.765 r  lcd/dsp/o_signal[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.765    lcd/driver0/D[0]
    SLICE_X46Y7          FDRE                                         r  lcd/driver0/o_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.833     1.960    lcd/driver0/CLK
    SLICE_X46Y7          FDRE                                         r  lcd/driver0/o_signal_reg[0]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.121     1.580    lcd/driver0/o_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 lcd/driver0/o_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.563     1.446    lcd/driver0/CLK
    SLICE_X47Y7          FDRE                                         r  lcd/driver0/o_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  lcd/driver0/o_signal_reg[4]/Q
                         net (fo=1, routed)           0.108     1.695    lcd/mux/o_signal_reg[7]_1[4]
    SLICE_X47Y6          LUT6 (Prop_lut6_I1_O)        0.045     1.740 r  lcd/mux/o_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     1.740    lcd/mux/o_signal[4]_i_1_n_1
    SLICE_X47Y6          FDRE                                         r  lcd/mux/o_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.834     1.961    lcd/mux/CLK
    SLICE_X47Y6          FDRE                                         r  lcd/mux/o_signal_reg[4]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X47Y6          FDRE (Hold_fdre_C_D)         0.091     1.554    lcd/mux/o_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 lcd/lcd_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/dsp/digits_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.505%)  route 0.133ns (48.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.563     1.446    lcd/CLK
    SLICE_X47Y9          FDCE                                         r  lcd/lcd_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  lcd/lcd_value_reg[3]/Q
                         net (fo=7, routed)           0.133     1.720    lcd/dsp/digits_reg[3][1]_0[3]
    SLICE_X46Y8          FDRE                                         r  lcd/dsp/digits_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.833     1.960    lcd/dsp/CLK
    SLICE_X46Y8          FDRE                                         r  lcd/dsp/digits_reg[1][0]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.064     1.526    lcd/dsp/digits_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 lcd/lcd_value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/dsp/digits_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.456%)  route 0.127ns (40.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.562     1.445    lcd/CLK
    SLICE_X47Y10         FDPE                                         r  lcd/lcd_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  lcd/lcd_value_reg[12]/Q
                         net (fo=7, routed)           0.127     1.713    lcd/dsp/digits_reg[3][1]_0[12]
    SLICE_X45Y9          LUT5 (Prop_lut5_I4_O)        0.045     1.758 r  lcd/dsp/digits[3][3]_i_1/O
                         net (fo=1, routed)           0.000     1.758    lcd/dsp/digits[3][3]_i_1_n_1
    SLICE_X45Y9          FDRE                                         r  lcd/dsp/digits_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.833     1.960    lcd/dsp/CLK
    SLICE_X45Y9          FDRE                                         r  lcd/dsp/digits_reg[3][3]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.092     1.554    lcd/dsp/digits_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 lcd/driver0/o_signal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.814%)  route 0.140ns (40.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.563     1.446    lcd/driver0/CLK
    SLICE_X46Y7          FDRE                                         r  lcd/driver0/o_signal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  lcd/driver0/o_signal_reg[6]/Q
                         net (fo=1, routed)           0.140     1.751    lcd/mux/o_signal_reg[7]_1[6]
    SLICE_X46Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  lcd/mux/o_signal[6]_i_1/O
                         net (fo=1, routed)           0.000     1.796    lcd/mux/o_signal[6]_i_1_n_1
    SLICE_X46Y8          FDRE                                         r  lcd/mux/o_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.833     1.960    lcd/mux/CLK
    SLICE_X46Y8          FDRE                                         r  lcd/mux/o_signal_reg[6]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.121     1.583    lcd/mux/o_signal_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 lcd/driver0/o_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.563     1.446    lcd/driver0/CLK
    SLICE_X47Y7          FDRE                                         r  lcd/driver0/o_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  lcd/driver0/o_signal_reg[2]/Q
                         net (fo=1, routed)           0.139     1.726    lcd/mux/o_signal_reg[7]_1[2]
    SLICE_X47Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.771 r  lcd/mux/o_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     1.771    lcd/mux/o_signal[2]_i_1_n_1
    SLICE_X47Y8          FDRE                                         r  lcd/mux/o_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.833     1.960    lcd/mux/CLK
    SLICE_X47Y8          FDRE                                         r  lcd/mux/o_signal_reg[2]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X47Y8          FDRE (Hold_fdre_C_D)         0.092     1.554    lcd/mux/o_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 lcd/driver3/o_signal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    lcd/driver3/CLK
    SLICE_X46Y6          FDRE                                         r  lcd/driver3/o_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.148     1.595 r  lcd/driver3/o_signal_reg[7]/Q
                         net (fo=1, routed)           0.093     1.688    lcd/mux/o_signal_reg[7]_2[7]
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.099     1.787 r  lcd/mux/o_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     1.787    lcd/mux/o_signal[7]_i_1_n_1
    SLICE_X46Y6          FDRE                                         r  lcd/mux/o_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.834     1.961    lcd/mux/CLK
    SLICE_X46Y6          FDRE                                         r  lcd/mux/o_signal_reg[7]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)         0.121     1.568    lcd/mux/o_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.559     1.442    <hidden>
    SLICE_X8Y18          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  <hidden>
                         net (fo=7, routed)           0.133     1.739    <hidden>
    SLICE_X8Y19          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.826     1.953    <hidden>
    SLICE_X8Y19          FDRE                                         r  <hidden>
                         clock pessimism             -0.498     1.455    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.064     1.519    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ext_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  cpu_clk_div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  cpu_clk_div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  cpu_clk_div/out_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  cpu_clk_div/out_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y19   graphics_engine/red_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y19   graphics_engine/red_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y19  graphics_engine/red_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y19  graphics_engine/red_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y19   graphics_engine/red_reg[3]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y19   graphics_engine/red_reg[3]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  cpu_clk_div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  cpu_clk_div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  cpu_clk_div/out_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  cpu_clk_div/out_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y19   graphics_engine/red_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y19   graphics_engine/red_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y19  graphics_engine/red_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y19  graphics_engine/red_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y19   graphics_engine/red_reg[3]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y19   graphics_engine/red_reg[3]_lopt_replica_10/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics_engine/display_driver/xCoord_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.907ns  (logic 4.434ns (49.775%)  route 4.474ns (50.225%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE                         0.000     0.000 r  graphics_engine/display_driver/xCoord_reg[9]/C
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.689     0.689 f  graphics_engine/display_driver/xCoord_reg[9]/Q
                         net (fo=4, routed)           0.975     1.664    graphics_engine/display_driver/xCoord[9]
    SLICE_X12Y3          LUT3 (Prop_lut3_I1_O)        0.124     1.788 r  graphics_engine/display_driver/hSync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.658     2.447    graphics_engine/display_driver/hSync_OBUF_inst_i_2_n_1
    SLICE_X12Y3          LUT6 (Prop_lut6_I0_O)        0.124     2.571 r  graphics_engine/display_driver/hSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.840     5.411    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     8.907 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     8.907    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/display_driver/yCoord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.712ns  (logic 4.502ns (51.677%)  route 4.210ns (48.323%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE                         0.000     0.000 r  graphics_engine/display_driver/yCoord_reg[4]/C
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.627     0.627 r  graphics_engine/display_driver/yCoord_reg[4]/Q
                         net (fo=9, routed)           0.900     1.527    graphics_engine/display_driver/yCoord_reg_n_1_[4]
    SLICE_X8Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.651 r  graphics_engine/display_driver/vSync_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.161     1.812    graphics_engine/display_driver/vSync_OBUF_inst_i_3_n_1
    SLICE_X8Y2           LUT6 (Prop_lut6_I4_O)        0.124     1.936 r  graphics_engine/display_driver/vSync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.483     2.419    graphics_engine/display_driver/vSync_OBUF_inst_i_2_n_1
    SLICE_X8Y2           LUT5 (Prop_lut5_I0_O)        0.124     2.543 r  graphics_engine/display_driver/vSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.666     5.209    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     8.712 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     8.712    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics_engine/display_driver/yCoord_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.443ns (59.498%)  route 0.983ns (40.502%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE                         0.000     0.000 r  graphics_engine/display_driver/yCoord_reg[5]/C
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.194     0.194 f  graphics_engine/display_driver/yCoord_reg[5]/Q
                         net (fo=8, routed)           0.186     0.380    graphics_engine/display_driver/yCoord_reg_n_1_[5]
    SLICE_X8Y2           LUT5 (Prop_lut5_I1_O)        0.045     0.425 r  graphics_engine/display_driver/vSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.796     1.222    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     2.426 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     2.426    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/display_driver/xCoord_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.460ns (57.737%)  route 1.069ns (42.263%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE                         0.000     0.000 r  graphics_engine/display_driver/xCoord_reg[7]/C
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.217     0.217 f  graphics_engine/display_driver/xCoord_reg[7]/Q
                         net (fo=6, routed)           0.157     0.374    graphics_engine/display_driver/xCoord[7]
    SLICE_X12Y3          LUT6 (Prop_lut6_I5_O)        0.045     0.419 r  graphics_engine/display_driver/hSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.912     1.331    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.528 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     2.528    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ext_100mhz
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_8/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.033ns  (logic 4.054ns (57.650%)  route 2.978ns (42.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557    10.078    graphics_engine/CLK
    SLICE_X10Y19         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_8/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.524    10.602 r  graphics_engine/red_reg[3]_lopt_replica_8/Q
                         net (fo=1, routed)           2.978    13.581    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         3.530    17.111 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.111    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_6/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 4.100ns (59.965%)  route 2.738ns (40.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557    10.078    graphics_engine/CLK
    SLICE_X9Y19          FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.422    10.500 r  graphics_engine/red_reg[3]_lopt_replica_6/Q
                         net (fo=1, routed)           2.738    13.238    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         3.678    16.916 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.916    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_7/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.693ns  (logic 4.126ns (61.645%)  route 2.567ns (38.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557    10.078    graphics_engine/CLK
    SLICE_X9Y19          FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_7/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.422    10.500 r  graphics_engine/red_reg[3]_lopt_replica_7/Q
                         net (fo=1, routed)           2.567    13.067    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         3.704    16.772 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.772    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_9/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.672ns  (logic 4.048ns (60.671%)  route 2.624ns (39.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557    10.078    graphics_engine/CLK
    SLICE_X10Y19         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.524    10.602 r  graphics_engine/red_reg[3]_lopt_replica_9/Q
                         net (fo=1, routed)           2.624    13.226    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.750 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.750    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_5/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.663ns  (logic 4.115ns (61.757%)  route 2.548ns (38.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557    10.078    graphics_engine/CLK
    SLICE_X9Y19          FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.422    10.500 r  graphics_engine/red_reg[3]_lopt_replica_5/Q
                         net (fo=1, routed)           2.548    13.048    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.693    16.741 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.741    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_10/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.613ns  (logic 3.978ns (60.160%)  route 2.635ns (39.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557    10.078    graphics_engine/CLK
    SLICE_X9Y19          FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_10/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.459    10.537 r  graphics_engine/red_reg[3]_lopt_replica_10/Q
                         net (fo=1, routed)           2.635    13.172    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.691 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.691    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_2/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.601ns  (logic 4.027ns (61.010%)  route 2.574ns (38.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557    10.078    graphics_engine/CLK
    SLICE_X10Y19         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.524    10.602 r  graphics_engine/red_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.574    13.176    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    16.679 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.679    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_4/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.548ns  (logic 4.122ns (62.950%)  route 2.426ns (37.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557    10.078    graphics_engine/CLK
    SLICE_X9Y19          FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.422    10.500 r  graphics_engine/red_reg[3]_lopt_replica_4/Q
                         net (fo=1, routed)           2.426    12.926    lopt_3
    J18                  OBUF (Prop_obuf_I_O)         3.700    16.626 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.626    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.485ns  (logic 4.092ns (63.106%)  route 2.393ns (36.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557    10.078    graphics_engine/CLK
    SLICE_X11Y19         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.422    10.500 r  graphics_engine/red_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.393    12.893    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.670    16.563 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.563    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_3/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.414ns  (logic 4.043ns (63.026%)  route 2.372ns (36.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557    10.078    graphics_engine/CLK
    SLICE_X10Y19         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_3/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.524    10.602 r  graphics_engine/red_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.372    12.974    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         3.519    16.493 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.493    blue[2]
    K18                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.363ns (63.406%)  route 0.786ns (36.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.563     1.446    lcd/mux/CLK
    SLICE_X46Y8          FDRE                                         r  lcd/mux/o_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  lcd/mux/o_signal_reg[0]/Q
                         net (fo=1, routed)           0.786     2.397    segement_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.595 r  segement_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.595    segement[0]
    V7                                                                r  segement[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.347ns (62.479%)  route 0.809ns (37.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.563     1.446    lcd/mux/CLK
    SLICE_X47Y8          FDRE                                         r  lcd/mux/o_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  lcd/mux/o_signal_reg[2]/Q
                         net (fo=1, routed)           0.809     2.396    segement_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.601 r  segement_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.601    segement[2]
    V5                                                                r  segement[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.341ns (62.109%)  route 0.818ns (37.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    lcd/mux/CLK
    SLICE_X51Y10         FDRE                                         r  lcd/mux/o_anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  lcd/mux/o_anode_select_reg[1]/Q
                         net (fo=1, routed)           0.818     2.406    anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.607 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.607    anode[1]
    U4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.373ns (63.552%)  route 0.788ns (36.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.563     1.446    lcd/mux/CLK
    SLICE_X45Y8          FDRE                                         r  lcd/mux/o_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  lcd/mux/o_signal_reg[1]/Q
                         net (fo=1, routed)           0.788     2.375    segement_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.607 r  segement_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.607    segement[1]
    U7                                                                r  segement[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.362ns (62.024%)  route 0.834ns (37.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.563     1.446    lcd/mux/CLK
    SLICE_X47Y8          FDRE                                         r  lcd/mux/o_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  lcd/mux/o_signal_reg[3]/Q
                         net (fo=1, routed)           0.834     2.421    segement_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.642 r  segement_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.642    segement[3]
    U5                                                                r  segement[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.377ns (62.452%)  route 0.828ns (37.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.565     1.448    lcd/mux/CLK
    SLICE_X48Y8          FDRE                                         r  lcd/mux/o_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  lcd/mux/o_signal_reg[5]/Q
                         net (fo=1, routed)           0.828     2.417    segement_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.653 r  segement_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.653    segement[5]
    U8                                                                r  segement[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.393ns (62.847%)  route 0.824ns (37.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    lcd/mux/CLK
    SLICE_X51Y10         FDRE                                         r  lcd/mux/o_anode_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  lcd/mux/o_anode_select_reg[3]/Q
                         net (fo=1, routed)           0.824     2.399    anode_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.265     3.664 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.664    anode[3]
    W4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.345ns (60.316%)  route 0.885ns (39.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    lcd/mux/CLK
    SLICE_X51Y10         FDRE                                         r  lcd/mux/o_anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  lcd/mux/o_anode_select_reg[0]/Q
                         net (fo=1, routed)           0.885     2.473    anode_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.677 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.677    anode[0]
    U2                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.405ns (62.149%)  route 0.856ns (37.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    lcd/mux/CLK
    SLICE_X51Y10         FDRE                                         r  lcd/mux/o_anode_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  lcd/mux/o_anode_select_reg[2]/Q
                         net (fo=1, routed)           0.856     2.431    anode_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.277     3.708 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.708    anode[2]
    V4                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.377ns (58.703%)  route 0.969ns (41.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    lcd/mux/CLK
    SLICE_X47Y6          FDRE                                         r  lcd/mux/o_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  lcd/mux/o_signal_reg[4]/Q
                         net (fo=1, routed)           0.969     2.557    segement_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.794 r  segement_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.794    segement[4]
    V8                                                                r  segement[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3624 Endpoints
Min Delay          3624 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_control_signal_reg[iop]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.131ns  (logic 2.223ns (12.261%)  route 15.908ns (87.739%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/Q
                         net (fo=25, routed)          2.961     3.417    cpu/memory_unit/iv_control_signal_reg[fcs_opcode_n_1_][1]
    SLICE_X48Y12         LUT5 (Prop_lut5_I0_O)        0.124     3.541 r  cpu/memory_unit/regs[1][6]_i_2/O
                         net (fo=7, routed)           1.402     4.943    cpu/memory_unit/regs[1][6]_i_2_n_1
    SLICE_X43Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.067 r  cpu/memory_unit/regs[1][2]_i_1/O
                         net (fo=43, routed)          2.630     7.697    cpu/memory_unit/mem_rd_output[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.124     7.821 r  cpu/memory_unit/iv_data_in[2]_i_9/O
                         net (fo=25, routed)          1.759     9.580    cpu/memory_unit/forward_rs1[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.704 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_133/O
                         net (fo=2, routed)           0.815    10.519    cpu/memory_unit/iv_control_signal[rs2][4]_i_133_n_1
    SLICE_X42Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.039 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.039    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.156 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.156    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.273 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.273    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.390 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_8/CO[3]
                         net (fo=1, routed)           1.063    12.453    cpu/memory_unit/ex_stage/data3
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    13.524    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.648 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         3.948    17.596    cpu/de_stage/ex_pc_load
    SLICE_X44Y11         LUT4 (Prop_lut4_I3_O)        0.152    17.748 r  cpu/de_stage/iv_control_signal[iop]_i_1/O
                         net (fo=1, routed)           0.382    18.131    cpu/ex_stage/p_5_out
    SLICE_X44Y11         FDCE                                         r  cpu/ex_stage/iv_control_signal_reg[iop]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/de_stage/iv_instruction_reg[21]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.971ns  (logic 2.224ns (12.376%)  route 15.747ns (87.624%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/Q
                         net (fo=25, routed)          2.961     3.417    cpu/memory_unit/iv_control_signal_reg[fcs_opcode_n_1_][1]
    SLICE_X48Y12         LUT5 (Prop_lut5_I0_O)        0.124     3.541 r  cpu/memory_unit/regs[1][6]_i_2/O
                         net (fo=7, routed)           1.402     4.943    cpu/memory_unit/regs[1][6]_i_2_n_1
    SLICE_X43Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.067 r  cpu/memory_unit/regs[1][2]_i_1/O
                         net (fo=43, routed)          2.630     7.697    cpu/memory_unit/mem_rd_output[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.124     7.821 r  cpu/memory_unit/iv_data_in[2]_i_9/O
                         net (fo=25, routed)          1.759     9.580    cpu/memory_unit/forward_rs1[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.704 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_133/O
                         net (fo=2, routed)           0.815    10.519    cpu/memory_unit/iv_control_signal[rs2][4]_i_133_n_1
    SLICE_X42Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.039 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.039    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.156 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.156    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.273 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.273    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.390 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_8/CO[3]
                         net (fo=1, routed)           1.063    12.453    cpu/memory_unit/ex_stage/data3
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    13.524    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.648 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         3.835    17.483    cpu/de_stage/ex_pc_load
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.153    17.636 r  cpu/de_stage/iv_instruction[21]_rep_i_1/O
                         net (fo=1, routed)           0.334    17.971    cpu/de_stage/iv_instruction[21]_rep_i_1_n_1
    SLICE_X46Y15         FDCE                                         r  cpu/de_stage/iv_instruction_reg[21]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/de_stage/iv_instruction_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.846ns  (logic 2.221ns (12.445%)  route 15.625ns (87.555%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/Q
                         net (fo=25, routed)          2.961     3.417    cpu/memory_unit/iv_control_signal_reg[fcs_opcode_n_1_][1]
    SLICE_X48Y12         LUT5 (Prop_lut5_I0_O)        0.124     3.541 r  cpu/memory_unit/regs[1][6]_i_2/O
                         net (fo=7, routed)           1.402     4.943    cpu/memory_unit/regs[1][6]_i_2_n_1
    SLICE_X43Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.067 r  cpu/memory_unit/regs[1][2]_i_1/O
                         net (fo=43, routed)          2.630     7.697    cpu/memory_unit/mem_rd_output[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.124     7.821 r  cpu/memory_unit/iv_data_in[2]_i_9/O
                         net (fo=25, routed)          1.759     9.580    cpu/memory_unit/forward_rs1[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.704 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_133/O
                         net (fo=2, routed)           0.815    10.519    cpu/memory_unit/iv_control_signal[rs2][4]_i_133_n_1
    SLICE_X42Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.039 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.039    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.156 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.156    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.273 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.273    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.390 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_8/CO[3]
                         net (fo=1, routed)           1.063    12.453    cpu/memory_unit/ex_stage/data3
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    13.524    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.648 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         3.684    17.332    cpu/de_stage/ex_pc_load
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.150    17.482 r  cpu/de_stage/iv_instruction[21]_i_1/O
                         net (fo=1, routed)           0.364    17.846    cpu/de_stage/iv_instruction[21]_i_1_n_1
    SLICE_X46Y15         FDCE                                         r  cpu/de_stage/iv_instruction_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_imm_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.823ns  (logic 2.224ns (12.478%)  route 15.599ns (87.522%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/Q
                         net (fo=25, routed)          2.961     3.417    cpu/memory_unit/iv_control_signal_reg[fcs_opcode_n_1_][1]
    SLICE_X48Y12         LUT5 (Prop_lut5_I0_O)        0.124     3.541 r  cpu/memory_unit/regs[1][6]_i_2/O
                         net (fo=7, routed)           1.402     4.943    cpu/memory_unit/regs[1][6]_i_2_n_1
    SLICE_X43Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.067 r  cpu/memory_unit/regs[1][2]_i_1/O
                         net (fo=43, routed)          2.630     7.697    cpu/memory_unit/mem_rd_output[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.124     7.821 r  cpu/memory_unit/iv_data_in[2]_i_9/O
                         net (fo=25, routed)          1.759     9.580    cpu/memory_unit/forward_rs1[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.704 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_133/O
                         net (fo=2, routed)           0.815    10.519    cpu/memory_unit/iv_control_signal[rs2][4]_i_133_n_1
    SLICE_X42Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.039 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.039    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.156 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.156    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.273 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.273    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.390 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_8/CO[3]
                         net (fo=1, routed)           1.063    12.453    cpu/memory_unit/ex_stage/data3
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    13.524    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.648 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         4.022    17.670    cpu/de_stage/ex_pc_load
    SLICE_X46Y16         LUT4 (Prop_lut4_I3_O)        0.153    17.823 r  cpu/de_stage/iv_imm[26]_i_1/O
                         net (fo=1, routed)           0.000    17.823    cpu/ex_stage/iv_imm_reg[31]_1[26]
    SLICE_X46Y16         FDCE                                         r  cpu/ex_stage/iv_imm_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_imm_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.794ns  (logic 2.195ns (12.335%)  route 15.599ns (87.665%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/Q
                         net (fo=25, routed)          2.961     3.417    cpu/memory_unit/iv_control_signal_reg[fcs_opcode_n_1_][1]
    SLICE_X48Y12         LUT5 (Prop_lut5_I0_O)        0.124     3.541 r  cpu/memory_unit/regs[1][6]_i_2/O
                         net (fo=7, routed)           1.402     4.943    cpu/memory_unit/regs[1][6]_i_2_n_1
    SLICE_X43Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.067 r  cpu/memory_unit/regs[1][2]_i_1/O
                         net (fo=43, routed)          2.630     7.697    cpu/memory_unit/mem_rd_output[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.124     7.821 r  cpu/memory_unit/iv_data_in[2]_i_9/O
                         net (fo=25, routed)          1.759     9.580    cpu/memory_unit/forward_rs1[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.704 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_133/O
                         net (fo=2, routed)           0.815    10.519    cpu/memory_unit/iv_control_signal[rs2][4]_i_133_n_1
    SLICE_X42Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.039 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.039    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.156 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.156    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.273 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.273    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.390 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_8/CO[3]
                         net (fo=1, routed)           1.063    12.453    cpu/memory_unit/ex_stage/data3
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    13.524    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.648 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         4.022    17.670    cpu/de_stage/ex_pc_load
    SLICE_X46Y16         LUT4 (Prop_lut4_I3_O)        0.124    17.794 r  cpu/de_stage/iv_imm[25]_i_1/O
                         net (fo=1, routed)           0.000    17.794    cpu/ex_stage/iv_imm_reg[31]_1[25]
    SLICE_X46Y16         FDCE                                         r  cpu/ex_stage/iv_imm_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_imm_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.785ns  (logic 2.221ns (12.488%)  route 15.564ns (87.512%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/Q
                         net (fo=25, routed)          2.961     3.417    cpu/memory_unit/iv_control_signal_reg[fcs_opcode_n_1_][1]
    SLICE_X48Y12         LUT5 (Prop_lut5_I0_O)        0.124     3.541 r  cpu/memory_unit/regs[1][6]_i_2/O
                         net (fo=7, routed)           1.402     4.943    cpu/memory_unit/regs[1][6]_i_2_n_1
    SLICE_X43Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.067 r  cpu/memory_unit/regs[1][2]_i_1/O
                         net (fo=43, routed)          2.630     7.697    cpu/memory_unit/mem_rd_output[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.124     7.821 r  cpu/memory_unit/iv_data_in[2]_i_9/O
                         net (fo=25, routed)          1.759     9.580    cpu/memory_unit/forward_rs1[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.704 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_133/O
                         net (fo=2, routed)           0.815    10.519    cpu/memory_unit/iv_control_signal[rs2][4]_i_133_n_1
    SLICE_X42Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.039 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.039    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.156 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.156    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.273 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.273    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.390 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_8/CO[3]
                         net (fo=1, routed)           1.063    12.453    cpu/memory_unit/ex_stage/data3
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    13.524    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.648 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         3.987    17.635    cpu/de_stage/ex_pc_load
    SLICE_X44Y13         LUT2 (Prop_lut2_I1_O)        0.150    17.785 r  cpu/de_stage/iv_imm[31]_i_1/O
                         net (fo=1, routed)           0.000    17.785    cpu/ex_stage/iv_imm_reg[31]_1[31]
    SLICE_X44Y13         FDCE                                         r  cpu/ex_stage/iv_imm_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_imm_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.759ns  (logic 2.195ns (12.360%)  route 15.564ns (87.640%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/Q
                         net (fo=25, routed)          2.961     3.417    cpu/memory_unit/iv_control_signal_reg[fcs_opcode_n_1_][1]
    SLICE_X48Y12         LUT5 (Prop_lut5_I0_O)        0.124     3.541 r  cpu/memory_unit/regs[1][6]_i_2/O
                         net (fo=7, routed)           1.402     4.943    cpu/memory_unit/regs[1][6]_i_2_n_1
    SLICE_X43Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.067 r  cpu/memory_unit/regs[1][2]_i_1/O
                         net (fo=43, routed)          2.630     7.697    cpu/memory_unit/mem_rd_output[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.124     7.821 r  cpu/memory_unit/iv_data_in[2]_i_9/O
                         net (fo=25, routed)          1.759     9.580    cpu/memory_unit/forward_rs1[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.704 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_133/O
                         net (fo=2, routed)           0.815    10.519    cpu/memory_unit/iv_control_signal[rs2][4]_i_133_n_1
    SLICE_X42Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.039 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.039    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.156 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.156    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.273 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.273    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.390 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_8/CO[3]
                         net (fo=1, routed)           1.063    12.453    cpu/memory_unit/ex_stage/data3
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    13.524    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.648 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         3.987    17.635    cpu/de_stage/ex_pc_load
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.124    17.759 r  cpu/de_stage/iv_imm[11]_i_1/O
                         net (fo=1, routed)           0.000    17.759    cpu/ex_stage/iv_imm_reg[31]_1[11]
    SLICE_X44Y13         FDCE                                         r  cpu/ex_stage/iv_imm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/de_stage/iv_instruction_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.746ns  (logic 2.195ns (12.369%)  route 15.551ns (87.631%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/Q
                         net (fo=25, routed)          2.961     3.417    cpu/memory_unit/iv_control_signal_reg[fcs_opcode_n_1_][1]
    SLICE_X48Y12         LUT5 (Prop_lut5_I0_O)        0.124     3.541 r  cpu/memory_unit/regs[1][6]_i_2/O
                         net (fo=7, routed)           1.402     4.943    cpu/memory_unit/regs[1][6]_i_2_n_1
    SLICE_X43Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.067 r  cpu/memory_unit/regs[1][2]_i_1/O
                         net (fo=43, routed)          2.630     7.697    cpu/memory_unit/mem_rd_output[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.124     7.821 r  cpu/memory_unit/iv_data_in[2]_i_9/O
                         net (fo=25, routed)          1.759     9.580    cpu/memory_unit/forward_rs1[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.704 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_133/O
                         net (fo=2, routed)           0.815    10.519    cpu/memory_unit/iv_control_signal[rs2][4]_i_133_n_1
    SLICE_X42Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.039 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.039    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.156 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.156    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.273 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.273    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.390 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_8/CO[3]
                         net (fo=1, routed)           1.063    12.453    cpu/memory_unit/ex_stage/data3
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    13.524    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.648 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         3.378    17.026    cpu/de_stage/ex_pc_load
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.124    17.150 r  cpu/de_stage/iv_instruction[17]_i_1/O
                         net (fo=1, routed)           0.596    17.746    cpu/de_stage/iv_instruction[17]_i_1_n_1
    SLICE_X52Y15         FDCE                                         r  cpu/de_stage/iv_instruction_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_imm_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.720ns  (logic 2.195ns (12.387%)  route 15.525ns (87.613%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/Q
                         net (fo=25, routed)          2.961     3.417    cpu/memory_unit/iv_control_signal_reg[fcs_opcode_n_1_][1]
    SLICE_X48Y12         LUT5 (Prop_lut5_I0_O)        0.124     3.541 r  cpu/memory_unit/regs[1][6]_i_2/O
                         net (fo=7, routed)           1.402     4.943    cpu/memory_unit/regs[1][6]_i_2_n_1
    SLICE_X43Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.067 r  cpu/memory_unit/regs[1][2]_i_1/O
                         net (fo=43, routed)          2.630     7.697    cpu/memory_unit/mem_rd_output[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.124     7.821 r  cpu/memory_unit/iv_data_in[2]_i_9/O
                         net (fo=25, routed)          1.759     9.580    cpu/memory_unit/forward_rs1[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.704 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_133/O
                         net (fo=2, routed)           0.815    10.519    cpu/memory_unit/iv_control_signal[rs2][4]_i_133_n_1
    SLICE_X42Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.039 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.039    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.156 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.156    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.273 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.273    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.390 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_8/CO[3]
                         net (fo=1, routed)           1.063    12.453    cpu/memory_unit/ex_stage/data3
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    13.524    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.648 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         3.948    17.596    cpu/de_stage/ex_pc_load
    SLICE_X44Y11         LUT3 (Prop_lut3_I2_O)        0.124    17.720 r  cpu/de_stage/iv_imm[10]_i_1/O
                         net (fo=1, routed)           0.000    17.720    cpu/ex_stage/iv_imm_reg[31]_1[10]
    SLICE_X44Y11         FDCE                                         r  cpu/ex_stage/iv_imm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/de_stage/iv_instruction_reg[15]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.717ns  (logic 2.195ns (12.390%)  route 15.522ns (87.610%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/C
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][1]/Q
                         net (fo=25, routed)          2.961     3.417    cpu/memory_unit/iv_control_signal_reg[fcs_opcode_n_1_][1]
    SLICE_X48Y12         LUT5 (Prop_lut5_I0_O)        0.124     3.541 r  cpu/memory_unit/regs[1][6]_i_2/O
                         net (fo=7, routed)           1.402     4.943    cpu/memory_unit/regs[1][6]_i_2_n_1
    SLICE_X43Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.067 r  cpu/memory_unit/regs[1][2]_i_1/O
                         net (fo=43, routed)          2.630     7.697    cpu/memory_unit/mem_rd_output[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.124     7.821 r  cpu/memory_unit/iv_data_in[2]_i_9/O
                         net (fo=25, routed)          1.759     9.580    cpu/memory_unit/forward_rs1[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.704 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_133/O
                         net (fo=2, routed)           0.815    10.519    cpu/memory_unit/iv_control_signal[rs2][4]_i_133_n_1
    SLICE_X42Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.039 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.039    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_99_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.156 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.156    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.273 r  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.273    cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_20_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.390 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_8/CO[3]
                         net (fo=1, routed)           1.063    12.453    cpu/memory_unit/ex_stage/data3
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    13.524    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.648 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         3.566    17.214    cpu/de_stage/ex_pc_load
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.338 r  cpu/de_stage/iv_instruction[15]_rep_i_1/O
                         net (fo=1, routed)           0.379    17.717    cpu/de_stage/iv_instruction[15]_rep_i_1_n_1
    SLICE_X49Y10         FDCE                                         r  cpu/de_stage/iv_instruction_reg[15]_rep/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/de_stage/iv_pc_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_pc_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.897%)  route 0.159ns (46.103%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDCE                         0.000     0.000 r  cpu/de_stage/iv_pc_reg[23]/C
    SLICE_X35Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/de_stage/iv_pc_reg[23]/Q
                         net (fo=1, routed)           0.159     0.300    cpu/de_stage/de_pc[23]
    SLICE_X35Y17         LUT2 (Prop_lut2_I0_O)        0.045     0.345 r  cpu/de_stage/iv_pc[23]_i_1/O
                         net (fo=1, routed)           0.000     0.345    cpu/ex_stage/iv_pc_reg[31]_0[23]
    SLICE_X35Y17         FDCE                                         r  cpu/ex_stage/iv_pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_pc_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_pc_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDCE                         0.000     0.000 r  cpu/de_stage/iv_pc_reg[19]/C
    SLICE_X36Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/de_stage/iv_pc_reg[19]/Q
                         net (fo=1, routed)           0.164     0.305    cpu/de_stage/de_pc[19]
    SLICE_X36Y14         LUT2 (Prop_lut2_I0_O)        0.045     0.350 r  cpu/de_stage/iv_pc[19]_i_1/O
                         net (fo=1, routed)           0.000     0.350    cpu/ex_stage/iv_pc_reg[31]_0[19]
    SLICE_X36Y14         FDCE                                         r  cpu/ex_stage/iv_pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_pc_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_pc_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE                         0.000     0.000 r  cpu/de_stage/iv_pc_reg[29]/C
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/de_stage/iv_pc_reg[29]/Q
                         net (fo=1, routed)           0.164     0.305    cpu/de_stage/de_pc[29]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.350 r  cpu/de_stage/iv_pc[29]_i_1/O
                         net (fo=1, routed)           0.000     0.350    cpu/ex_stage/iv_pc_reg[31]_0[29]
    SLICE_X36Y21         FDCE                                         r  cpu/ex_stage/iv_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_pc_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_pc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  cpu/de_stage/iv_pc_reg[5]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/de_stage/iv_pc_reg[5]/Q
                         net (fo=1, routed)           0.164     0.305    cpu/de_stage/de_pc[5]
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.350 r  cpu/de_stage/iv_pc[5]_i_1/O
                         net (fo=1, routed)           0.000     0.350    cpu/ex_stage/iv_pc_reg[31]_0[5]
    SLICE_X40Y12         FDCE                                         r  cpu/ex_stage/iv_pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDCE                         0.000     0.000 r  cpu/de_stage/iv_pc_reg[0]/C
    SLICE_X36Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/de_stage/iv_pc_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    cpu/de_stage/de_pc[0]
    SLICE_X36Y11         LUT2 (Prop_lut2_I0_O)        0.042     0.356 r  cpu/de_stage/iv_pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    cpu/ex_stage/iv_pc_reg[31]_0[0]
    SLICE_X36Y11         FDCE                                         r  cpu/ex_stage/iv_pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_instruction_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_control_signal_reg[rs1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.249ns (67.207%)  route 0.121ns (32.793%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDCE                         0.000     0.000 r  cpu/de_stage/iv_instruction_reg[17]/C
    SLICE_X52Y15         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cpu/de_stage/iv_instruction_reg[17]/Q
                         net (fo=132, routed)         0.121     0.269    cpu/de_stage/Q[2]
    SLICE_X52Y15         LUT2 (Prop_lut2_I0_O)        0.101     0.370 r  cpu/de_stage/iv_control_signal[rs1][2]_i_1/O
                         net (fo=1, routed)           0.000     0.370    cpu/ex_stage/iv_control_signal_reg[rs1][4]_1[2]
    SLICE_X52Y15         FDCE                                         r  cpu/ex_stage/iv_control_signal_reg[rs1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_pc_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_pc_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE                         0.000     0.000 r  cpu/de_stage/iv_pc_reg[13]/C
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/de_stage/iv_pc_reg[13]/Q
                         net (fo=1, routed)           0.162     0.326    cpu/de_stage/de_pc[13]
    SLICE_X42Y14         LUT2 (Prop_lut2_I0_O)        0.045     0.371 r  cpu/de_stage/iv_pc[13]_i_1/O
                         net (fo=1, routed)           0.000     0.371    cpu/ex_stage/iv_pc_reg[31]_0[13]
    SLICE_X42Y14         FDCE                                         r  cpu/ex_stage/iv_pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_pc_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_pc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDCE                         0.000     0.000 r  cpu/de_stage/iv_pc_reg[7]/C
    SLICE_X38Y12         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/de_stage/iv_pc_reg[7]/Q
                         net (fo=1, routed)           0.162     0.326    cpu/de_stage/de_pc[7]
    SLICE_X38Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.371 r  cpu/de_stage/iv_pc[7]_i_1/O
                         net (fo=1, routed)           0.000     0.371    cpu/ex_stage/iv_pc_reg[31]_0[7]
    SLICE_X38Y12         FDCE                                         r  cpu/ex_stage/iv_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/counter0/reg_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.193     0.334    lcd/mux/counter0/select_signal[0]
    SLICE_X45Y6          LUT2 (Prop_lut2_I0_O)        0.042     0.376 r  lcd/mux/counter0/reg_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    lcd/mux/counter0/reg_out[1]_i_1_n_1
    SLICE_X45Y6          FDRE                                         r  lcd/mux/counter0/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/counter0/reg_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.193     0.334    lcd/mux/counter0/select_signal[0]
    SLICE_X45Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.379 r  lcd/mux/counter0/reg_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    lcd/mux/counter0/reg_out[0]_i_1_n_1
    SLICE_X45Y6          FDRE                                         r  lcd/mux/counter0/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ext_100mhz
  To Clock:  

Max Delay          1309 Endpoints
Min Delay          1309 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_control_signal_reg[iop]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.373ns  (logic 2.537ns (15.495%)  route 13.836ns (84.505%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 f  <hidden>
                         net (fo=3, routed)           1.117     7.130    cpu/memory_unit/doutb[7]
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.254 f  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.854     9.108    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=39, routed)          1.800    11.032    cpu/memory_unit/mem_rd_output[27]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.152    11.184 f  cpu/memory_unit/iv_data_in[27]_i_10/O
                         net (fo=27, routed)          2.107    13.291    cpu/memory_unit/forward_rs1[27]
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.348    13.639 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_38/O
                         net (fo=2, routed)           0.560    14.199    cpu/memory_unit/iv_control_signal[rs2][4]_i_38_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.706 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_10/CO[3]
                         net (fo=1, routed)           1.120    15.825    cpu/memory_unit/ex_stage/data2
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.949 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    16.897    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.021 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         3.948    20.969    cpu/de_stage/ex_pc_load
    SLICE_X44Y11         LUT4 (Prop_lut4_I3_O)        0.152    21.121 r  cpu/de_stage/iv_control_signal[iop]_i_1/O
                         net (fo=1, routed)           0.382    21.504    cpu/ex_stage/p_5_out
    SLICE_X44Y11         FDCE                                         r  cpu/ex_stage/iv_control_signal_reg[iop]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[21]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.213ns  (logic 2.538ns (15.654%)  route 13.675ns (84.346%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 f  <hidden>
                         net (fo=3, routed)           1.117     7.130    cpu/memory_unit/doutb[7]
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.254 f  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.854     9.108    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=39, routed)          1.800    11.032    cpu/memory_unit/mem_rd_output[27]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.152    11.184 f  cpu/memory_unit/iv_data_in[27]_i_10/O
                         net (fo=27, routed)          2.107    13.291    cpu/memory_unit/forward_rs1[27]
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.348    13.639 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_38/O
                         net (fo=2, routed)           0.560    14.199    cpu/memory_unit/iv_control_signal[rs2][4]_i_38_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.706 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_10/CO[3]
                         net (fo=1, routed)           1.120    15.825    cpu/memory_unit/ex_stage/data2
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.949 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    16.897    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.021 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         3.835    20.856    cpu/de_stage/ex_pc_load
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.153    21.009 r  cpu/de_stage/iv_instruction[21]_rep_i_1/O
                         net (fo=1, routed)           0.334    21.343    cpu/de_stage/iv_instruction[21]_rep_i_1_n_1
    SLICE_X46Y15         FDCE                                         r  cpu/de_stage/iv_instruction_reg[21]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.088ns  (logic 2.535ns (15.757%)  route 13.553ns (84.243%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 f  <hidden>
                         net (fo=3, routed)           1.117     7.130    cpu/memory_unit/doutb[7]
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.254 f  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.854     9.108    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=39, routed)          1.800    11.032    cpu/memory_unit/mem_rd_output[27]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.152    11.184 f  cpu/memory_unit/iv_data_in[27]_i_10/O
                         net (fo=27, routed)          2.107    13.291    cpu/memory_unit/forward_rs1[27]
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.348    13.639 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_38/O
                         net (fo=2, routed)           0.560    14.199    cpu/memory_unit/iv_control_signal[rs2][4]_i_38_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.706 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_10/CO[3]
                         net (fo=1, routed)           1.120    15.825    cpu/memory_unit/ex_stage/data2
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.949 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    16.897    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.021 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         3.684    20.705    cpu/de_stage/ex_pc_load
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.150    20.855 r  cpu/de_stage/iv_instruction[21]_i_1/O
                         net (fo=1, routed)           0.364    21.219    cpu/de_stage/iv_instruction[21]_i_1_n_1
    SLICE_X46Y15         FDCE                                         r  cpu/de_stage/iv_instruction_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_imm_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.065ns  (logic 2.538ns (15.798%)  route 13.527ns (84.202%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 f  <hidden>
                         net (fo=3, routed)           1.117     7.130    cpu/memory_unit/doutb[7]
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.254 f  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.854     9.108    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=39, routed)          1.800    11.032    cpu/memory_unit/mem_rd_output[27]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.152    11.184 f  cpu/memory_unit/iv_data_in[27]_i_10/O
                         net (fo=27, routed)          2.107    13.291    cpu/memory_unit/forward_rs1[27]
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.348    13.639 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_38/O
                         net (fo=2, routed)           0.560    14.199    cpu/memory_unit/iv_control_signal[rs2][4]_i_38_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.706 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_10/CO[3]
                         net (fo=1, routed)           1.120    15.825    cpu/memory_unit/ex_stage/data2
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.949 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    16.897    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.021 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         4.022    21.043    cpu/de_stage/ex_pc_load
    SLICE_X46Y16         LUT4 (Prop_lut4_I3_O)        0.153    21.196 r  cpu/de_stage/iv_imm[26]_i_1/O
                         net (fo=1, routed)           0.000    21.196    cpu/ex_stage/iv_imm_reg[31]_1[26]
    SLICE_X46Y16         FDCE                                         r  cpu/ex_stage/iv_imm_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_imm_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.036ns  (logic 2.509ns (15.646%)  route 13.527ns (84.354%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 f  <hidden>
                         net (fo=3, routed)           1.117     7.130    cpu/memory_unit/doutb[7]
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.254 f  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.854     9.108    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=39, routed)          1.800    11.032    cpu/memory_unit/mem_rd_output[27]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.152    11.184 f  cpu/memory_unit/iv_data_in[27]_i_10/O
                         net (fo=27, routed)          2.107    13.291    cpu/memory_unit/forward_rs1[27]
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.348    13.639 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_38/O
                         net (fo=2, routed)           0.560    14.199    cpu/memory_unit/iv_control_signal[rs2][4]_i_38_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.706 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_10/CO[3]
                         net (fo=1, routed)           1.120    15.825    cpu/memory_unit/ex_stage/data2
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.949 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    16.897    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.021 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         4.022    21.043    cpu/de_stage/ex_pc_load
    SLICE_X46Y16         LUT4 (Prop_lut4_I3_O)        0.124    21.167 r  cpu/de_stage/iv_imm[25]_i_1/O
                         net (fo=1, routed)           0.000    21.167    cpu/ex_stage/iv_imm_reg[31]_1[25]
    SLICE_X46Y16         FDCE                                         r  cpu/ex_stage/iv_imm_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_imm_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.027ns  (logic 2.535ns (15.817%)  route 13.492ns (84.183%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 f  <hidden>
                         net (fo=3, routed)           1.117     7.130    cpu/memory_unit/doutb[7]
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.254 f  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.854     9.108    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=39, routed)          1.800    11.032    cpu/memory_unit/mem_rd_output[27]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.152    11.184 f  cpu/memory_unit/iv_data_in[27]_i_10/O
                         net (fo=27, routed)          2.107    13.291    cpu/memory_unit/forward_rs1[27]
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.348    13.639 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_38/O
                         net (fo=2, routed)           0.560    14.199    cpu/memory_unit/iv_control_signal[rs2][4]_i_38_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.706 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_10/CO[3]
                         net (fo=1, routed)           1.120    15.825    cpu/memory_unit/ex_stage/data2
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.949 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    16.897    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.021 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         3.987    21.008    cpu/de_stage/ex_pc_load
    SLICE_X44Y13         LUT2 (Prop_lut2_I1_O)        0.150    21.158 r  cpu/de_stage/iv_imm[31]_i_1/O
                         net (fo=1, routed)           0.000    21.158    cpu/ex_stage/iv_imm_reg[31]_1[31]
    SLICE_X44Y13         FDCE                                         r  cpu/ex_stage/iv_imm_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_imm_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.001ns  (logic 2.509ns (15.680%)  route 13.492ns (84.320%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 f  <hidden>
                         net (fo=3, routed)           1.117     7.130    cpu/memory_unit/doutb[7]
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.254 f  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.854     9.108    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=39, routed)          1.800    11.032    cpu/memory_unit/mem_rd_output[27]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.152    11.184 f  cpu/memory_unit/iv_data_in[27]_i_10/O
                         net (fo=27, routed)          2.107    13.291    cpu/memory_unit/forward_rs1[27]
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.348    13.639 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_38/O
                         net (fo=2, routed)           0.560    14.199    cpu/memory_unit/iv_control_signal[rs2][4]_i_38_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.706 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_10/CO[3]
                         net (fo=1, routed)           1.120    15.825    cpu/memory_unit/ex_stage/data2
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.949 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    16.897    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.021 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         3.987    21.008    cpu/de_stage/ex_pc_load
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.124    21.132 r  cpu/de_stage/iv_imm[11]_i_1/O
                         net (fo=1, routed)           0.000    21.132    cpu/ex_stage/iv_imm_reg[31]_1[11]
    SLICE_X44Y13         FDCE                                         r  cpu/ex_stage/iv_imm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.988ns  (logic 2.509ns (15.693%)  route 13.479ns (84.307%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 f  <hidden>
                         net (fo=3, routed)           1.117     7.130    cpu/memory_unit/doutb[7]
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.254 f  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.854     9.108    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=39, routed)          1.800    11.032    cpu/memory_unit/mem_rd_output[27]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.152    11.184 f  cpu/memory_unit/iv_data_in[27]_i_10/O
                         net (fo=27, routed)          2.107    13.291    cpu/memory_unit/forward_rs1[27]
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.348    13.639 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_38/O
                         net (fo=2, routed)           0.560    14.199    cpu/memory_unit/iv_control_signal[rs2][4]_i_38_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.706 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_10/CO[3]
                         net (fo=1, routed)           1.120    15.825    cpu/memory_unit/ex_stage/data2
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.949 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    16.897    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.021 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         3.378    20.399    cpu/de_stage/ex_pc_load
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.124    20.523 r  cpu/de_stage/iv_instruction[17]_i_1/O
                         net (fo=1, routed)           0.596    21.119    cpu/de_stage/iv_instruction[17]_i_1_n_1
    SLICE_X52Y15         FDCE                                         r  cpu/de_stage/iv_instruction_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_imm_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.962ns  (logic 2.509ns (15.718%)  route 13.453ns (84.282%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 f  <hidden>
                         net (fo=3, routed)           1.117     7.130    cpu/memory_unit/doutb[7]
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.254 f  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.854     9.108    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=39, routed)          1.800    11.032    cpu/memory_unit/mem_rd_output[27]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.152    11.184 f  cpu/memory_unit/iv_data_in[27]_i_10/O
                         net (fo=27, routed)          2.107    13.291    cpu/memory_unit/forward_rs1[27]
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.348    13.639 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_38/O
                         net (fo=2, routed)           0.560    14.199    cpu/memory_unit/iv_control_signal[rs2][4]_i_38_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.706 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_10/CO[3]
                         net (fo=1, routed)           1.120    15.825    cpu/memory_unit/ex_stage/data2
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.949 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    16.897    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.021 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         3.948    20.969    cpu/de_stage/ex_pc_load
    SLICE_X44Y11         LUT3 (Prop_lut3_I2_O)        0.124    21.093 r  cpu/de_stage/iv_imm[10]_i_1/O
                         net (fo=1, routed)           0.000    21.093    cpu/ex_stage/iv_imm_reg[31]_1[10]
    SLICE_X44Y11         FDCE                                         r  cpu/ex_stage/iv_imm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[15]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.959ns  (logic 2.509ns (15.722%)  route 13.450ns (84.278%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 f  <hidden>
                         net (fo=3, routed)           1.117     7.130    cpu/memory_unit/doutb[7]
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.254 f  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.854     9.108    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=39, routed)          1.800    11.032    cpu/memory_unit/mem_rd_output[27]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.152    11.184 f  cpu/memory_unit/iv_data_in[27]_i_10/O
                         net (fo=27, routed)          2.107    13.291    cpu/memory_unit/forward_rs1[27]
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.348    13.639 r  cpu/memory_unit/iv_control_signal[rs2][4]_i_38/O
                         net (fo=2, routed)           0.560    14.199    cpu/memory_unit/iv_control_signal[rs2][4]_i_38_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.706 f  cpu/memory_unit/iv_control_signal_reg[rs2][4]_i_10/CO[3]
                         net (fo=1, routed)           1.120    15.825    cpu/memory_unit/ex_stage/data2
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.949 f  cpu/memory_unit/iv_control_signal[rs2][4]_i_5/O
                         net (fo=2, routed)           0.947    16.897    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.021 f  cpu/ex_stage/iv_control_signal[rs2][4]_i_2/O
                         net (fo=149, routed)         3.566    20.586    cpu/de_stage/ex_pc_load
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.124    20.710 r  cpu/de_stage/iv_instruction[15]_rep_i_1/O
                         net (fo=1, routed)           0.379    21.089    cpu/de_stage/iv_instruction[15]_rep_i_1_n_1
    SLICE_X49Y10         FDCE                                         r  cpu/de_stage/iv_instruction_reg[15]_rep/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.249ns (48.245%)  route 0.267ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.267     1.953    cpu/de_stage/douta[6]
    SLICE_X49Y12         LUT3 (Prop_lut3_I1_O)        0.045     1.998 r  cpu/de_stage/iv_instruction[6]_i_1/O
                         net (fo=1, routed)           0.000     1.998    cpu/de_stage/iv_instruction[6]_i_1_n_1
    SLICE_X49Y12         FDCE                                         r  cpu/de_stage/iv_instruction_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.249ns (47.828%)  route 0.272ns (52.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.594     1.477    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.204     1.681 r  <hidden>
                         net (fo=1, routed)           0.272     1.953    cpu/de_stage/douta[28]
    SLICE_X48Y16         LUT3 (Prop_lut3_I1_O)        0.045     1.998 r  cpu/de_stage/iv_instruction[28]_i_1/O
                         net (fo=1, routed)           0.000     1.998    cpu/de_stage/iv_instruction[28]_i_1_n_1
    SLICE_X48Y16         FDCE                                         r  cpu/de_stage/iv_instruction_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.249ns (47.736%)  route 0.273ns (52.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.273     1.958    cpu/de_stage/douta[2]
    SLICE_X48Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.003 r  cpu/de_stage/iv_instruction[2]_i_1/O
                         net (fo=1, routed)           0.000     2.003    cpu/de_stage/iv_instruction[2]_i_1_n_1
    SLICE_X48Y10         FDCE                                         r  cpu/de_stage/iv_instruction_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.249ns (47.491%)  route 0.275ns (52.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.275     1.961    cpu/de_stage/douta[0]
    SLICE_X48Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.006 r  cpu/de_stage/iv_instruction[0]_i_1/O
                         net (fo=1, routed)           0.000     2.006    cpu/de_stage/iv_instruction[0]_i_1_n_1
    SLICE_X48Y10         FDCE                                         r  cpu/de_stage/iv_instruction_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.253ns (47.332%)  route 0.282ns (52.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.594     1.477    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.204     1.681 r  <hidden>
                         net (fo=1, routed)           0.282     1.963    cpu/de_stage/douta[31]
    SLICE_X48Y16         LUT3 (Prop_lut3_I1_O)        0.049     2.012 r  cpu/de_stage/iv_instruction[31]_i_1/O
                         net (fo=1, routed)           0.000     2.012    cpu/de_stage/iv_instruction[31]_i_1_n_1
    SLICE_X48Y16         FDCE                                         r  cpu/de_stage/iv_instruction_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.249ns (46.434%)  route 0.287ns (53.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.287     1.973    cpu/de_stage/douta[4]
    SLICE_X48Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.018 r  cpu/de_stage/iv_instruction[4]_i_1/O
                         net (fo=1, routed)           0.000     2.018    cpu/de_stage/iv_instruction[4]_i_1_n_1
    SLICE_X48Y10         FDCE                                         r  cpu/de_stage/iv_instruction_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.249ns (45.071%)  route 0.303ns (54.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.303     1.989    cpu/de_stage/douta[14]
    SLICE_X46Y13         LUT3 (Prop_lut3_I1_O)        0.045     2.034 r  cpu/de_stage/iv_instruction[14]_i_1/O
                         net (fo=1, routed)           0.000     2.034    cpu/de_stage/iv_instruction[14]_i_1_n_1
    SLICE_X46Y13         FDCE                                         r  cpu/de_stage/iv_instruction_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.247ns (44.466%)  route 0.308ns (55.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.308     1.994    cpu/de_stage/douta[9]
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.043     2.037 r  cpu/de_stage/iv_instruction[9]_i_1/O
                         net (fo=1, routed)           0.000     2.037    cpu/de_stage/iv_instruction[9]_i_1_n_1
    SLICE_X50Y14         FDCE                                         r  cpu/de_stage/iv_instruction_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.249ns (43.498%)  route 0.323ns (56.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.594     1.477    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.204     1.681 r  <hidden>
                         net (fo=1, routed)           0.323     2.005    cpu/de_stage/douta[27]
    SLICE_X48Y16         LUT3 (Prop_lut3_I1_O)        0.045     2.050 r  cpu/de_stage/iv_instruction[27]_i_1/O
                         net (fo=1, routed)           0.000     2.050    cpu/de_stage/iv_instruction[27]_i_1_n_1
    SLICE_X48Y16         FDCE                                         r  cpu/de_stage/iv_instruction_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.249ns (42.591%)  route 0.336ns (57.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.594     1.477    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.204     1.681 r  <hidden>
                         net (fo=1, routed)           0.336     2.017    cpu/de_stage/douta[24]
    SLICE_X48Y16         LUT3 (Prop_lut3_I1_O)        0.045     2.062 r  cpu/de_stage/iv_instruction[24]_i_1/O
                         net (fo=1, routed)           0.000     2.062    cpu/de_stage/iv_instruction[24]_i_1_n_1
    SLICE_X48Y16         FDCE                                         r  cpu/de_stage/iv_instruction_reg[24]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ext_100mhz

Max Delay           503 Endpoints
Min Delay           503 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[10]/CLR
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.177ns  (logic 1.456ns (13.029%)  route 9.720ns (86.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1298, routed)        9.720    11.177    lcd/AS[0]
    SLICE_X47Y10         FDCE                                         f  lcd/lcd_value_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.446     4.787    lcd/CLK
    SLICE_X47Y10         FDCE                                         r  lcd/lcd_value_reg[10]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[12]/PRE
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.177ns  (logic 1.456ns (13.029%)  route 9.720ns (86.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1298, routed)        9.720    11.177    lcd/AS[0]
    SLICE_X47Y10         FDPE                                         f  lcd/lcd_value_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.446     4.787    lcd/CLK
    SLICE_X47Y10         FDPE                                         r  lcd/lcd_value_reg[12]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[14]/CLR
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.177ns  (logic 1.456ns (13.029%)  route 9.720ns (86.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1298, routed)        9.720    11.177    lcd/AS[0]
    SLICE_X47Y10         FDCE                                         f  lcd/lcd_value_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.446     4.787    lcd/CLK
    SLICE_X47Y10         FDCE                                         r  lcd/lcd_value_reg[14]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[15]/PRE
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.177ns  (logic 1.456ns (13.029%)  route 9.720ns (86.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1298, routed)        9.720    11.177    lcd/AS[0]
    SLICE_X47Y10         FDPE                                         f  lcd/lcd_value_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.446     4.787    lcd/CLK
    SLICE_X47Y10         FDPE                                         r  lcd/lcd_value_reg[15]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[1]/PRE
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.031ns  (logic 1.456ns (13.201%)  route 9.575ns (86.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1298, routed)        9.575    11.031    lcd/AS[0]
    SLICE_X46Y9          FDPE                                         f  lcd/lcd_value_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.446     4.787    lcd/CLK
    SLICE_X46Y9          FDPE                                         r  lcd/lcd_value_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[2]/PRE
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.031ns  (logic 1.456ns (13.201%)  route 9.575ns (86.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1298, routed)        9.575    11.031    lcd/AS[0]
    SLICE_X47Y9          FDPE                                         f  lcd/lcd_value_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.446     4.787    lcd/CLK
    SLICE_X47Y9          FDPE                                         r  lcd/lcd_value_reg[2]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.031ns  (logic 1.456ns (13.201%)  route 9.575ns (86.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1298, routed)        9.575    11.031    lcd/AS[0]
    SLICE_X47Y9          FDCE                                         f  lcd/lcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.446     4.787    lcd/CLK
    SLICE_X47Y9          FDCE                                         r  lcd/lcd_value_reg[3]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[4]/PRE
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.031ns  (logic 1.456ns (13.201%)  route 9.575ns (86.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1298, routed)        9.575    11.031    lcd/AS[0]
    SLICE_X47Y9          FDPE                                         f  lcd/lcd_value_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.446     4.787    lcd/CLK
    SLICE_X47Y9          FDPE                                         r  lcd/lcd_value_reg[4]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[5]/PRE
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.031ns  (logic 1.456ns (13.201%)  route 9.575ns (86.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1298, routed)        9.575    11.031    lcd/AS[0]
    SLICE_X47Y9          FDPE                                         f  lcd/lcd_value_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.446     4.787    lcd/CLK
    SLICE_X47Y9          FDPE                                         r  lcd/lcd_value_reg[5]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[6]/PRE
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.031ns  (logic 1.456ns (13.201%)  route 9.575ns (86.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1298, routed)        9.575    11.031    lcd/AS[0]
    SLICE_X46Y9          FDPE                                         f  lcd/lcd_value_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.446     4.787    lcd/CLK
    SLICE_X46Y9          FDPE                                         r  lcd/lcd_value_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.253%)  route 0.145ns (43.747%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.145     0.286    lcd/mux/select_signal[0]
    SLICE_X46Y6          LUT6 (Prop_lut6_I4_O)        0.045     0.331 r  lcd/mux/o_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     0.331    lcd/mux/o_signal[7]_i_1_n_1
    SLICE_X46Y6          FDRE                                         r  lcd/mux/o_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.834     1.961    lcd/mux/CLK
    SLICE_X46Y6          FDRE                                         r  lcd/mux/o_signal_reg[7]/C

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.532%)  route 0.232ns (55.468%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.232     0.373    lcd/mux/select_signal[0]
    SLICE_X45Y8          LUT6 (Prop_lut6_I4_O)        0.045     0.418 r  lcd/mux/o_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     0.418    lcd/mux/o_signal[1]_i_1_n_1
    SLICE_X45Y8          FDRE                                         r  lcd/mux/o_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.833     1.960    lcd/mux/CLK
    SLICE_X45Y8          FDRE                                         r  lcd/mux/o_signal_reg[1]/C

Slack:                    inf
  Source:                 cpu/memory_unit/iv_memory_data_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.105%)  route 0.278ns (59.895%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_memory_data_reg[27]/C
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/memory_unit/iv_memory_data_reg[27]/Q
                         net (fo=1, routed)           0.173     0.314    cpu/memory_unit/iv_memory_data[27]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.359 r  cpu/memory_unit/cpu_ram_i_10/O
                         net (fo=1, routed)           0.105     0.464    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.871     1.999    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_memory_data_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.183ns (39.331%)  route 0.282ns (60.669%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_memory_data_reg[23]/C
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/memory_unit/iv_memory_data_reg[23]/Q
                         net (fo=1, routed)           0.173     0.314    cpu/memory_unit/iv_memory_data[23]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.042     0.356 r  cpu/memory_unit/cpu_ram_i_14/O
                         net (fo=1, routed)           0.110     0.465    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.871     1.999    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.196%)  route 0.289ns (60.804%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.289     0.430    lcd/mux/select_signal[0]
    SLICE_X47Y8          LUT6 (Prop_lut6_I4_O)        0.045     0.475 r  lcd/mux/o_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     0.475    lcd/mux/o_signal[3]_i_1_n_1
    SLICE_X47Y8          FDRE                                         r  lcd/mux/o_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.833     1.960    lcd/mux/CLK
    SLICE_X47Y8          FDRE                                         r  lcd/mux/o_signal_reg[3]/C

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.527%)  route 0.310ns (62.473%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.310     0.451    lcd/mux/select_signal[0]
    SLICE_X47Y6          LUT6 (Prop_lut6_I4_O)        0.045     0.496 r  lcd/mux/o_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.496    lcd/mux/o_signal[4]_i_1_n_1
    SLICE_X47Y6          FDRE                                         r  lcd/mux/o_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.834     1.961    lcd/mux/CLK
    SLICE_X47Y6          FDRE                                         r  lcd/mux/o_signal_reg[4]/C

Slack:                    inf
  Source:                 cpu/memory_unit/iv_memory_data_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.183ns (34.944%)  route 0.341ns (65.056%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_memory_data_reg[29]/C
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/memory_unit/iv_memory_data_reg[29]/Q
                         net (fo=1, routed)           0.156     0.297    cpu/memory_unit/iv_memory_data[29]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.042     0.339 r  cpu/memory_unit/cpu_ram_i_8/O
                         net (fo=1, routed)           0.185     0.524    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.871     1.999    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.227ns (43.166%)  route 0.299ns (56.834%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[1]/C
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          0.299     0.427    lcd/mux/select_signal[1]
    SLICE_X47Y8          LUT6 (Prop_lut6_I3_O)        0.099     0.526 r  lcd/mux/o_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     0.526    lcd/mux/o_signal[2]_i_1_n_1
    SLICE_X47Y8          FDRE                                         r  lcd/mux/o_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.833     1.960    lcd/mux/CLK
    SLICE_X47Y8          FDRE                                         r  lcd/mux/o_signal_reg[2]/C

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.227ns (43.002%)  route 0.301ns (56.998%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[1]/C
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          0.301     0.429    lcd/mux/select_signal[1]
    SLICE_X46Y8          LUT6 (Prop_lut6_I3_O)        0.099     0.528 r  lcd/mux/o_signal[6]_i_1/O
                         net (fo=1, routed)           0.000     0.528    lcd/mux/o_signal[6]_i_1_n_1
    SLICE_X46Y8          FDRE                                         r  lcd/mux/o_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.833     1.960    lcd/mux/CLK
    SLICE_X46Y8          FDRE                                         r  lcd/mux/o_signal_reg[6]/C

Slack:                    inf
  Source:                 cpu/instruction_fetch_unit/o_pc_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.133ns (24.466%)  route 0.411ns (75.534%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE                         0.000     0.000 r  cpu/instruction_fetch_unit/o_pc_reg[5]/C
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.133     0.133 r  cpu/instruction_fetch_unit/o_pc_reg[5]/Q
                         net (fo=4, routed)           0.411     0.544    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.869     1.997    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>





