
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.761329                       # Number of seconds simulated
sim_ticks                                2761329319450                       # Number of ticks simulated
final_tick                               2761329319450                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 242657                       # Simulator instruction rate (inst/s)
host_op_rate                                   242657                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             7378298919                       # Simulator tick rate (ticks/s)
host_mem_usage                                 457456                       # Number of bytes of host memory used
host_seconds                                   374.25                       # Real time elapsed on the host
sim_insts                                    90814524                       # Number of instructions simulated
sim_ops                                      90814524                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        94853376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       183457856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          278316160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     94853376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      94853376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     31484608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34316992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst          1482084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2866529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4348690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        491947                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             536203                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           34350621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           66438239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             100790644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      34350621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         34350621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11401975                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1025732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12427707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11401975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          34350621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          66438239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1027517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            113218351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4348690                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     536203                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4348690                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   536203                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              276017792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2298368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33995904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               278316160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34316992                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  35912                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4998                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          773                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            312772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            312680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            249406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            171528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            226911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            199751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            241791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            224006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            275293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            288656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           266382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           363038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           331258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           302261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           327899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           219146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             60099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             31869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28862                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        17                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2761329212100                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4348690                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               536203                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3692824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  535468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   73574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     51                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1155678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.252105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.174971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.855721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       484457     41.92%     41.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       308511     26.70%     68.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        94235      8.15%     76.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56509      4.89%     81.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        40480      3.50%     85.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25432      2.20%     87.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18261      1.58%     88.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13149      1.14%     90.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       114644      9.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1155678                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     137.034348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5818.212318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        31471    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31472                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.878050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.728982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.474479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         30766     97.76%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           313      0.99%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            98      0.31%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            91      0.29%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            56      0.18%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            38      0.12%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            12      0.04%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            17      0.05%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            17      0.05%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            15      0.05%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             8      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             7      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             4      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             4      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             9      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-171            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31472                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  41038230200                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            121902817700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                21563890000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9515.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28265.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        99.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    100.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.11                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3328197                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  360084                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     565279.36                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2165897224650                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     92206660000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    503219875350                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3593041200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5143869360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1960488750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2806674750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            15122975400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            18516482400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1527971040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1914114240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        180356226960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        180356226960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        337437410490                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        352836629100                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1360796519250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1347288432750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1900794633090                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1908862429560                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           688.363556                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           691.285269                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             4032579                       # Transaction distribution
system.membus.trans_dist::ReadResp            4032273                       # Transaction distribution
system.membus.trans_dist::WriteReq              10721                       # Transaction distribution
system.membus.trans_dist::WriteResp             10721                       # Transaction distribution
system.membus.trans_dist::Writeback            491947                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              762                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             11                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             773                       # Transaction distribution
system.membus.trans_dist::ReadExReq            324914                       # Transaction distribution
system.membus.trans_dist::ReadExResp           324914                       # Transaction distribution
system.membus.trans_dist::BadAddressError          306                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      2965006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      2965006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        36494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6226551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio          612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6263657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9317462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2837312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2837312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     94853376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     94853376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        48733                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    214942464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    214991197                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               312681885                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              971                       # Total snoops (count)
system.membus.snoop_fanout::samples           4886960                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 4886960    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             4886960                       # Request fanout histogram
system.membus.reqLayer0.occupancy            37683849                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         11325865281                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              462700                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46295117                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        14044296830                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy        27039732931                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.0                       # Layer utilization (%)
system.iocache.tags.replacements                44450                       # number of replacements
system.iocache.tags.tagsinuse                0.541347                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44450                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2667902136000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.541347                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.033834                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.033834                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400194                       # Number of tag accesses
system.iocache.tags.data_accesses              400194                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          210                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              210                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide          210                       # number of demand (read+write) misses
system.iocache.demand_misses::total               210                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          210                       # number of overall misses
system.iocache.overall_misses::total              210                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     32341404                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     32341404                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     32341404                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     32341404                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     32341404                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     32341404                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          210                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            210                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          210                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             210                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          210                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            210                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 154006.685714                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 154006.685714                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 154006.685714                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 154006.685714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 154006.685714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 154006.685714                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           429                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.533333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          210                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          210                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          210                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          210                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          210                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          210                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     21302004                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     21302004                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2906960801                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2906960801                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     21302004                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     21302004                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     21302004                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     21302004                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 101438.114286                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 101438.114286                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 65685.122944                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 65685.122944                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 101438.114286                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 101438.114286                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 101438.114286                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 101438.114286                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                27872588                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23678707                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            622410                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             19034389                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10776538                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.616149                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1716429                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              37431                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      5650                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17353097                       # DTB read hits
system.cpu.dtb.read_misses                      79933                       # DTB read misses
system.cpu.dtb.read_acv                           220                       # DTB read access violations
system.cpu.dtb.read_accesses                  1148496                       # DTB read accesses
system.cpu.dtb.write_hits                     8742134                       # DTB write hits
system.cpu.dtb.write_misses                     14758                       # DTB write misses
system.cpu.dtb.write_acv                          501                       # DTB write access violations
system.cpu.dtb.write_accesses                  411921                       # DTB write accesses
system.cpu.dtb.data_hits                     26095231                       # DTB hits
system.cpu.dtb.data_misses                      94691                       # DTB misses
system.cpu.dtb.data_acv                           721                       # DTB access violations
system.cpu.dtb.data_accesses                  1560417                       # DTB accesses
system.cpu.itb.fetch_hits                     2143335                       # ITB hits
system.cpu.itb.fetch_misses                     28760                       # ITB misses
system.cpu.itb.fetch_acv                          796                       # ITB acv
system.cpu.itb.fetch_accesses                 2172095                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         95363309                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           31577371                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      122751641                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    27872588                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12492967                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      60905948                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1832260                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                       1863                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                47186                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        861431                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles       358732                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  15735081                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                417645                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                      15                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           94668661                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.296645                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.516924                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 69342516     73.25%     73.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2617739      2.77%     76.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3443913      3.64%     79.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2609901      2.76%     82.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  5012221      5.29%     87.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1089427      1.15%     88.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1864204      1.97%     90.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   774790      0.82%     91.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7913950      8.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             94668661                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.292278                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.287200                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 25753917                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              47569206                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  17576418                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2932433                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 836686                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               910790                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 80394                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              109987407                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                238167                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 836686                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 27134547                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                16963872                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       22356653                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19055471                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8321430                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              106640468                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                265269                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5256476                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 491430                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 316935                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            76730951                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             136997172                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        136798850                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            183916                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              67591929                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9139014                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            2005138                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         328306                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  19113900                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             18196013                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9204922                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2642294                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1774098                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   99909692                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             2727614                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  97461683                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             78187                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        11296201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5657618                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        1737131                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      94668661                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.029503                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.620755                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            54152415     57.20%     57.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17825584     18.83%     76.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7496759      7.92%     83.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5491602      5.80%     89.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4600118      4.86%     94.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2373241      2.51%     97.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1575827      1.66%     98.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              778784      0.82%     99.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              374331      0.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        94668661                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  558445     30.08%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 780540     42.05%     72.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                517415     27.87%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8370      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              69128118     70.93%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               162375      0.17%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               85805      0.09%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4183      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             18047407     18.52%     89.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8930331      9.16%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            1095094      1.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               97461683                       # Type of FU issued
system.cpu.iq.rate                           1.022004                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1856402                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019048                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          290659340                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         113557452                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     95586044                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              867275                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             413271                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       404574                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               98848541                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  461174                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           840997                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2204128                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3756                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        37707                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       923494                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        20189                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         61230                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 836686                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                11744545                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                373147                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           104564364                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            232128                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              18196013                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9204922                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            2211278                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  61236                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 27762                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          37707                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         263460                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       582130                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               845590                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              96594305                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              17463664                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            867377                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1927058                       # number of nop insts executed
system.cpu.iew.exec_refs                     26237672                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 16353803                       # Number of branches executed
system.cpu.iew.exec_stores                    8774008                       # Number of stores executed
system.cpu.iew.exec_rate                     1.012908                       # Inst execution rate
system.cpu.iew.wb_sent                       96226013                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      95990618                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  52388700                       # num instructions producing a value
system.cpu.iew.wb_consumers                  71542771                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.006578                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.732271                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        11983694                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          990483                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            783361                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     92606550                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.997841                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.969937                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     60165277     64.97%     64.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     14307553     15.45%     80.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6083436      6.57%     86.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3117070      3.37%     90.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2259735      2.44%     92.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1340920      1.45%     94.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       634283      0.68%     94.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       554443      0.60%     95.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4143833      4.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     92606550                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             92406638                       # Number of instructions committed
system.cpu.commit.committedOps               92406638                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       24273313                       # Number of memory references committed
system.cpu.commit.loads                      15991885                       # Number of loads committed
system.cpu.commit.membars                      391882                       # Number of memory barriers committed
system.cpu.commit.branches                   15499354                       # Number of branches committed
system.cpu.commit.fp_insts                     392381                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  89414476                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1406144                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1600481      1.73%      1.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         64727992     70.05%     71.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          154178      0.17%     71.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          84921      0.09%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           4183      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        16383767     17.73%     89.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8356024      9.04%     98.81% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       1095092      1.19%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          92406638                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4143833                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    192550003                       # The number of ROB reads
system.cpu.rob.rob_writes                   210844057                       # The number of ROB writes
system.cpu.timesIdled                           97198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          694648                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                    393367545                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    90814524                       # Number of Instructions Simulated
system.cpu.committedOps                      90814524                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.050089                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.050089                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.952300                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.952300                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                128247936                       # number of integer regfile reads
system.cpu.int_regfile_writes                71476918                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    181181                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   187711                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3079278                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1146704                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7736                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7736                       # Transaction distribution
system.iobus.trans_dist::WriteReq               54977                       # Transaction distribution
system.iobus.trans_dist::WriteResp              54977                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         6046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        21364                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        36494                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  125426                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        24184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10682                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7596                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        48733                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2886381                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5925000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               221000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              223000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15772000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1887000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4469000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398776922                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            25773000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45209883                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements           1481457                       # number of replacements
system.cpu.icache.tags.tagsinuse           506.626113                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14193416                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1481457                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.580714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      139314042900                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   506.626113                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.989504                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989504                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32953084                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32953084                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     14228956                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14228956                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14228956                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14228956                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14228956                       # number of overall hits
system.cpu.icache.overall_hits::total        14228956                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1506125                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1506125                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1506125                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1506125                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1506125                       # number of overall misses
system.cpu.icache.overall_misses::total       1506125                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 112434225016                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 112434225016                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 112434225016                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 112434225016                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 112434225016                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 112434225016                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15735081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15735081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15735081                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15735081                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15735081                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15735081                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.095718                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.095718                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.095718                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.095718                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.095718                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.095718                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74651.323772                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74651.323772                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 74651.323772                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74651.323772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 74651.323772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74651.323772                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           70                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        23203                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        23203                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        23203                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        23203                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        23203                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        23203                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1482922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1482922                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1482922                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1482922                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1482922                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1482922                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  88639398570                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  88639398570                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  88639398570                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  88639398570                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  88639398570                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  88639398570                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.094243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.094243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.094243                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.094243                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.094243                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.094243                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 59773.473298                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59773.473298                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 59773.473298                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59773.473298                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 59773.473298                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59773.473298                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           2865363                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.957809                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19345172                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2865363                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.751386                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          86980950                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.957809                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          700                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          297                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52325623                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52325623                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     12701147                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12701147                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6155207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6155207                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       231637                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       231637                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       281776                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       281776                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      18856354                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18856354                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     18856354                       # number of overall hits
system.cpu.dcache.overall_hits::total        18856354                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3504542                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3504542                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1827397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1827397                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        27830                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        27830                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data           11                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      5331939                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5331939                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5331939                       # number of overall misses
system.cpu.dcache.overall_misses::total       5331939                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 258889597142                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 258889597142                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 123661180456                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 123661180456                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   2226909450                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   2226909450                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data       339089                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       339089                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 382550777598                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 382550777598                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 382550777598                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 382550777598                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16205689                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16205689                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7982604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7982604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       259467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       259467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       281787                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       281787                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     24188293                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     24188293                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     24188293                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     24188293                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.216254                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.216254                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.228922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.228922                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.107258                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.107258                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000039                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000039                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.220435                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.220435                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.220435                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.220435                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 73872.590810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73872.590810                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 67670.670607                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67670.670607                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 80018.305785                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80018.305785                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 30826.272727                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 30826.272727                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 71747.028163                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71747.028163                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 71747.028163                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71747.028163                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       164773                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             26239                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.279698                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       491947                       # number of writebacks
system.cpu.dcache.writebacks::total            491947                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       975598                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       975598                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1510559                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1510559                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data         6015                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         6015                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2486157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2486157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2486157                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2486157                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2528944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2528944                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       316838                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       316838                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        21815                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        21815                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data           11                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2845782                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2845782                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2845782                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2845782                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 150123162353                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 150123162353                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  19387994749                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19387994749                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   1403901850                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1403901850                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data       124311                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       124311                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 169511157102                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 169511157102                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 169511157102                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 169511157102                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1474635650                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1474635650                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data   2158252348                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   2158252348                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   3632887998                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   3632887998                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.156053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.156053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.039691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.084076                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084076                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000039                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.117651                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.117651                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.117651                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.117651                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59361.995502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59361.995502                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61192.138408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61192.138408                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 64354.886546                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64354.886546                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data        11301                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11301                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 59565.756302                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59565.756302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 59565.756302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59565.756302                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7245                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     240395                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    83056     39.83%     39.83% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     120      0.06%     39.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2698      1.29%     41.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  122667     58.82%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               208541                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     81519     49.15%     49.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      120      0.07%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2698      1.63%     50.85% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    81519     49.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                165856                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2499190908100     90.51%     90.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               229802450      0.01%     90.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              2976973700      0.11%     90.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            258923177150      9.38%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2761320861400                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981494                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.664555                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.795316                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          8      2.17%      2.17% # number of syscalls executed
system.cpu.kern.syscall::3                         33      8.94%     11.11% # number of syscalls executed
system.cpu.kern.syscall::4                          7      1.90%     13.01% # number of syscalls executed
system.cpu.kern.syscall::6                         45     12.20%     25.20% # number of syscalls executed
system.cpu.kern.syscall::12                         1      0.27%     25.47% # number of syscalls executed
system.cpu.kern.syscall::15                         1      0.27%     25.75% # number of syscalls executed
system.cpu.kern.syscall::17                        18      4.88%     30.62% # number of syscalls executed
system.cpu.kern.syscall::19                        11      2.98%     33.60% # number of syscalls executed
system.cpu.kern.syscall::20                         6      1.63%     35.23% # number of syscalls executed
system.cpu.kern.syscall::23                         4      1.08%     36.31% # number of syscalls executed
system.cpu.kern.syscall::24                         8      2.17%     38.48% # number of syscalls executed
system.cpu.kern.syscall::33                        12      3.25%     41.73% # number of syscalls executed
system.cpu.kern.syscall::41                         2      0.54%     42.28% # number of syscalls executed
system.cpu.kern.syscall::45                        62     16.80%     59.08% # number of syscalls executed
system.cpu.kern.syscall::47                         8      2.17%     61.25% # number of syscalls executed
system.cpu.kern.syscall::48                        10      2.71%     63.96% # number of syscalls executed
system.cpu.kern.syscall::54                        12      3.25%     67.21% # number of syscalls executed
system.cpu.kern.syscall::58                         2      0.54%     67.75% # number of syscalls executed
system.cpu.kern.syscall::59                         7      1.90%     69.65% # number of syscalls executed
system.cpu.kern.syscall::71                        63     17.07%     86.72% # number of syscalls executed
system.cpu.kern.syscall::73                         5      1.36%     88.08% # number of syscalls executed
system.cpu.kern.syscall::74                        18      4.88%     92.95% # number of syscalls executed
system.cpu.kern.syscall::87                         2      0.54%     93.50% # number of syscalls executed
system.cpu.kern.syscall::90                         3      0.81%     94.31% # number of syscalls executed
system.cpu.kern.syscall::92                         9      2.44%     96.75% # number of syscalls executed
system.cpu.kern.syscall::97                         2      0.54%     97.29% # number of syscalls executed
system.cpu.kern.syscall::98                         2      0.54%     97.83% # number of syscalls executed
system.cpu.kern.syscall::132                        4      1.08%     98.92% # number of syscalls executed
system.cpu.kern.syscall::144                        2      0.54%     99.46% # number of syscalls executed
system.cpu.kern.syscall::147                        2      0.54%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    369                       # number of syscalls executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4485      2.06%      2.06% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.09% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.10% # number of callpals executed
system.cpu.kern.callpal::swpipl                199410     91.73%     93.83% # number of callpals executed
system.cpu.kern.callpal::rdps                    6281      2.89%     96.72% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.72% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.72% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.73% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.73% # number of callpals executed
system.cpu.kern.callpal::rti                     6312      2.90%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  565      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      237      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 217387                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              6946                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1993                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2357                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2053                      
system.cpu.kern.mode_good::user                  1993                      
system.cpu.kern.mode_good::idle                    60                      
system.cpu.kern.mode_switch_good::kernel     0.295566                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.025456                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.363492                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       354253028150     12.83%     12.83% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          28073522250      1.02%     13.85% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2378994220600     86.15%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4486                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.165748                       # Number of seconds simulated
sim_ticks                                165748383050                       # Number of ticks simulated
final_tick                               2927077702500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 818231                       # Simulator instruction rate (inst/s)
host_op_rate                                   818231                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              896720777                       # Simulator tick rate (ticks/s)
host_mem_usage                                 460528                       # Number of bytes of host memory used
host_seconds                                   184.84                       # Real time elapsed on the host
sim_insts                                   151240423                       # Number of instructions simulated
sim_ops                                     151240423                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         6103872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        10119360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16223232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      6103872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6103872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4585856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1433600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6019456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            95373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           158115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              253488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         71654                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        22400                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94054                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           36826133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           61052541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              97878674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      36826133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36826133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        27667576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        8649255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36316831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        27667576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          36826133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          61052541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        8649255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            134195505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      253488                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94054                       # Number of write requests accepted
system.mem_ctrls.readBursts                    253488                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94054                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               15938176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  285056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5998016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16223232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6019456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4454                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   327                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           38                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8463                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        21                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  165748383050                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                253488                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94054                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  210154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   31400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     59                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       102231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.577887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.707063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.056007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        43062     42.12%     42.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        31871     31.18%     73.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11136     10.89%     84.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4891      4.78%     88.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2836      2.77%     91.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1743      1.70%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1047      1.02%     94.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          785      0.77%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4860      4.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       102231                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.026062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    105.211720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5182     97.87%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           86      1.62%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           19      0.36%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5295                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.699528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.395725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.740786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2925     55.24%     55.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          2036     38.45%     93.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            94      1.78%     95.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            44      0.83%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            31      0.59%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            18      0.34%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            16      0.30%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            29      0.55%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            20      0.38%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            11      0.21%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            17      0.32%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            15      0.28%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             5      0.09%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             5      0.09%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             5      0.09%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             3      0.06%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.04%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.02%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             4      0.08%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.02%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.02%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.02%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.02%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             2      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             2      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             1      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-101            1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::122-123            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5295                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3109142300                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7778529800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1245170000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12484.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31234.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        96.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     97.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   166653                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73873                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.82                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     476916.12                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    74900919700                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      5534880000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     85317890300                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3928433040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5581359000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2143490250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3045384375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            15989454000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19592640600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1801135440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2248248960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        191182452240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        191182452240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        381289882545                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        401190066540                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1421781652500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1404325350750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2018116500015                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2027165502465                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           689.464677                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           692.556158                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              217378                       # Transaction distribution
system.membus.trans_dist::ReadResp             217376                       # Transaction distribution
system.membus.trans_dist::WriteReq               1104                       # Transaction distribution
system.membus.trans_dist::WriteResp              1104                       # Transaction distribution
system.membus.trans_dist::Writeback             71654                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        22400                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        22400                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               36                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              38                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37148                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37148                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       190757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       190757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         4130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       387960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       392094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 627715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1433600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1433600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      6103872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      6103872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4659                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     14705216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     14709875                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22247347                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoop_fanout::samples            347678                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  347678    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              347678                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4155450                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1246631250                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2550                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23043512                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          903142047                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1493456262                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.9                       # Layer utilization (%)
system.iocache.tags.replacements                22463                       # number of replacements
system.iocache.tags.tagsinuse               15.999144                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22463                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide    15.999144                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.999946                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999946                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202224                       # Number of tag accesses
system.iocache.tags.data_accesses              202224                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        22400                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        22400                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           64                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               64                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            6                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            6                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           64                       # number of demand (read+write) misses
system.iocache.demand_misses::total                64                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           64                       # number of overall misses
system.iocache.overall_misses::total               64                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      7476009                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7476009                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      7476009                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      7476009                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      7476009                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      7476009                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           64                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             64                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        22406                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        22406                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           64                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              64                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           64                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             64                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000268                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000268                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 116812.640625                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116812.640625                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 116812.640625                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116812.640625                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 116812.640625                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116812.640625                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      22400                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           64                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        22400                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        22400                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           64                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           64                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      4103909                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4103909                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1485066435                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1485066435                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      4103909                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      4103909                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      4103909                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      4103909                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999732                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999732                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 64123.578125                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64123.578125                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66297.608705                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66297.608705                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 64123.578125                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 64123.578125                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 64123.578125                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 64123.578125                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 171                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1433600                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        179                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 9726096                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8069706                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            401010                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7524046                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7013990                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.220988                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  334813                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3041                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      5650                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     13221303                       # DTB read hits
system.cpu.dtb.read_misses                       9655                       # DTB read misses
system.cpu.dtb.read_acv                            73                       # DTB read access violations
system.cpu.dtb.read_accesses                 12575537                       # DTB read accesses
system.cpu.dtb.write_hits                     4492139                       # DTB write hits
system.cpu.dtb.write_misses                      3349                       # DTB write misses
system.cpu.dtb.write_acv                          199                       # DTB write access violations
system.cpu.dtb.write_accesses                 3989903                       # DTB write accesses
system.cpu.dtb.data_hits                     17713442                       # DTB hits
system.cpu.dtb.data_misses                      13004                       # DTB misses
system.cpu.dtb.data_acv                           272                       # DTB access violations
system.cpu.dtb.data_accesses                 16565440                       # DTB accesses
system.cpu.itb.fetch_hits                     9738179                       # ITB hits
system.cpu.itb.fetch_misses                     15244                       # ITB misses
system.cpu.itb.fetch_acv                          450                       # ITB acv
system.cpu.itb.fetch_accesses                 9753423                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         29308765                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           11453946                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       76717379                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     9726096                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7348803                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      16695382                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  855424                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          3                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 5550                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        676062                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         6037                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  10304222                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                170073                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           29264692                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.621500                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.125576                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 14626121     49.98%     49.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   905654      3.09%     53.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1346332      4.60%     57.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2572894      8.79%     66.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1402213      4.79%     71.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   953683      3.26%     74.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1786641      6.11%     80.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1065966      3.64%     84.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  4605188     15.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             29264692                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.331849                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.617558                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10063702                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5235383                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12482690                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1062442                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 420475                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1149099                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7460                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               74791290                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 22899                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 420475                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 10585215                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1683128                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1843806                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12964651                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1767417                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               73446947                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                119393                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 884419                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 332810                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  94910                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            59344471                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             104869882                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        104769645                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             90992                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              49184949                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 10159522                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             181325                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          17312                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4667228                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             14010601                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4895465                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1871142                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           990959                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   70878891                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              158147                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  66381700                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             25869                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10446459                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      8177821                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         106585                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      29264692                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.268320                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.993678                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8018653     27.40%     27.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3508576     11.99%     39.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5781249     19.76%     59.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4316839     14.75%     73.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2996709     10.24%     84.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2532832      8.65%     92.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1327771      4.54%     97.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              514017      1.76%     99.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              268046      0.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        29264692                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  470887     49.24%     49.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  11979      1.25%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     50.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 352751     36.89%     87.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                120619     12.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             16736      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              47614674     71.73%     71.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               613244      0.92%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               42617      0.06%     72.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                8362      0.01%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             13448231     20.26%     93.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4547726      6.85%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              90110      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               66381700                       # Type of FU issued
system.cpu.iq.rate                           2.264909                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      956236                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014405                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          162734004                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          81354070                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     65226865                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              276193                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             136598                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       133889                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               67179074                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  142126                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1787114                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2183657                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         8879                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7473                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       681462                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1332                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         17637                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 420475                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1297535                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 16427                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            71148274                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            106157                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              14010601                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4895465                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             128036                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2908                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 12832                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7473                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         232750                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       205591                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               438341                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              65810472                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              13234852                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            571228                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        111236                       # number of nop insts executed
system.cpu.iew.exec_refs                     17731867                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  7945833                       # Number of branches executed
system.cpu.iew.exec_stores                    4497015                       # Number of stores executed
system.cpu.iew.exec_rate                     2.245419                       # Inst execution rate
system.cpu.iew.wb_sent                       65521261                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      65360754                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43897767                       # num instructions producing a value
system.cpu.iew.wb_consumers                  55593223                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.230075                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.789624                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        10598361                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           51562                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            409905                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     27714931                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.183340                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.722354                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      9205974     33.22%     33.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      8655066     31.23%     64.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2021907      7.30%     71.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1255348      4.53%     76.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       929871      3.36%     79.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       704961      2.54%     82.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       843613      3.04%     85.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1045307      3.77%     88.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3052884     11.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     27714931                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             60511112                       # Number of instructions committed
system.cpu.commit.committedOps               60511112                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       16040947                       # Number of memory references committed
system.cpu.commit.loads                      11826944                       # Number of loads committed
system.cpu.commit.membars                       23558                       # Number of memory barriers committed
system.cpu.commit.branches                    7185117                       # Number of branches committed
system.cpu.commit.fp_insts                     128803                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  59721533                       # Number of committed integer instructions.
system.cpu.commit.function_calls               239906                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       101945      0.17%      0.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         43711017     72.24%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          490784      0.81%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          42529      0.07%     73.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           8360      0.01%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        11850502     19.58%     92.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        4215865      6.97%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         90110      0.15%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          60511112                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3052884                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     95712780                       # The number of ROB reads
system.cpu.rob.rob_writes                   143775492                       # The number of ROB writes
system.cpu.timesIdled                            7017                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           44073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        27232                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    60425899                       # Number of Instructions Simulated
system.cpu.committedOps                      60425899                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.485036                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.485036                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.061701                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.061701                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 93337227                       # number of integer regfile reads
system.cpu.int_regfile_writes                53191482                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     90221                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    84798                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  332056                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  81303                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1025                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1025                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23498                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23504                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            6                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   49058                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          698                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1107                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4659                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1434112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1434112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1438771                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               555000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              885000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1599000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           201752856                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3026000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22574488                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             95372                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.629461                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10215960                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             95372                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            107.116974                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.629461                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          209                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20703828                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20703828                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     10206719                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10206719                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10206719                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10206719                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10206719                       # number of overall hits
system.cpu.icache.overall_hits::total        10206719                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        97503                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         97503                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        97503                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          97503                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        97503                       # number of overall misses
system.cpu.icache.overall_misses::total         97503                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   7365522495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7365522495                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   7365522495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7365522495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   7365522495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7365522495                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10304222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10304222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10304222                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10304222                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10304222                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10304222                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.009462                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009462                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.009462                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009462                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.009462                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009462                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75541.496108                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75541.496108                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75541.496108                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75541.496108                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75541.496108                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75541.496108                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2119                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2119                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2119                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2119                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2119                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        95384                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        95384                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        95384                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        95384                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        95384                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        95384                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5803174703                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5803174703                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5803174703                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5803174703                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5803174703                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5803174703                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.009257                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009257                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.009257                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009257                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.009257                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009257                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60840.127306                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60840.127306                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60840.127306                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60840.127306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60840.127306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60840.127306                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            158097                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.855400                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15197197                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            158097                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.125777                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.855400                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          694                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31424357                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31424357                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     11204831                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11204831                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3956061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3956061                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        12299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        12299                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        12561                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12561                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      15160892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15160892                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     15160892                       # number of overall hits
system.cpu.dcache.overall_hits::total        15160892                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       202262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        202262                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       243425                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243425                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1680                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1680                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       445687                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         445687                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       445687                       # number of overall misses
system.cpu.dcache.overall_misses::total        445687                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  15129707100                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15129707100                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  18532889166                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18532889166                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    138088200                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    138088200                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        61098                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        61098                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  33662596266                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33662596266                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  33662596266                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33662596266                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     11407093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11407093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4199486                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4199486                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        13979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        13979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        12563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     15606579                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15606579                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     15606579                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15606579                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.017731                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017731                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.057965                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057965                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.120180                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.120180                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000159                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000159                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.028558                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028558                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028558                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028558                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 74802.519010                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74802.519010                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76133.877646                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76133.877646                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 82195.357143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 82195.357143                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        30549                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        30549                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 75529.679497                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75529.679497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 75529.679497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75529.679497                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        36963                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5971                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.190420                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        71654                       # number of writebacks
system.cpu.dcache.writebacks::total             71654                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        82396                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        82396                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       206272                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       206272                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          546                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          546                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       288668                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       288668                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       288668                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       288668                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       119866                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       119866                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        37153                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37153                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1134                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1134                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       157019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       157019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       157019                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       157019                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7461865850                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7461865850                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2431929461                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2431929461                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     77976050                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     77976050                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        22602                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        22602                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9893795311                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9893795311                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9893795311                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9893795311                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    177684350                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    177684350                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    190764600                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    190764600                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    368448950                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    368448950                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.010508                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010508                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.081122                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081122                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000159                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010061                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010061                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010061                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010061                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62251.729848                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62251.729848                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65457.149113                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65457.149113                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 68761.948854                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68761.948854                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data        11301                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11301                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 63010.179093                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63010.179093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 63010.179093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63010.179093                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      125                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      16132                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3862     36.11%     36.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.48%     36.58% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     170      1.59%     38.17% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    6613     61.83%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                10696                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3853     48.61%     48.61% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.64%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      170      2.14%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3853     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7927                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             157642684000     95.11%     95.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                99756400      0.06%     95.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               211824150      0.13%     95.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7793638250      4.70%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         165747902800                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997670                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.582640                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.741118                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      3.49%      3.49% # number of syscalls executed
system.cpu.kern.syscall::3                         13     15.12%     18.60% # number of syscalls executed
system.cpu.kern.syscall::4                         16     18.60%     37.21% # number of syscalls executed
system.cpu.kern.syscall::6                          8      9.30%     46.51% # number of syscalls executed
system.cpu.kern.syscall::17                        12     13.95%     60.47% # number of syscalls executed
system.cpu.kern.syscall::19                         3      3.49%     63.95% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.16%     65.12% # number of syscalls executed
system.cpu.kern.syscall::45                         7      8.14%     73.26% # number of syscalls executed
system.cpu.kern.syscall::48                         3      3.49%     76.74% # number of syscalls executed
system.cpu.kern.syscall::59                         3      3.49%     80.23% # number of syscalls executed
system.cpu.kern.syscall::71                         8      9.30%     89.53% # number of syscalls executed
system.cpu.kern.syscall::73                         4      4.65%     94.19% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.16%     95.35% # number of syscalls executed
system.cpu.kern.syscall::256                        2      2.33%     97.67% # number of syscalls executed
system.cpu.kern.syscall::257                        2      2.33%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     86                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   357      3.07%      3.07% # number of callpals executed
system.cpu.kern.callpal::tbi                       29      0.25%      3.32% # number of callpals executed
system.cpu.kern.callpal::swpipl                  9626     82.76%     86.08% # number of callpals executed
system.cpu.kern.callpal::rdps                     573      4.93%     91.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.03%     91.03% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.03%     91.06% # number of callpals executed
system.cpu.kern.callpal::rti                      849      7.30%     98.36% # number of callpals executed
system.cpu.kern.callpal::callsys                  182      1.56%     99.92% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  11631                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1201                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 777                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   5                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 779                      
system.cpu.kern.mode_good::user                   777                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch_good::kernel     0.648626                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.400000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.785678                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        18878587950     11.39%     11.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         146679587850     88.50%     99.89% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            189727000      0.11%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      357                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.901321                       # Number of seconds simulated
sim_ticks                                901320724800                       # Number of ticks simulated
final_tick                               3828398427300                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 430013                       # Simulator instruction rate (inst/s)
host_op_rate                                   430013                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1269559812                       # Simulator tick rate (ticks/s)
host_mem_usage                                 461552                       # Number of bytes of host memory used
host_seconds                                   709.95                       # Real time elapsed on the host
sim_insts                                   305286710                       # Number of instructions simulated
sim_ops                                     305286710                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         6551680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       196078528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          202630208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      6551680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6551680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     84295808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       839680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        85135488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           102370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          3063727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3166097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1317122                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1330242                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            7268977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          217545789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             224814766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       7268977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7268977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        93524764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         931611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94456375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        93524764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           7268977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         217545789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         931611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            319271141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3166097                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1330242                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3166097                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1330242                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              199348288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3281920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                84102848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               202630208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             85135488                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  51280                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16134                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           59                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            191358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            233074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            181656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            181351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            183314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            197528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            189859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            187957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            199108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            191801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           191477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           202625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           194437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           198525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           199449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           191298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             82011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             95997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             72603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             77850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             90346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             81850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             80026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             82622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             81911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            80246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            85422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            82943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            81352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            81722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            79921                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        16                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  901320724800                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3166097                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1330242                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2303710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  617793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  154184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   38625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  63985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  78988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  79165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  79119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  79895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  80999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  79441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  80030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  79298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  78094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  78085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  77893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  77813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     40                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1091090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.787127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.278689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.486076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       579805     53.14%     53.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       191690     17.57%     70.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        77369      7.09%     77.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37063      3.40%     81.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29671      2.72%     83.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23472      2.15%     86.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20364      1.87%     87.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15931      1.46%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       115725     10.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1091090                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        77514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.184005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.349100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         77114     99.48%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          330      0.43%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           43      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           12      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         77514                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        77514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.953157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.910962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.309522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         45352     58.51%     58.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         31424     40.54%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           571      0.74%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            65      0.08%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            17      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            11      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             6      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            11      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            14      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            10      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             3      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             8      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         77514                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  35586173300                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             93988992050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                15574085000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11424.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30174.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       221.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        93.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    224.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2354098                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  983736                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.86                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     200456.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    70656255500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     30097080000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    800567392000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8028289080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9730143360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4380514875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5309106000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            28049010600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            31828656600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6064768080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6500029680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        250052340720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        250052340720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        813747341835                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        830336052690                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1583225440500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1568673939750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2693547705690                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2702430268800                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           703.570420                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           705.890598                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             2456439                       # Transaction distribution
system.membus.trans_dist::ReadResp            2456439                       # Transaction distribution
system.membus.trans_dist::WriteReq               2630                       # Transaction distribution
system.membus.trans_dist::WriteResp              2630                       # Transaction distribution
system.membus.trans_dist::Writeback           1317122                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13120                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13120                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               59                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              59                       # Transaction distribution
system.membus.trans_dist::ReadExReq            713424                       # Transaction distribution
system.membus.trans_dist::ReadExResp           713424                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       204748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       204748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        12712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7444694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      7457406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7688426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       839680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       839680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      6551680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      6551680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        14085                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    280374336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    280388421                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               287779781                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               40                       # Total snoops (count)
system.membus.snoop_fanout::samples           4496454                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 4496454    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             4496454                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12042000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         17154824200                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13454772                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          969834885                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy        28785625339                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.iocache.tags.replacements                13152                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13152                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               118384                       # Number of tag accesses
system.iocache.tags.data_accesses              118384                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13120                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13120                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           32                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               32                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            2                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            2                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           32                       # number of demand (read+write) misses
system.iocache.demand_misses::total                32                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           32                       # number of overall misses
system.iocache.overall_misses::total               32                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3726031                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3726031                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3726031                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3726031                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3726031                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3726031                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           32                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             32                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13122                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13122                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           32                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              32                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           32                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             32                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000152                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000152                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 116438.468750                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116438.468750                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 116438.468750                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116438.468750                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 116438.468750                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116438.468750                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13120                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           32                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           32                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           32                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2035931                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2035931                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    888614836                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    888614836                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2035931                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2035931                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2035931                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2035931                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999848                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999848                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 63622.843750                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 63622.843750                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67729.789329                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67729.789329                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 63622.843750                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 63622.843750                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 63622.843750                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 63622.843750                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   839680                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        104                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                28421669                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27660030                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            139659                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12883867                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9797516                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.044840                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  192099                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4245                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      5650                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     47501414                       # DTB read hits
system.cpu.dtb.read_misses                    8703642                       # DTB read misses
system.cpu.dtb.read_acv                            53                       # DTB read access violations
system.cpu.dtb.read_accesses                 54778295                       # DTB read accesses
system.cpu.dtb.write_hits                     8566146                       # DTB write hits
system.cpu.dtb.write_misses                    693098                       # DTB write misses
system.cpu.dtb.write_acv                          109                       # DTB write access violations
system.cpu.dtb.write_accesses                 7381034                       # DTB write accesses
system.cpu.dtb.data_hits                     56067560                       # DTB hits
system.cpu.dtb.data_misses                    9396740                       # DTB misses
system.cpu.dtb.data_acv                           162                       # DTB access violations
system.cpu.dtb.data_accesses                 62159329                       # DTB accesses
system.cpu.itb.fetch_hits                    26831239                       # ITB hits
system.cpu.itb.fetch_misses                     39622                       # ITB misses
system.cpu.itb.fetch_acv                          326                       # ITB acv
system.cpu.itb.fetch_accesses                26870861                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        159517774                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           30365098                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      307008515                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    28421669                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9989615                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     125261635                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3329000                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         23                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                21660                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       2158601                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         2794                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  28104791                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                497321                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          159474314                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.925128                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.195192                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                111474563     69.90%     69.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   911646      0.57%     70.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4923458      3.09%     73.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1114316      0.70%     74.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7152683      4.49%     78.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   696721      0.44%     79.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1855569      1.16%     80.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1083610      0.68%     81.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 30261748     18.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            159474314                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.178172                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.924604                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 22743682                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              95466108                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  33616115                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5989691                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1658718                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               140359                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  5941                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              264418552                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 21681                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1658718                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26455035                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9952056                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       60510608                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  35898900                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              24998997                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              252392102                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 26662                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 938338                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               14112572                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 552612                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           212361850                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             344682794                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        192060913                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         152618299                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             134629574                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 77732276                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            9274418                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          41185                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  41046559                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             56412995                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11566586                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1350768                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1944309                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  235159502                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             6726293                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 217643598                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             55239                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        87799712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     46252911                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        6588688                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     159474314                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.364756                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.216092                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            94334647     59.15%     59.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            21433113     13.44%     72.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             9677454      6.07%     78.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7186251      4.51%     83.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6664623      4.18%     87.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6948037      4.36%     91.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3741605      2.35%     94.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4460155      2.80%     96.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             5028429      3.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       159474314                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   60396      0.59%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               1459148     14.22%     14.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    21      0.00%     14.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  4112      0.04%     14.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult              1710865     16.68%     31.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv               5825443     56.78%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 977973      9.53%     97.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                221868      2.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               570      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              88622802     40.72%     40.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19767      0.01%     40.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     40.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            39755056     18.27%     58.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp             1826507      0.84%     59.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              310257      0.14%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           12005063      5.52%     65.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv             1821701      0.84%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             56456860     25.94%     92.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9290200      4.27%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            7534813      3.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              217643598                       # Type of FU issued
system.cpu.iq.rate                           1.364385                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    10259826                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.047140                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          372888733                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         152411382                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    105620736                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           232187842                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          177288266                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    100809125                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              106933062                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               120969792                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           104381                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     21744537                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          473                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        14324                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3090728                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         4751                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        335034                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1658718                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 8080865                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1683962                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           243962764                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            112493                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              56412995                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11566586                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            6656908                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  28361                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1777997                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          14324                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         120776                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       857024                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               977800                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             216675419                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              56277576                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            968179                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2076969                       # number of nop insts executed
system.cpu.iew.exec_refs                     65538680                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 10140142                       # Number of branches executed
system.cpu.iew.exec_stores                    9261104                       # Number of stores executed
system.cpu.iew.exec_rate                     1.358315                       # Inst execution rate
system.cpu.iew.wb_sent                      216129920                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     206429861                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 120895718                       # num instructions producing a value
system.cpu.iew.wb_consumers                 138426266                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.294087                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.873358                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        65913716                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          137605                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            908203                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    150113927                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.039359                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.299816                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    108068244     71.99%     71.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16904261     11.26%     83.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6287744      4.19%     87.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2346513      1.56%     89.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1262790      0.84%     89.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1160677      0.77%     90.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1351654      0.90%     91.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1317784      0.88%     92.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11414260      7.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    150113927                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            156022325                       # Number of instructions committed
system.cpu.commit.committedOps              156022325                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       43144316                       # Number of memory references committed
system.cpu.commit.loads                      34668458                       # Number of loads committed
system.cpu.commit.membars                       57159                       # Number of memory barriers committed
system.cpu.commit.branches                    7253734                       # Number of branches committed
system.cpu.commit.fp_insts                   79047315                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 108213212                       # Number of committed integer instructions.
system.cpu.commit.function_calls               152852                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1976608      1.27%      1.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         58090356     37.23%     38.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           17928      0.01%     38.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     38.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       31870275     20.43%     58.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp        1823778      1.17%     60.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         297354      0.19%     60.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       9385360      6.02%     66.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv        1820596      1.17%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             1      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        34725617     22.26%     89.74% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8479639      5.43%     95.17% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       7534813      4.83%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         156022325                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11414260                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    351046922                       # The number of ROB reads
system.cpu.rob.rob_writes                   453233509                       # The number of ROB writes
system.cpu.timesIdled                            6659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           43460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                         8018                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   154046287                       # Number of Instructions Simulated
system.cpu.committedOps                     154046287                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.035518                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.035518                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.965700                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.965700                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                185288495                       # number of integer regfile reads
system.cpu.int_regfile_writes                89815700                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 118949113                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 94526260                       # number of floating regfile writes
system.cpu.misc_regfile_reads               154607486                       # number of misc regfile reads
system.cpu.misc_regfile_writes                3151512                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3758                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3758                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15748                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15750                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2060                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        12712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39016                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         8240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4654                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        14085                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       839936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       839936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   854021                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1991000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              350000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5880000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              741000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           118152539                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10082000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13210228                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements            102327                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.885475                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27998926                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            102327                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            273.622074                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.885475                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          235                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          56311960                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         56311960                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     28001009                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28001009                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      28001009                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28001009                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     28001009                       # number of overall hits
system.cpu.icache.overall_hits::total        28001009                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       103782                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        103782                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       103782                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         103782                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       103782                       # number of overall misses
system.cpu.icache.overall_misses::total        103782                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   8119800330                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8119800330                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   8119800330                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8119800330                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   8119800330                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8119800330                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     28104791                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28104791                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     28104791                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28104791                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     28104791                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28104791                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003693                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003693                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003693                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003693                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003693                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003693                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78239.004163                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78239.004163                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78239.004163                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78239.004163                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78239.004163                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78239.004163                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1404                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1404                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1404                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1404                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1404                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1404                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       102378                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       102378                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       102378                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       102378                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       102378                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       102378                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   6448195265                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6448195265                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   6448195265                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6448195265                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   6448195265                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6448195265                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003643                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003643                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003643                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003643                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003643                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003643                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 62984.188644                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62984.188644                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 62984.188644                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62984.188644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 62984.188644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62984.188644                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           3063725                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.997571                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48027115                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3063725                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.676053                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.997571                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          664                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         114358931                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        114358931                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     42203764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42203764                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5771756                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5771756                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        30460                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        30460                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        33125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        33125                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      47975520                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47975520                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     47975520                       # number of overall hits
system.cpu.dcache.overall_hits::total        47975520                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4938365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4938365                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2665057                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2665057                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         5075                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5075                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      7603422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7603422                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      7603422                       # number of overall misses
system.cpu.dcache.overall_misses::total       7603422                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 338866881948                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 338866881948                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 189566417301                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 189566417301                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    427407050                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    427407050                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 528433299249                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 528433299249                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 528433299249                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 528433299249                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     47142129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47142129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8436813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8436813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        35535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        35535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        33125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        33125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     55578942                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55578942                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     55578942                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55578942                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.104755                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.104755                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.315884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.315884                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.142817                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142817                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.136804                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.136804                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.136804                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.136804                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68619.245833                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68619.245833                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71130.342541                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71130.342541                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 84218.137931                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 84218.137931                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 69499.404248                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69499.404248                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 69499.404248                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69499.404248                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       697705                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             97829                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.131883                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1317122                       # number of writebacks
system.cpu.dcache.writebacks::total           1317122                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      2592220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2592220                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1951576                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1951576                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          915                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          915                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      4543796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4543796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      4543796                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4543796                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2346145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2346145                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       713481                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       713481                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         4160                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         4160                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3059626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3059626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3059626                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3059626                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 144795910802                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 144795910802                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  43644028385                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  43644028385                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    303033400                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    303033400                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 188439939187                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 188439939187                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 188439939187                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 188439939187                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    777151250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    777151250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    537021550                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    537021550                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1314172800                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1314172800                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.049767                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.049767                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.084568                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.084568                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.117068                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.117068                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.055050                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.055050                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.055050                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.055050                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61716.522552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61716.522552                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61170.554486                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61170.554486                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 72844.567308                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72844.567308                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61589.207043                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61589.207043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61589.207043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61589.207043                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       57                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     774326                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    11912     34.89%     34.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      69      0.20%     35.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     923      2.70%     37.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   21242     62.21%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                34146                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     11909     48.00%     48.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       69      0.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      923      3.72%     52.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    11909     48.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 24810                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             878375351600     97.45%     97.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               122695400      0.01%     97.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1180533600      0.13%     97.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             21642675300      2.40%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         901321255900                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999748                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.560635                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.726586                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      2.70%      2.70% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.05%      6.76% # number of syscalls executed
system.cpu.kern.syscall::4                         29     39.19%     45.95% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.05%     50.00% # number of syscalls executed
system.cpu.kern.syscall::17                         5      6.76%     56.76% # number of syscalls executed
system.cpu.kern.syscall::19                         2      2.70%     59.46% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.35%     60.81% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.05%     64.86% # number of syscalls executed
system.cpu.kern.syscall::48                         2      2.70%     67.57% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.35%     68.92% # number of syscalls executed
system.cpu.kern.syscall::59                         2      2.70%     71.62% # number of syscalls executed
system.cpu.kern.syscall::71                        17     22.97%     94.59% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.35%     95.95% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.35%     97.30% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.35%     98.65% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.35%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     74                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   260      0.71%      0.71% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.04%      0.74% # number of callpals executed
system.cpu.kern.callpal::swpipl                 29864     81.05%     81.79% # number of callpals executed
system.cpu.kern.callpal::rdps                    1988      5.40%     87.19% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     87.20% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     87.20% # number of callpals executed
system.cpu.kern.callpal::rti                     3290      8.93%     96.13% # number of callpals executed
system.cpu.kern.callpal::callsys                 1052      2.86%     98.98% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.02%     99.00% # number of callpals executed
system.cpu.kern.callpal::rdunique                 367      1.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  36845                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              3550                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3193                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                3193                      
system.cpu.kern.mode_good::user                  3193                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.899437                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.947056                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        43724265200      4.85%      4.85% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         857596990700     95.15%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      260                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.194930                       # Number of seconds simulated
sim_ticks                                194930090650                       # Number of ticks simulated
final_tick                               4023328517950                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1846382                       # Simulator instruction rate (inst/s)
host_op_rate                                  1846382                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              962982588                       # Simulator tick rate (ticks/s)
host_mem_usage                                 462576                       # Number of bytes of host memory used
host_seconds                                   202.42                       # Real time elapsed on the host
sim_insts                                   373750743                       # Number of instructions simulated
sim_ops                                     373750743                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         6572928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        13770432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20343360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      6572928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6572928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7312896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1380352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8693248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           102702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           215163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              317865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        114264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        21568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135832                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           33719412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           70642926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             104362338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      33719412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33719412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37515480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        7081267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44596747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37515480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          33719412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          70642926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        7081267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            148959085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      317865                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135832                       # Number of write requests accepted
system.mem_ctrls.readBursts                    317865                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               20192576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  150784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8676608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20343360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8693248                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2356                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   268                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           29                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9215                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        16                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  194930090650                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                317865                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135832                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  259180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   45845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     43                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       115183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    250.634764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.462683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.708738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        47036     40.84%     40.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        33841     29.38%     70.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11288      9.80%     80.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4713      4.09%     84.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3321      2.88%     86.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2444      2.12%     89.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1549      1.34%     90.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1329      1.15%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9662      8.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       115183                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.666710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.591629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7356     94.81%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          292      3.76%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           62      0.80%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           24      0.31%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            8      0.10%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           10      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7759                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.472870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.258746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.872684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          7405     95.44%     95.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           169      2.18%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            50      0.64%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            36      0.46%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            37      0.48%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            18      0.23%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            10      0.13%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             9      0.12%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             6      0.08%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             2      0.03%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             5      0.06%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7759                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4001567050                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              9917360800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1577545000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12682.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31432.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       103.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    104.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   222062                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  113836                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.97                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     429648.18                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    74210225850                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      6509100000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    114209442900                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8396226720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10232989200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4581274500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5583476250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            29157187800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            33181410600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6486343920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6956960400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        262784140320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        262784140320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        871043885190                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        893227851135                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1649922576000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1630462956750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2832371634450                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2842429784655                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           703.987442                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           706.487400                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              240662                       # Transaction distribution
system.membus.trans_dist::ReadResp             240659                       # Transaction distribution
system.membus.trans_dist::WriteReq               2168                       # Transaction distribution
system.membus.trans_dist::WriteResp              2168                       # Transaction distribution
system.membus.trans_dist::Writeback            114264                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        21568                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        21568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               28                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              29                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80756                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80756                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        43199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        43199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       205410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       205410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        11298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       544648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       555952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 804561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1380352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1380352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      6572928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      6572928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     21083328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     21092492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29045772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               69                       # Total snoops (count)
system.membus.snoop_fanout::samples            453814                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  453814    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              453814                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10514850                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1734254200                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4050                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22206009                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          972604187                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2037012921                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.0                       # Layer utilization (%)
system.iocache.tags.replacements                21631                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21631                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               194791                       # Number of tag accesses
system.iocache.tags.data_accesses              194791                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        21568                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        21568                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           63                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               63                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           14                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           14                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           63                       # number of demand (read+write) misses
system.iocache.demand_misses::total                63                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           63                       # number of overall misses
system.iocache.overall_misses::total               63                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      7345260                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7345260                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      7345260                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      7345260                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      7345260                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      7345260                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           63                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             63                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        21582                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        21582                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           63                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              63                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           63                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             63                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000649                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000649                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 116591.428571                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116591.428571                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 116591.428571                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116591.428571                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 116591.428571                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116591.428571                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      21568                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           63                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           63                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           63                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      4022660                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4022660                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1441434540                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1441434540                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      4022660                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      4022660                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      4022660                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      4022660                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999351                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999351                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 63851.746032                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 63851.746032                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66832.091061                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66832.091061                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 63851.746032                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 63851.746032                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 63851.746032                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 63851.746032                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 165                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1380352                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        172                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                13397845                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11880398                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            405743                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8330256                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7018789                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.256582                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  451161                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3352                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      5650                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     11689651                       # DTB read hits
system.cpu.dtb.read_misses                      11937                       # DTB read misses
system.cpu.dtb.read_acv                            70                       # DTB read access violations
system.cpu.dtb.read_accesses                 10814036                       # DTB read accesses
system.cpu.dtb.write_hits                     3502803                       # DTB write hits
system.cpu.dtb.write_misses                      6161                       # DTB write misses
system.cpu.dtb.write_acv                          192                       # DTB write access violations
system.cpu.dtb.write_accesses                 2671754                       # DTB write accesses
system.cpu.dtb.data_hits                     15192454                       # DTB hits
system.cpu.dtb.data_misses                      18098                       # DTB misses
system.cpu.dtb.data_acv                           262                       # DTB access violations
system.cpu.dtb.data_accesses                 13485790                       # DTB accesses
system.cpu.itb.fetch_hits                     8036051                       # ITB hits
system.cpu.itb.fetch_misses                     21414                       # ITB misses
system.cpu.itb.fetch_acv                          658                       # ITB acv
system.cpu.itb.fetch_accesses                 8057465                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         34484021                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10032212                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       94903145                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13397845                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7469950                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      22870528                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  886146                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         77                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                10073                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1075325                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         6143                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   8860149                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                105073                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           34437431                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.755814                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.337122                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 17857386     51.85%     51.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   388376      1.13%     52.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2946375      8.56%     61.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   967712      2.81%     64.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1563711      4.54%     68.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   460255      1.34%     70.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2197938      6.38%     76.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   470288      1.37%     77.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7585390     22.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             34437431                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.388523                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.752090                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  8721907                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               9863707                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  14378332                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1037425                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 436060                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               600060                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7249                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               92611347                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 22309                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 436060                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  9285578                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2433253                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        5346475                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  14730235                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2205830                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               90817505                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 25950                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1250093                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  46801                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 191757                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            64904469                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             115747407                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         98407687                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          17273203                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              54691646                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 10212823                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             458520                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          22961                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5450206                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             12658902                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3950244                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1387443                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           923245                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   78564728                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              229893                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  74883327                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             61754                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10189000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6742820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         153822                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      34437431                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.174475                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.184991                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10940955     31.77%     31.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5574527     16.19%     47.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4405053     12.79%     60.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5230596     15.19%     75.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2119844      6.16%     82.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3635084     10.56%     92.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              826508      2.40%     95.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              445850      1.29%     96.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1259014      3.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        34437431                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  141011     14.43%     14.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     10      0.00%     14.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     14.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4257      0.44%     14.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  1241      0.13%     14.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                 5128      0.52%     15.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                533227     54.55%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     70.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 177913     18.20%     88.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                114685     11.73%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            130726      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              50853049     67.91%     68.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               299994      0.40%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4444397      5.94%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              347834      0.46%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            2677125      3.58%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              277371      0.37%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             12185512     16.27%     95.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3543826      4.73%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             123493      0.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               74883327                       # Type of FU issued
system.cpu.iq.rate                           2.171537                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      977472                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013053                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          154421014                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          71062081                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     58737164                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30822297                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           17930941                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14532796                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               60035164                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15694909                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           846583                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1782896                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1980                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         9577                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       572459                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3715                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         21273                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 436060                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1707043                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 92414                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            88026367                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            110133                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              12658902                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3950244                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             183215                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  13697                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10340                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           9577                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         409276                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       141850                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               551126                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              73621264                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              11706268                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1262063                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       9231746                       # number of nop insts executed
system.cpu.iew.exec_refs                     15216817                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 11485502                       # Number of branches executed
system.cpu.iew.exec_stores                    3510549                       # Number of stores executed
system.cpu.iew.exec_rate                     2.134938                       # Inst execution rate
system.cpu.iew.wb_sent                       73424708                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      73269960                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43164500                       # num instructions producing a value
system.cpu.iew.wb_consumers                  50348370                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.124751                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.857317                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        11153954                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           76071                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            421447                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     32822446                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.340071                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.948930                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14280917     43.51%     43.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4017477     12.24%     55.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4410210     13.44%     69.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1135159      3.46%     72.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1905271      5.80%     78.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       570416      1.74%     80.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       678537      2.07%     82.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       576566      1.76%     84.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5247893     15.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     32822446                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             76806866                       # Number of instructions committed
system.cpu.commit.committedOps               76806866                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       14253791                       # Number of memory references committed
system.cpu.commit.loads                      10876006                       # Number of loads committed
system.cpu.commit.membars                       36622                       # Number of memory barriers committed
system.cpu.commit.branches                   10586338                       # Number of branches committed
system.cpu.commit.fp_insts                   14200513                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  60389105                       # Number of committed integer instructions.
system.cpu.commit.function_calls               413028                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      8473544     11.03%     11.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         46106030     60.03%     71.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          290020      0.38%     71.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4320346      5.62%     77.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         327687      0.43%     77.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       2676755      3.49%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         196413      0.26%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        10912628     14.21%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3379950      4.40%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        123493      0.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          76806866                       # Class of committed instruction
system.cpu.commit.bw_lim_events               5247893                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    115463696                       # The number of ROB reads
system.cpu.rob.rob_writes                   177543443                       # The number of ROB writes
system.cpu.timesIdled                            7586                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           46590                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        16880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    68464033                       # Number of Instructions Simulated
system.cpu.committedOps                      68464033                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.503681                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.503681                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.985384                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.985384                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 89647218                       # number of integer regfile reads
system.cpu.int_regfile_writes                45004072                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  15000313                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 13550031                       # number of floating regfile writes
system.cpu.misc_regfile_reads                21152145                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 166735                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3544                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3544                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23722                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23736                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           84                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11298                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        43262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        43262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4018                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9164                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1380856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1380856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1390020                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               660000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                63000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              434000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5100000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           194270209                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9130000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            21739991                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements            102701                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.997444                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8749404                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            102701                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.192978                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.997444                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17823006                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17823006                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      8755403                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8755403                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8755403                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8755403                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8755403                       # number of overall hits
system.cpu.icache.overall_hits::total         8755403                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       104746                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        104746                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       104746                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         104746                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       104746                       # number of overall misses
system.cpu.icache.overall_misses::total        104746                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   7935870634                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7935870634                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   7935870634                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7935870634                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   7935870634                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7935870634                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8860149                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8860149                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8860149                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8860149                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8860149                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8860149                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.011822                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011822                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.011822                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011822                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.011822                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011822                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75762.994616                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75762.994616                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75762.994616                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75762.994616                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75762.994616                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75762.994616                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2038                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2038                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2038                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2038                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2038                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2038                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       102708                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       102708                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       102708                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       102708                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       102708                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       102708                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   6255117213                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6255117213                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   6255117213                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6255117213                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   6255117213                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6255117213                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.011592                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011592                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.011592                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011592                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.011592                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011592                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60901.947395                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60901.947395                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60901.947395                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60901.947395                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60901.947395                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60901.947395                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            215153                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.938379                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13403417                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            215153                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.297142                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.938379                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          678                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28612829                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28612829                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     10505569                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10505569                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2858060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2858060                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        17708                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17708                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        17455                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        17455                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      13363629                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13363629                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     13363629                       # number of overall hits
system.cpu.dcache.overall_hits::total        13363629                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       298964                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        298964                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       498961                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       498961                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         2115                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2115                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       797925                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         797925                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       797925                       # number of overall misses
system.cpu.dcache.overall_misses::total        797925                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  20757777200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20757777200                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  38071198226                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  38071198226                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    168862450                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    168862450                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        30399                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        30399                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  58828975426                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58828975426                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  58828975426                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58828975426                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     10804533                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10804533                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3357021                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3357021                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        19823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        19823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        17456                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        17456                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     14161554                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14161554                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     14161554                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14161554                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.027670                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027670                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.148632                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.148632                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.106694                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.106694                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000057                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000057                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.056344                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.056344                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.056344                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.056344                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 69432.363763                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69432.363763                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76300.949826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76300.949826                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 79840.401891                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79840.401891                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        30399                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        30399                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 73727.449856                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73727.449856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 73727.449856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73727.449856                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        57744                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8169                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.068674                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       114264                       # number of writebacks
system.cpu.dcache.writebacks::total            114264                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       165997                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       165997                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       418182                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       418182                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          667                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          667                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       584179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       584179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       584179                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       584179                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       132967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       132967                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        80779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80779                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1448                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1448                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       213746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       213746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       213746                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       213746                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   8335034300                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8335034300                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5302719548                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5302719548                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     96851500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     96851500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        11301                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11301                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  13637753848                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13637753848                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  13637753848                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13637753848                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    712003650                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    712003650                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    417130900                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    417130900                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1129134550                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1129134550                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012307                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012307                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.024063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.073046                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.073046                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000057                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015093                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015093                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.015093                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015093                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62684.984244                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62684.984244                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65644.778321                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65644.778321                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 66886.395028                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66886.395028                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data        11301                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11301                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 63803.551168                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63803.551168                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 63803.551168                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63803.551168                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      121                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      22717                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     6125     37.54%     37.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     102      0.63%     38.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     199      1.22%     39.38% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9890     60.62%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                16316                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6115     48.80%     48.80% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      102      0.81%     49.61% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      199      1.59%     51.20% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6115     48.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 12531                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             182984273050     93.87%     93.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               187698650      0.10%     93.97% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               234576700      0.12%     94.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             11523067650      5.91%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         194929616050                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998367                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.618301                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.768019                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      2.17%      2.17% # number of syscalls executed
system.cpu.kern.syscall::3                         24     17.39%     19.57% # number of syscalls executed
system.cpu.kern.syscall::4                         43     31.16%     50.72% # number of syscalls executed
system.cpu.kern.syscall::6                          7      5.07%     55.80% # number of syscalls executed
system.cpu.kern.syscall::17                         9      6.52%     62.32% # number of syscalls executed
system.cpu.kern.syscall::19                         5      3.62%     65.94% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.72%     66.67% # number of syscalls executed
system.cpu.kern.syscall::45                         7      5.07%     71.74% # number of syscalls executed
system.cpu.kern.syscall::48                         3      2.17%     73.91% # number of syscalls executed
system.cpu.kern.syscall::54                         2      1.45%     75.36% # number of syscalls executed
system.cpu.kern.syscall::59                         3      2.17%     77.54% # number of syscalls executed
system.cpu.kern.syscall::71                        15     10.87%     88.41% # number of syscalls executed
system.cpu.kern.syscall::73                        11      7.97%     96.38% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.72%     97.10% # number of syscalls executed
system.cpu.kern.syscall::256                        2      1.45%     98.55% # number of syscalls executed
system.cpu.kern.syscall::257                        2      1.45%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    138                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   368      2.13%      2.13% # number of callpals executed
system.cpu.kern.callpal::tbi                       27      0.16%      2.28% # number of callpals executed
system.cpu.kern.callpal::swpipl                 14875     85.96%     88.24% # number of callpals executed
system.cpu.kern.callpal::rdps                     687      3.97%     92.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.02%     92.23% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.02%     92.25% # number of callpals executed
system.cpu.kern.callpal::rti                     1140      6.59%     98.83% # number of callpals executed
system.cpu.kern.callpal::callsys                  195      1.13%     99.96% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.04%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  17305                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1508                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1006                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1006                      
system.cpu.kern.mode_good::user                  1006                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.667109                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.800318                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        26835353000     13.77%     13.77% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         168094263050     86.23%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      368                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.048486                       # Number of seconds simulated
sim_ticks                                 48485977850                       # Number of ticks simulated
final_tick                               4071814495800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7592874                       # Simulator instruction rate (inst/s)
host_op_rate                                  7592872                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              944164405                       # Simulator tick rate (ticks/s)
host_mem_usage                                 462576                       # Number of bytes of host memory used
host_seconds                                    51.35                       # Real time elapsed on the host
sim_insts                                   389919108                       # Number of instructions simulated
sim_ops                                     389919108                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         3266752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5563968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8830720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3266752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3266752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3477568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4214848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            51043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            86937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              137980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         54337                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65857                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           67375191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          114754167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             182129358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      67375191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         67375191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        71723169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       15206046                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86929215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        71723169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          67375191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         114754167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       15206046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            269058573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      137981                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65857                       # Number of write requests accepted
system.mem_ctrls.readBursts                    137981                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65857                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8745792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   84992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4208576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8830784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4214848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1328                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    95                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           15                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3960                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   48486062600                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                137981                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65857                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   98863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   29631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     25                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.375368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.032673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.294345                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17911     35.86%     35.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16370     32.78%     68.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4931      9.87%     78.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2546      5.10%     83.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1638      3.28%     86.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1024      2.05%     88.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          743      1.49%     90.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          600      1.20%     91.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4180      8.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49943                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.391608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.589901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3732     96.66%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           97      2.51%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           13      0.34%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.18%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            7      0.18%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3861                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.031598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.837810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.553373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2913     75.45%     75.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           751     19.45%     94.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            68      1.76%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            37      0.96%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             8      0.21%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            10      0.26%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             9      0.23%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            19      0.49%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             7      0.18%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            18      0.47%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             4      0.10%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             3      0.08%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             3      0.08%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             3      0.08%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3861                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1961400700                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4523644450                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  683265000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14353.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33103.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       180.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    182.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    97892                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   54576                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.99                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     237865.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    26064840600                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1619020000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     20801118150                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8575754040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10431030960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4679230875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5691534750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            29683305600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            33721139400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6704447760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7164974880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        265950943440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        265950943440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        884212756785                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        905834164365                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1667461921500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1648495774500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2867268360000                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2877289562295                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           704.175051                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           706.636167                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               99758                       # Transaction distribution
system.membus.trans_dist::ReadResp              99756                       # Transaction distribution
system.membus.trans_dist::WriteReq               1582                       # Transaction distribution
system.membus.trans_dist::WriteResp              1582                       # Transaction distribution
system.membus.trans_dist::Writeback             54337                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41525                       # Transaction distribution
system.membus.trans_dist::ReadExResp            41525                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       102093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       102093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       228241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       237933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 363098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3266752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      3266752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6415                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      9041536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      9047951                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13051983                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               38                       # Total snoops (count)
system.membus.snoop_fanout::samples            203902                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  203902    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              203902                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8745400                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           815035699                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1450                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11845078                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          483513376                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          823760735                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.iocache.tags.replacements                11552                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11552                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103968                       # Number of tag accesses
system.iocache.tags.data_accesses              103968                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           32                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               32                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           32                       # number of demand (read+write) misses
system.iocache.demand_misses::total                32                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           32                       # number of overall misses
system.iocache.overall_misses::total               32                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3732583                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3732583                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3732583                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3732583                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3732583                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3732583                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           32                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             32                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           32                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              32                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           32                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             32                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 116643.218750                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116643.218750                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 116643.218750                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116643.218750                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 116643.218750                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116643.218750                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           32                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           32                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           32                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2043383                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2043383                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    767445483                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    767445483                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2043383                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2043383                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2043383                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2043383                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 63855.718750                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 63855.718750                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66618.531510                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66618.531510                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 63855.718750                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 63855.718750                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 63855.718750                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 63855.718750                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 2276822                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1645570                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             51527                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1630362                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1281245                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.586535                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  240966                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1710                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      5650                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      3052541                       # DTB read hits
system.cpu.dtb.read_misses                       8197                       # DTB read misses
system.cpu.dtb.read_acv                            48                       # DTB read access violations
system.cpu.dtb.read_accesses                  2557143                       # DTB read accesses
system.cpu.dtb.write_hits                     1836643                       # DTB write hits
system.cpu.dtb.write_misses                      4352                       # DTB write misses
system.cpu.dtb.write_acv                          105                       # DTB write access violations
system.cpu.dtb.write_accesses                 1397331                       # DTB write accesses
system.cpu.dtb.data_hits                      4889184                       # DTB hits
system.cpu.dtb.data_misses                      12549                       # DTB misses
system.cpu.dtb.data_acv                           153                       # DTB access violations
system.cpu.dtb.data_accesses                  3954474                       # DTB accesses
system.cpu.itb.fetch_hits                     2171768                       # ITB hits
system.cpu.itb.fetch_misses                     12964                       # ITB misses
system.cpu.itb.fetch_acv                          322                       # ITB acv
system.cpu.itb.fetch_accesses                 2184732                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                          8574415                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3201203                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       20245091                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2276822                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1522211                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4597402                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  144568                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         24                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2718                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        675954                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         2504                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   2641507                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 28054                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            8552089                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.367269                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.132739                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4886325     57.14%     57.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   187720      2.20%     59.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   236402      2.76%     62.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   430526      5.03%     67.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   674003      7.88%     75.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   187132      2.19%     77.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   332481      3.89%     81.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   273569      3.20%     84.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1343931     15.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8552089                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.265537                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.361105                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2690646                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2467369                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2999988                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                325940                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  68146                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               313554                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  4251                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               19582174                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 12894                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  68146                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2836769                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  466733                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1300780                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3164530                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                715131                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               19333101                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 66964                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 338841                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  24166                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 103352                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            14833899                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              26646314                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         18407118                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           8236506                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              12839947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1993958                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             120826                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          13133                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1777352                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3149349                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1898256                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            419804                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           168750                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   18342591                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              132093                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  17746645                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              8685                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2277812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1198740                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          86210                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       8552089                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.075124                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.102494                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2854946     33.38%     33.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1367935     16.00%     49.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1029959     12.04%     61.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1312109     15.34%     76.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              706501      8.26%     85.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              615422      7.20%     92.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              353195      4.13%     96.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              135995      1.59%     97.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              176027      2.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8552089                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   16736      3.47%      3.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 19484      4.04%      7.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  1819      0.38%      7.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  3302      0.68%      8.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult               136066     28.19%     36.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  3049      0.63%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     37.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 219825     45.54%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 82412     17.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4113      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9165449     51.65%     51.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                37158      0.21%     51.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     51.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1936038     10.91%     62.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              110715      0.62%     63.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              180317      1.02%     64.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1227952      6.92%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               46844      0.26%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3116239     17.56%     89.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1849244     10.42%     99.59% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              72576      0.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17746645                       # Type of FU issued
system.cpu.iq.rate                           2.069721                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      482693                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027199                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           31749040                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13159973                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11409286                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            12787717                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            7596929                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      6174796                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               11666159                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 6559066                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           358969                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       420583                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1507                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         4484                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       165879                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3471                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         21843                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  68146                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  327675                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 12807                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            19092470                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             31621                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3149349                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1898256                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             101468                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   5739                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5818                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           4484                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          25871                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        37700                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                63571                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              17655809                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3063664                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             90836                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        617786                       # number of nop insts executed
system.cpu.iew.exec_refs                      4905590                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1909945                       # Number of branches executed
system.cpu.iew.exec_stores                    1841926                       # Number of stores executed
system.cpu.iew.exec_rate                     2.059127                       # Inst execution rate
system.cpu.iew.wb_sent                       17612955                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      17584082                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  10538971                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14168205                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.050762                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.743847                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2332588                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           45883                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             60458                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      8222060                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.033858                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.804614                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3873777     47.11%     47.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1353501     16.46%     63.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       589695      7.17%     70.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       599612      7.29%     78.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       291328      3.54%     81.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       185400      2.25%     83.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       106312      1.29%     85.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       118891      1.45%     86.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1103544     13.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8222060                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             16722500                       # Number of instructions committed
system.cpu.commit.committedOps               16722500                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        4461143                       # Number of memory references committed
system.cpu.commit.loads                       2728766                       # Number of loads committed
system.cpu.commit.membars                       23660                       # Number of memory barriers committed
system.cpu.commit.branches                    1739576                       # Number of branches committed
system.cpu.commit.fp_insts                    5633945                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  12965313                       # Number of committed integer instructions.
system.cpu.commit.function_calls               203381                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       558244      3.34%      3.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8370355     50.05%     53.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           36786      0.22%     53.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     53.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1785030     10.67%     64.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          97454      0.58%     64.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         142624      0.85%     65.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1138410      6.81%     72.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          35072      0.21%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2752426     16.46%     89.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1733523     10.37%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         72576      0.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          16722500                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1103544                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     26129326                       # The number of ROB reads
system.cpu.rob.rob_writes                    38441161                       # The number of ROB writes
system.cpu.timesIdled                            3849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           22326                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                         7174                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    16168365                       # Number of Instructions Simulated
system.cpu.committedOps                      16168365                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.530320                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.530320                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.885652                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.885652                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17666728                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8964925                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   7470828                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5045202                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 9223307                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  61665                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3295                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3295                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13102                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13102                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          306                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9690                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32794                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6415                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   743951                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               237000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              364000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5145000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103748944                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8108000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11606922                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             51042                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.925588                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2590326                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             51042                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             50.748913                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.925588                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999855                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999855                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          195                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5334063                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5334063                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      2589399                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2589399                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2589399                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2589399                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2589399                       # number of overall hits
system.cpu.icache.overall_hits::total         2589399                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        52108                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         52108                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        52108                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          52108                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        52108                       # number of overall misses
system.cpu.icache.overall_misses::total         52108                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3948513123                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3948513123                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3948513123                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3948513123                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3948513123                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3948513123                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2641507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2641507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2641507                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2641507                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2641507                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2641507                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019727                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019727                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019727                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019727                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019727                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75775.564654                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75775.564654                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75775.564654                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75775.564654                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75775.564654                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75775.564654                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1058                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1058                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1058                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1058                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1058                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1058                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        51050                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        51050                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        51050                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        51050                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        51050                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        51050                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3111461324                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3111461324                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3111461324                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3111461324                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3111461324                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3111461324                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.019326                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019326                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.019326                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019326                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.019326                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019326                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60949.291361                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60949.291361                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60949.291361                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60949.291361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60949.291361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60949.291361                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             86900                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.940029                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4008553                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             86900                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.128343                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.940029                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8894385                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8894385                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      2509637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2509637                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1480531                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1480531                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        10663                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10663                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        10014                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        10014                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3990168                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3990168                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3990168                       # number of overall hits
system.cpu.dcache.overall_hits::total         3990168                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       152182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152182                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       239623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       239623                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1074                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1074                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       391805                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         391805                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       391805                       # number of overall misses
system.cpu.dcache.overall_misses::total        391805                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10623360000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10623360000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  19341602549                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19341602549                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     87190150                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     87190150                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  29964962549                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29964962549                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  29964962549                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29964962549                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2661819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2661819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1720154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1720154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        11737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        10014                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        10014                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      4381973                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4381973                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      4381973                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4381973                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.057172                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057172                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.139303                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.139303                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.091505                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.091505                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.089413                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.089413                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.089413                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.089413                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 69806.941688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69806.941688                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80716.803266                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80716.803266                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 81182.635009                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 81182.635009                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 76479.275530                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76479.275530                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 76479.275530                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76479.275530                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        45410                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8050                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.640994                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        54337                       # number of writebacks
system.cpu.dcache.writebacks::total             54337                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       107457                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       107457                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       198085                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       198085                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          384                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          384                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       305542                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       305542                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       305542                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       305542                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        44725                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        44725                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        41538                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41538                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          690                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          690                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        86263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        86263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        86263                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        86263                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2888827200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2888827200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2887937024                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2887937024                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     46885550                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     46885550                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5776764224                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5776764224                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5776764224                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5776764224                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    680333550                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    680333550                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    317176350                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    317176350                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    997509900                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    997509900                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016802                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016802                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.024148                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024148                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.058788                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058788                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019686                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019686                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019686                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019686                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 64590.882057                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64590.882057                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 69525.182339                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69525.182339                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 67950.072464                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67950.072464                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66966.882951                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66966.882951                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66966.882951                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66966.882951                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      13069                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3761     41.53%     41.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      69      0.76%     42.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      50      0.55%     42.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    5177     57.16%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 9057                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3758     49.22%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       69      0.90%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       50      0.65%     50.78% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3758     49.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7635                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              41654466800     85.91%     85.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               119859100      0.25%     86.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                61342050      0.13%     86.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6650688450     13.72%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          48486356400                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999202                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.725903                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.842994                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.03%      3.03% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.55%      7.58% # number of syscalls executed
system.cpu.kern.syscall::4                         30     45.45%     53.03% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.55%     57.58% # number of syscalls executed
system.cpu.kern.syscall::17                         5      7.58%     65.15% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.03%     68.18% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.52%     69.70% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.55%     74.24% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.03%     77.27% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.52%     78.79% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.03%     81.82% # number of syscalls executed
system.cpu.kern.syscall::71                         8     12.12%     93.94% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.52%     95.45% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.52%     96.97% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.52%     98.48% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.52%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     66                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   245      2.52%      2.52% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.13%      2.66% # number of callpals executed
system.cpu.kern.callpal::swpipl                  8311     85.63%     88.29% # number of callpals executed
system.cpu.kern.callpal::rdps                     233      2.40%     90.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.02%     90.71% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.02%     90.73% # number of callpals executed
system.cpu.kern.callpal::rti                      627      6.46%     97.19% # number of callpals executed
system.cpu.kern.callpal::callsys                  131      1.35%     98.54% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.06%     98.60% # number of callpals executed
system.cpu.kern.callpal::rdunique                 135      1.39%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   9706                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               870                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 543                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 544                      
system.cpu.kern.mode_good::user                   543                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.625287                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.768905                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        15011840950     30.96%     30.96% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          33412823100     68.91%     99.87% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             61692350      0.13%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      245                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.773445                       # Number of seconds simulated
sim_ticks                                773445071450                       # Number of ticks simulated
final_tick                               4845259567250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 466083                       # Simulator instruction rate (inst/s)
host_op_rate                                   466083                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              434033545                       # Simulator tick rate (ticks/s)
host_mem_usage                                 464624                       # Number of bytes of host memory used
host_seconds                                  1781.99                       # Real time elapsed on the host
sim_insts                                   830556992                       # Number of instructions simulated
sim_ops                                     830556992                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        29193728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5264192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34457920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     29193728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      29193728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2451200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       520192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2971392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           456152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            82253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              538405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         38300                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide         8128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46428                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           37745057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            6806161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              44551218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      37745057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37745057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3169197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         672565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3841762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3169197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          37745057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           6806161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         672565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             48392980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      538405                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46428                       # Number of write requests accepted
system.mem_ctrls.readBursts                    538405                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46428                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               34260160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  197760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2906176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34457920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2971392                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3090                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1021                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           50                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             94768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             77056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             54975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             23181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4684                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  773445071450                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                538405                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46428                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  500422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   29559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       156137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.041207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.042531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.531104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        56432     36.14%     36.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44830     28.71%     64.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        23958     15.34%     80.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9708      6.22%     86.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6908      4.42%     90.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3721      2.38%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2700      1.73%     94.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2148      1.38%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5732      3.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       156137                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     204.089973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    680.308148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2452     93.48%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           45      1.72%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           37      1.41%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           30      1.14%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            3      0.11%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            8      0.30%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           26      0.99%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           11      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.04%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            9      0.34%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2623                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.311857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.101220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.553498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          1685     64.24%     64.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           805     30.69%     94.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            30      1.14%     96.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            24      0.91%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            17      0.65%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             7      0.27%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.08%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             9      0.34%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            11      0.42%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             9      0.34%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             7      0.27%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.08%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             2      0.08%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             3      0.11%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             4      0.15%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.04%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.04%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2623                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4673844450                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             14711000700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2676575000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8731.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27481.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        44.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     44.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   389916                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34672                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.36                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1322505.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   570158913550                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     25827100000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    177461130200                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              9217552680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10969628040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              5029418625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5985412125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            32373135600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            35206852200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6826751280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7336921680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        316468751040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        316468751040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1012425747255                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        991387960110                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2019062672250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2037516871500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3401404028730                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3404872396695                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           702.006640                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.722467                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              510034                       # Transaction distribution
system.membus.trans_dist::ReadResp             510033                       # Transaction distribution
system.membus.trans_dist::WriteReq               1519                       # Transaction distribution
system.membus.trans_dist::WriteResp              1519                       # Transaction distribution
system.membus.trans_dist::Writeback             38300                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         8128                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         8128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               50                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              50                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29116                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29116                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        16292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        16292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       912348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       912348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         4366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       202906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       207274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1135914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       520192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       520192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     29193728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     29193728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8967                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7715392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7724359                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37438279                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               80                       # Total snoops (count)
system.membus.snoop_fanout::samples            584967                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  584967    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              584967                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4742200                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1225304595                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1100                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8482335                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         4321407756                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy          777351100                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                 8164                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 8164                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                73580                       # Number of tag accesses
system.iocache.tags.data_accesses               73580                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide         8128                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total         8128                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           36                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               36                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           13                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           13                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           36                       # number of demand (read+write) misses
system.iocache.demand_misses::total                36                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           36                       # number of overall misses
system.iocache.overall_misses::total               36                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4186567                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4186567                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4186567                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4186567                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4186567                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4186567                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           36                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             36                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         8141                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         8141                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           36                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              36                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           36                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             36                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.001597                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.001597                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 116293.527778                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116293.527778                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 116293.527778                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116293.527778                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 116293.527778                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116293.527778                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                       8128                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           36                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           36                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           36                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2287367                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2287367                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    550823643                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    550823643                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2287367                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2287367                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2287367                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2287367                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.998403                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.998403                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 63537.972222                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 63537.972222                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67768.656865                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67768.656865                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 63537.972222                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 63537.972222                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 63537.972222                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 63537.972222                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  60                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   520192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         67                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                20479966                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19377677                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            553814                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14685900                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12587097                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.708721                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  415135                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4856                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      5650                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     64622450                       # DTB read hits
system.cpu.dtb.read_misses                      13657                       # DTB read misses
system.cpu.dtb.read_acv                            85                       # DTB read access violations
system.cpu.dtb.read_accesses                 63566799                       # DTB read accesses
system.cpu.dtb.write_hits                    30886095                       # DTB write hits
system.cpu.dtb.write_misses                      3695                       # DTB write misses
system.cpu.dtb.write_acv                          184                       # DTB write access violations
system.cpu.dtb.write_accesses                30205469                       # DTB write accesses
system.cpu.dtb.data_hits                     95508545                       # DTB hits
system.cpu.dtb.data_misses                      17352                       # DTB misses
system.cpu.dtb.data_acv                           269                       # DTB access violations
system.cpu.dtb.data_accesses                 93772268                       # DTB accesses
system.cpu.itb.fetch_hits                    37544494                       # ITB hits
system.cpu.itb.fetch_misses                     29285                       # ITB misses
system.cpu.itb.fetch_acv                         1007                       # ITB acv
system.cpu.itb.fetch_accesses                37573779                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        136879007                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           43492087                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      489387424                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20479966                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13002232                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      91386734                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1238566                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        862                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                27097                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1186262                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         4615                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  38472498                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                259017                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       4                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          136716940                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.579567                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.703703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 64130581     46.91%     46.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1622583      1.19%     48.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5031359      3.68%     51.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1342748      0.98%     52.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7297956      5.34%     58.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1628579      1.19%     59.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3965958      2.90%     62.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1033996      0.76%     62.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 50663180     37.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            136716940                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.149621                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        3.575329                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 38348450                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              31789786                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  55168686                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              10803086                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 606932                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               340156                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 12574                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              485435321                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 35976                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 606932                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 42281949                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3639398                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2310983                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  61949362                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              25928316                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              483301402                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 82125                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               23934115                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  17311                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  74916                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           409638874                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             679176302                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        679162527                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11301                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             392766903                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 16871971                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             245273                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          24471                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  52373611                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             64994242                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            31123402                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           8538488                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          3807802                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  456188488                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              277364                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 449558146                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            113858                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        15718001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     11210532                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         192899                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     136716940                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.288240                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.182619                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13170189      9.63%      9.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17290081     12.65%     22.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            28095545     20.55%     42.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            21830075     15.97%     58.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            15396387     11.26%     70.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            14055876     10.28%     80.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            15026776     10.99%     91.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             6254922      4.58%     95.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             5597089      4.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       136716940                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5391556     47.03%     47.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 910933      7.95%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2947704     25.71%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2214645     19.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1673      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             334178038     74.33%     74.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             19466645      4.33%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4584      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 796      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             64831897     14.42%     93.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            30914108      6.88%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             160405      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              449558146                       # Type of FU issued
system.cpu.iq.rate                           3.284347                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    11464838                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.025502                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1047375023                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         472196483                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    448463064                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               36905                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              18761                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        17270                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              461001959                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   19352                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          6937272                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1414121                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1258                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        31843                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       359291                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        11601                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         16067                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 606932                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1722600                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  8431                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           479296045                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            357164                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              64994242                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             31123402                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             233147                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2224                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5849                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          31843                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         371567                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       266897                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               638464                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             448764928                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              64641321                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            793218                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                      22830193                       # number of nop insts executed
system.cpu.iew.exec_refs                     95533628                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 18195863                       # Number of branches executed
system.cpu.iew.exec_stores                   30892307                       # Number of stores executed
system.cpu.iew.exec_rate                     3.278552                       # Inst execution rate
system.cpu.iew.wb_sent                      448622805                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     448480334                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 308961659                       # num instructions producing a value
system.cpu.iew.wb_consumers                 372846405                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       3.276473                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.828657                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        16406499                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           84465                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            571992                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    134404816                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.443417                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.084901                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     24110166     17.94%     17.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     27158100     20.21%     38.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     22074298     16.42%     54.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9748484      7.25%     61.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6202174      4.61%     66.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      4634556      3.45%     69.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3491733      2.60%     72.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2554636      1.90%     74.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     34430669     25.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    134404816                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            462811826                       # Number of instructions committed
system.cpu.commit.committedOps              462811826                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       94344232                       # Number of memory references committed
system.cpu.commit.loads                      63580121                       # Number of loads committed
system.cpu.commit.membars                       36141                       # Number of memory barriers committed
system.cpu.commit.branches                   17342024                       # Number of branches committed
system.cpu.commit.fp_insts                      16489                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 440368969                       # Number of committed integer instructions.
system.cpu.commit.function_calls               345862                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass     22175615      4.79%      4.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        326717696     70.59%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        19369437      4.19%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4548      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            796      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        63616262     13.75%     93.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       30767067      6.65%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        160405      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         462811826                       # Class of committed instruction
system.cpu.commit.bw_lim_events              34430669                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    579101730                       # The number of ROB reads
system.cpu.rob.rob_writes                   960752394                       # The number of ROB writes
system.cpu.timesIdled                           14307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          162067                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        13926                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   440637884                       # Number of Instructions Simulated
system.cpu.committedOps                     440637884                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.310638                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.310638                       # CPI: Total CPI of All Threads
system.cpu.ipc                               3.219178                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         3.219178                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                661944279                       # number of integer regfile reads
system.cpu.int_regfile_writes               399758939                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     10881                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     9837                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  228253                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 123315                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                  700                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 700                       # Transaction distribution
system.iobus.trans_dist::WriteReq                9634                       # Transaction distribution
system.iobus.trans_dist::WriteResp               9647                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           13                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1802                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4366                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        16328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        16328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   20694                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          406                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8967                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       520480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       520480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   529447                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1759000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                66000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              520000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1287000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            73259345                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2847000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             8222665                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements            456129                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.976536                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            38012755                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            456129                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             83.337729                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.976536                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999954                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          77401192                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         77401192                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     38011666                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        38011666                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      38011666                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         38011666                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     38011666                       # number of overall hits
system.cpu.icache.overall_hits::total        38011666                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       460832                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        460832                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       460832                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         460832                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       460832                       # number of overall misses
system.cpu.icache.overall_misses::total        460832                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  33437667855                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  33437667855                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  33437667855                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  33437667855                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  33437667855                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  33437667855                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     38472498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     38472498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     38472498                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     38472498                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     38472498                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     38472498                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.011978                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011978                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.011978                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011978                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.011978                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011978                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 72559.344523                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72559.344523                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 72559.344523                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72559.344523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 72559.344523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72559.344523                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         4636                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4636                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         4636                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4636                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         4636                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4636                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       456196                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       456196                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       456196                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       456196                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       456196                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       456196                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  26237664994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  26237664994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  26237664994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  26237664994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  26237664994                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  26237664994                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.011858                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011858                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.011858                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011858                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.011858                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011858                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 57514.018084                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57514.018084                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 57514.018084                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57514.018084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 57514.018084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57514.018084                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             82211                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.976748                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            88120214                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             82211                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1071.878629                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.976748                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          696                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         176933441                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        176933441                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     57519849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        57519849                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     30559302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       30559302                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        18364                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        18364                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        18215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        18215                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      88079151                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         88079151                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     88079151                       # number of overall hits
system.cpu.dcache.overall_hits::total        88079151                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       124590                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        124590                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       183410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       183410                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1864                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1864                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       308000                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         308000                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       308000                       # number of overall misses
system.cpu.dcache.overall_misses::total        308000                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   9364757100                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9364757100                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  13741320334                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13741320334                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    148704550                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    148704550                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  23106077434                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23106077434                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  23106077434                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23106077434                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     57644439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     57644439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     30742712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     30742712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        20228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        20228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        18215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        18215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     88387151                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     88387151                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     88387151                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     88387151                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002161                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005966                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005966                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.092149                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.092149                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003485                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003485                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003485                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003485                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75164.596677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75164.596677                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74921.325631                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74921.325631                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 79777.119099                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79777.119099                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 75019.731929                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75019.731929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 75019.731929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75019.731929                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27704                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4762                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.817724                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        38300                       # number of writebacks
system.cpu.dcache.writebacks::total             38300                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        72527                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        72527                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       154262                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       154262                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          771                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          771                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       226789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       226789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       226789                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       226789                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        52063                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52063                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        29148                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29148                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1093                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1093                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        81211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        81211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        81211                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        81211                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3455421600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3455421600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1836778094                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1836778094                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     71395000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     71395000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5292199694                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5292199694                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5292199694                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5292199694                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    119822300                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    119822300                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    287045800                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    287045800                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    406868100                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    406868100                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000948                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000948                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.054034                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.054034                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000919                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000919                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000919                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000919                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 66370.005570                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66370.005570                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63015.578908                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63015.578908                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 65320.219579                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65320.219579                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 65166.045166                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65166.045166                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 65166.045166                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65166.045166                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      30529                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     6340     29.25%     29.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      43      0.20%     29.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     792      3.65%     33.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   14498     66.89%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                21673                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6330     46.91%     46.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       43      0.32%     47.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      792      5.87%     53.09% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6330     46.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13495                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             757016628600     97.88%     97.88% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                82891150      0.01%     97.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               896971400      0.12%     98.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15448580300      2.00%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         773445071450                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998423                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.436612                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.622664                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      1.21%      1.21% # number of syscalls executed
system.cpu.kern.syscall::3                         89     35.89%     37.10% # number of syscalls executed
system.cpu.kern.syscall::4                         89     35.89%     72.98% # number of syscalls executed
system.cpu.kern.syscall::6                         10      4.03%     77.02% # number of syscalls executed
system.cpu.kern.syscall::17                         7      2.82%     79.84% # number of syscalls executed
system.cpu.kern.syscall::19                         3      1.21%     81.05% # number of syscalls executed
system.cpu.kern.syscall::33                         3      1.21%     82.26% # number of syscalls executed
system.cpu.kern.syscall::45                        13      5.24%     87.50% # number of syscalls executed
system.cpu.kern.syscall::48                         3      1.21%     88.71% # number of syscalls executed
system.cpu.kern.syscall::59                         3      1.21%     89.92% # number of syscalls executed
system.cpu.kern.syscall::71                        16      6.45%     96.37% # number of syscalls executed
system.cpu.kern.syscall::73                         4      1.61%     97.98% # number of syscalls executed
system.cpu.kern.syscall::74                         3      1.21%     99.19% # number of syscalls executed
system.cpu.kern.syscall::90                         2      0.81%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    248                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   469      1.99%      1.99% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.11%      2.09% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19175     81.16%     83.25% # number of callpals executed
system.cpu.kern.callpal::rdps                    1904      8.06%     91.31% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.01%     91.32% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.01%     91.34% # number of callpals executed
system.cpu.kern.callpal::rti                     1663      7.04%     98.37% # number of callpals executed
system.cpu.kern.callpal::callsys                  327      1.38%     99.76% # number of callpals executed
system.cpu.kern.callpal::imb                       57      0.24%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  23626                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2132                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1591                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1591                      
system.cpu.kern.mode_good::user                  1591                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.746248                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.854687                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32810951200      4.24%      4.24% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         740634120250     95.76%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      469                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.318740                       # Number of seconds simulated
sim_ticks                                318739817550                       # Number of ticks simulated
final_tick                               5163999384800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1444839                       # Simulator instruction rate (inst/s)
host_op_rate                                  1444839                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              489809385                       # Simulator tick rate (ticks/s)
host_mem_usage                                 464624                       # Number of bytes of host memory used
host_seconds                                   650.74                       # Real time elapsed on the host
sim_insts                                   940218439                       # Number of instructions simulated
sim_ops                                     940218439                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         3429504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        14419264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17852800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3429504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3429504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8071424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8775936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            53586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           225301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              278950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        126116                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             137124                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           10759572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           45238352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           12650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              56010574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      10759572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10759572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        25322923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        2210304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27533228                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        25322923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          10759572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          45238352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        2222954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             83543801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      278950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     137124                       # Number of write requests accepted
system.mem_ctrls.readBursts                    278950                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   137124                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               17726528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  126272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8750464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17852800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8775936                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1973                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   391                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           14                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10124                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  318739817550                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                278950                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               137124                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  243541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     29                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       141212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    187.493188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.849268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.705238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        64731     45.84%     45.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        46343     32.82%     78.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11405      8.08%     86.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5215      3.69%     90.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3582      2.54%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3600      2.55%     95.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2216      1.57%     97.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          585      0.41%     97.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3535      2.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       141212                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.852039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.491221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7566     97.94%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          123      1.59%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           17      0.22%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.09%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7725                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.699159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.589181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.609260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2359     30.54%     30.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5163     66.83%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            73      0.94%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            38      0.49%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            15      0.19%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             6      0.08%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             5      0.06%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            15      0.19%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            10      0.13%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            10      0.13%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             9      0.12%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             2      0.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             4      0.05%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             4      0.05%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             2      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             2      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7725                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3272471100                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8465789850                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1384885000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11814.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30564.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        55.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     56.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   188117                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   84373                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     766065.21                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   184093190550                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     10643360000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    124002025300                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              9713156040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             11541587400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              5299837125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6297493125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            33393750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            36346572600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7255506960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7794150480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        337287163200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        337287163200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1077785567325                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1056052138500                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2152972254750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2172036666000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3623707235400                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3627355771305                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           701.725281                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.431814                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              254083                       # Transaction distribution
system.membus.trans_dist::ReadResp             254082                       # Transaction distribution
system.membus.trans_dist::WriteReq               1828                       # Transaction distribution
system.membus.trans_dist::WriteResp              1828                       # Transaction distribution
system.membus.trans_dist::Writeback            126116                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              14                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28169                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28169                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       107176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       107176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        10190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       576746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       586938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 716286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       708544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       708544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3429504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      3429504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8499                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     22490688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     22499187                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26637235                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               34                       # Total snoops (count)
system.membus.snoop_fanout::samples            416134                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  416134    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              416134                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9361850                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1698627550                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1350                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11887571                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          507574723                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2134645436                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.iocache.tags.replacements                11101                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11101                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99909                       # Number of tag accesses
system.iocache.tags.data_accesses               99909                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           93                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               93                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           93                       # number of demand (read+write) misses
system.iocache.demand_misses::total                93                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           93                       # number of overall misses
system.iocache.overall_misses::total               93                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     18027381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     18027381                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     18027381                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     18027381                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     18027381                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     18027381                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           93                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             93                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           93                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              93                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           93                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             93                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 193842.806452                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 193842.806452                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 193842.806452                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 193842.806452                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 193842.806452                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 193842.806452                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           429                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.533333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           93                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           93                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           93                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           93                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           93                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           93                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     13168181                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13168181                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    740028203                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    740028203                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     13168181                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13168181                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     13168181                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13168181                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 141593.344086                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 141593.344086                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67226.399255                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67226.399255                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 141593.344086                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 141593.344086                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 141593.344086                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 141593.344086                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                14288156                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13474842                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            597007                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12629385                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12111038                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.895707                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  376145                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2231                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      5650                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     23253938                       # DTB read hits
system.cpu.dtb.read_misses                      34552                       # DTB read misses
system.cpu.dtb.read_acv                            51                       # DTB read access violations
system.cpu.dtb.read_accesses                 22643921                       # DTB read accesses
system.cpu.dtb.write_hits                    10540566                       # DTB write hits
system.cpu.dtb.write_misses                      2723                       # DTB write misses
system.cpu.dtb.write_acv                          101                       # DTB write access violations
system.cpu.dtb.write_accesses                10029150                       # DTB write accesses
system.cpu.dtb.data_hits                     33794504                       # DTB hits
system.cpu.dtb.data_misses                      37275                       # DTB misses
system.cpu.dtb.data_acv                           152                       # DTB access violations
system.cpu.dtb.data_accesses                 32673071                       # DTB accesses
system.cpu.itb.fetch_hits                    22022167                       # ITB hits
system.cpu.itb.fetch_misses                     18494                       # ITB misses
system.cpu.itb.fetch_acv                          302                       # ITB acv
system.cpu.itb.fetch_accesses                22040661                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         56406953                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           23225974                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      130235767                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    14288156                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12487183                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      31529925                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1285674                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         22                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                20897                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        958907                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         2488                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  22573771                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                105078                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           56381050                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.309921                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.726814                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 30566840     54.21%     54.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   454382      0.81%     55.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1014450      1.80%     56.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   777050      1.38%     58.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 10211941     18.11%     76.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   844271      1.50%     77.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  9724127     17.25%     95.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   296458      0.53%     95.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2491531      4.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             56381050                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.253305                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.308860                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 17320105                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16307124                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18227739                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3887592                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 638490                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               349448                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  4454                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              126072838                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 14391                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 638490                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 19034503                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1210376                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2500228                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  20250479                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              12746974                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              123150771                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                220763                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 318190                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10988676                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  96334                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            97108401                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             170793108                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        118829845                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          51959153                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              87398586                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9709815                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             266073                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14957                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  21277612                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24399055                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11160624                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          10238477                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          9706244                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  117845382                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              253721                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 114705227                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              9270                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         8410774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6022873                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         195859                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      56381050                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.034464                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.603044                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10744420     19.06%     19.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13054233     23.15%     42.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12305727     21.83%     64.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10197333     18.09%     82.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6511793     11.55%     93.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1996144      3.54%     97.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              903550      1.60%     98.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              344451      0.61%     99.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              323399      0.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        56381050                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17397      6.87%      6.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     2      0.00%      6.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      6.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      6.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult               114398     45.18%     52.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  3517      1.39%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  63251     24.98%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 54628     21.58%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6162      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              61097618     53.26%     53.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               282278      0.25%     53.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     53.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             9749424      8.50%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  22      0.00%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               98789      0.09%     62.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            9121470      7.95%     70.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              138169      0.12%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23473959     20.46%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10554483      9.20%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             182852      0.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              114705227                       # Type of FU issued
system.cpu.iq.rate                           2.033530                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      253193                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002207                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          189766862                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          72195288                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     65952404                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            96287105                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           54321600                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     47167894                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               66749518                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                48202740                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           668133                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2203649                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          300                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7135                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       654807                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3488                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         11166                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 638490                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  816423                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                215946                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           119199771                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             58336                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24399055                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11160624                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             218727                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4789                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                216005                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7135                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         762429                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        47351                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               809780                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             113898440                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23292297                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            806787                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1100668                       # number of nop insts executed
system.cpu.iew.exec_refs                     33836791                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12372851                       # Number of branches executed
system.cpu.iew.exec_stores                   10544494                       # Number of stores executed
system.cpu.iew.exec_rate                     2.019227                       # Inst execution rate
system.cpu.iew.wb_sent                      113364289                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     113120298                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  60933890                       # num instructions producing a value
system.cpu.iew.wb_consumers                  65884366                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.005432                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.924861                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         8421627                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           57862                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            620150                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     54999657                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.013153                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.584803                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     26814840     48.75%     48.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      8584216     15.61%     64.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       427610      0.78%     65.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       369639      0.67%     65.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6782673     12.33%     78.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      7589714     13.80%     91.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        93161      0.17%     92.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       166303      0.30%     92.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4171501      7.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     54999657                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            110722710                       # Number of instructions committed
system.cpu.commit.committedOps              110722710                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32701223                       # Number of memory references committed
system.cpu.commit.loads                      22195406                       # Number of loads committed
system.cpu.commit.membars                       27037                       # Number of memory barriers committed
system.cpu.commit.branches                   11990613                       # Number of branches committed
system.cpu.commit.fp_insts                   46868608                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  90713932                       # Number of committed integer instructions.
system.cpu.commit.function_calls               353729                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1067425      0.96%      0.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         57525565     51.95%     52.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          279639      0.25%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        9745352      8.80%     61.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             21      0.00%     61.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          98634      0.09%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       8955350      8.09%     70.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         137925      0.12%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             1      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        22222443     20.07%     90.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       10507503      9.49%     99.83% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        182852      0.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         110722710                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4171501                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    169815484                       # The number of ROB reads
system.cpu.rob.rob_writes                   239670641                       # The number of ROB writes
system.cpu.timesIdled                            4224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           25903                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                         7174                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   109661447                       # Number of Instructions Simulated
system.cpu.committedOps                     109661447                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.514374                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.514374                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.944112                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.944112                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                112091591                       # number of integer regfile reads
system.cpu.int_regfile_writes                52492793                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  46867860                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 38154430                       # number of floating regfile writes
system.cpu.misc_regfile_reads                67190300                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 114807                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3360                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3360                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12836                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12836                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          842                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22202                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22202                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          484                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4076                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8499                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       708840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       708840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   717339                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               781000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              308000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5150000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99285955                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8362000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11663429                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             53585                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999952                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22515931                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             53585                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            420.190930                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.999952                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          208                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45201132                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45201132                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     22519097                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22519097                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      22519097                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22519097                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     22519097                       # number of overall hits
system.cpu.icache.overall_hits::total        22519097                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        54674                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         54674                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        54674                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          54674                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        54674                       # number of overall misses
system.cpu.icache.overall_misses::total         54674                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4184993923                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4184993923                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4184993923                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4184993923                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4184993923                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4184993923                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     22573771                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22573771                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     22573771                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22573771                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     22573771                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22573771                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002422                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002422                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002422                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002422                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002422                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002422                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76544.498720                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76544.498720                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 76544.498720                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76544.498720                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 76544.498720                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76544.498720                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1084                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1084                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1084                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1084                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1084                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1084                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        53590                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        53590                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        53590                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        53590                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        53590                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        53590                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3301934227                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3301934227                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3301934227                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3301934227                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3301934227                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3301934227                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002374                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002374                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002374                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002374                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61614.745792                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61614.745792                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61614.745792                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61614.745792                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61614.745792                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61614.745792                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            225274                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.990408                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32622131                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            225274                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            144.810901                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.990408                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          687                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66380445                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66380445                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     22308466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22308466                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10285927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10285927                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        11822                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        11822                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        11547                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11547                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      32594393                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32594393                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32594393                       # number of overall hits
system.cpu.dcache.overall_hits::total        32594393                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       252848                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        252848                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       205498                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       205498                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1464                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1464                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       458346                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         458346                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       458346                       # number of overall misses
system.cpu.dcache.overall_misses::total        458346                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  18914733750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18914733750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  16262701422                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16262701422                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    117917250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    117917250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  35177435172                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35177435172                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  35177435172                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35177435172                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22561314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22561314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10491425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10491425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        13286                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        13286                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        11547                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11547                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     33052739                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33052739                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     33052739                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33052739                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.011207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011207                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.019587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019587                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.110191                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.110191                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.013867                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013867                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.013867                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013867                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 74806.736656                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74806.736656                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 79138.003397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79138.003397                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 80544.569672                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80544.569672                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 76748.646594                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76748.646594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 76748.646594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76748.646594                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30629                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4601                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.657031                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       126116                       # number of writebacks
system.cpu.dcache.writebacks::total            126116                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        56796                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56796                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       177317                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       177317                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          381                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          381                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       234113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       234113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       234113                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       234113                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       196052                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196052                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        28181                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28181                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1083                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1083                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       224233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       224233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       224233                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       224233                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  12001309850                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12001309850                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1902064270                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1902064270                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     72174900                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     72174900                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  13903374120                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13903374120                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  13903374120                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13903374120                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    681162250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    681162250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    369307100                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    369307100                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1050469350                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1050469350                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.081514                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081514                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006784                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006784                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006784                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006784                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61214.932008                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61214.932008                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 67494.562649                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67494.562649                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 66643.490305                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66643.490305                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62004.139087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62004.139087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62004.139087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62004.139087                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      27490                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     5025     34.95%     34.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      61      0.42%     35.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     326      2.27%     37.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    8967     62.36%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                14379                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5022     48.14%     48.14% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       61      0.58%     48.73% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      326      3.13%     51.86% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5022     48.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 10431                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             308459783800     96.77%     96.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               109310550      0.03%     96.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               384934500      0.12%     96.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9785952550      3.07%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         318739981400                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999403                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.560054                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.725433                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.33%      3.33% # number of syscalls executed
system.cpu.kern.syscall::3                          3      5.00%      8.33% # number of syscalls executed
system.cpu.kern.syscall::4                         26     43.33%     51.67% # number of syscalls executed
system.cpu.kern.syscall::6                          3      5.00%     56.67% # number of syscalls executed
system.cpu.kern.syscall::17                         5      8.33%     65.00% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.33%     68.33% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.67%     70.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3      5.00%     75.00% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.33%     78.33% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.67%     80.00% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.33%     83.33% # number of syscalls executed
system.cpu.kern.syscall::71                         6     10.00%     93.33% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.67%     95.00% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.67%     96.67% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.67%     98.33% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.67%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     60                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   243      1.57%      1.57% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.08%      1.66% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12975     83.95%     85.61% # number of callpals executed
system.cpu.kern.callpal::rdps                     778      5.03%     90.64% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     90.66% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     90.67% # number of callpals executed
system.cpu.kern.callpal::rti                     1017      6.58%     97.25% # number of callpals executed
system.cpu.kern.callpal::callsys                  267      1.73%     98.98% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.04%     99.02% # number of callpals executed
system.cpu.kern.callpal::rdunique                 151      0.98%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  15455                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1257                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 936                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   3                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 937                      
system.cpu.kern.mode_good::user                   936                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.745426                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.853370                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        18970157500      5.95%      5.95% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         299690639150     94.02%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             79184750      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      243                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.077512                       # Number of seconds simulated
sim_ticks                                 77512124000                       # Number of ticks simulated
final_tick                               5241511508800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7717189                       # Simulator instruction rate (inst/s)
host_op_rate                                  7717187                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              623328211                       # Simulator tick rate (ticks/s)
host_mem_usage                                 464624                       # Number of bytes of host memory used
host_seconds                                   124.35                       # Real time elapsed on the host
sim_insts                                   959647674                       # Number of instructions simulated
sim_ops                                     959647674                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         8015872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         4158912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12174848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      8015872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8015872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2167296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1605632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3772928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           125248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            64983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              190232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         33864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        25088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              58952                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          103414428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           53654987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             157070241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     103414428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        103414428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        27960736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       20714592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48675327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        27960736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         103414428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          53654987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       20715417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            205745568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      190233                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      58952                       # Number of write requests accepted
system.mem_ctrls.readBursts                    190233                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    58952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               12037248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  137664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3749376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12174912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3772928                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2151                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   376                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           30                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4178                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   77512135300                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                190233                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                58952                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  161833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     24                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        70202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    224.877012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.144298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.140431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29972     42.69%     42.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20403     29.06%     71.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7417     10.57%     82.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3623      5.16%     87.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2295      3.27%     90.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1305      1.86%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          766      1.09%     93.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          642      0.91%     94.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3779      5.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        70202                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.293329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     86.131294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1948     59.34%     59.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           363     11.06%     70.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           274      8.35%     78.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          217      6.61%     85.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          144      4.39%     89.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           97      2.95%     92.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           66      2.01%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           40      1.22%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           43      1.31%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           27      0.82%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           16      0.49%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           10      0.30%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            7      0.21%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           10      0.30%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            5      0.15%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.06%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.06%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.03%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            7      0.21%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3283                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.844654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.427934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.225645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2212     67.38%     67.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           721     21.96%     89.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            91      2.77%     92.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            67      2.04%     94.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            36      1.10%     95.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            19      0.58%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            17      0.52%     96.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            25      0.76%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            18      0.55%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            20      0.61%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            11      0.34%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             5      0.15%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             6      0.18%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.06%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             4      0.12%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             4      0.12%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             3      0.09%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             6      0.18%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.06%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             2      0.06%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             2      0.06%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.03%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             2      0.06%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             2      0.06%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             2      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3283                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2283500650                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              5810038150                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  940410000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12140.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30890.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       155.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        48.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    157.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   129333                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47132                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     311062.61                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    44523701200                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      2588300000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     30400151050                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              9941581440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             11843889120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              5424474000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6462439500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            34047530400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            37159855200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7434290160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7994991600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        342349878000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        342349878000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1097939090385                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1076216452515                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2181800997000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2200855942500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3678937841385                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3682883448435                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           701.885234                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.637995                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              165590                       # Transaction distribution
system.membus.trans_dist::ReadResp             165585                       # Transaction distribution
system.membus.trans_dist::WriteReq               1233                       # Transaction distribution
system.membus.trans_dist::WriteResp              1233                       # Transaction distribution
system.membus.trans_dist::Writeback             33864                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        25088                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        25088                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              30                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25843                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25843                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       250508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       250508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         4684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       163890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       168582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1605696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1605696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8015872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8015872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6326208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6330904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15952472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               87                       # Total snoops (count)
system.membus.snoop_fanout::samples            249317                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  249317    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              249317                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4676450                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           822151748                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                5450                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25867595                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1186109019                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy          615062070                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.8                       # Layer utilization (%)
system.iocache.tags.replacements                25165                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25165                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226485                       # Number of tag accesses
system.iocache.tags.data_accesses              226485                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        25088                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        25088                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           77                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               77                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           77                       # number of demand (read+write) misses
system.iocache.demand_misses::total                77                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           77                       # number of overall misses
system.iocache.overall_misses::total               77                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      8999848                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8999848                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      8999848                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      8999848                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      8999848                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      8999848                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           77                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             77                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        25088                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        25088                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           77                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              77                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           77                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             77                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 116881.142857                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116881.142857                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 116881.142857                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116881.142857                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 116881.142857                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116881.142857                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      25088                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           77                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           77                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           77                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           77                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      4940048                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4940048                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1642796269                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1642796269                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      4940048                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      4940048                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      4940048                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      4940048                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 64156.467532                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64156.467532                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 65481.356386                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 65481.356386                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 64156.467532                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 64156.467532                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 64156.467532                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 64156.467532                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 191                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1605632                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 3649398                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3165740                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            406854                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2708071                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2347444                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.683252                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  127741                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3157                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      5650                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2452484                       # DTB read hits
system.cpu.dtb.read_misses                       9520                       # DTB read misses
system.cpu.dtb.read_acv                            84                       # DTB read access violations
system.cpu.dtb.read_accesses                  1486145                       # DTB read accesses
system.cpu.dtb.write_hits                     1038469                       # DTB write hits
system.cpu.dtb.write_misses                      2986                       # DTB write misses
system.cpu.dtb.write_acv                          184                       # DTB write access violations
system.cpu.dtb.write_accesses                  358838                       # DTB write accesses
system.cpu.dtb.data_hits                      3490953                       # DTB hits
system.cpu.dtb.data_misses                      12506                       # DTB misses
system.cpu.dtb.data_acv                           268                       # DTB access violations
system.cpu.dtb.data_accesses                  1844983                       # DTB accesses
system.cpu.itb.fetch_hits                     2994254                       # ITB hits
system.cpu.itb.fetch_misses                     14969                       # ITB misses
system.cpu.itb.fetch_acv                          266                       # ITB acv
system.cpu.itb.fetch_accesses                 3009223                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         13697016                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            5348392                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       32991860                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3649398                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2475185                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       7196529                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  868500                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         54                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 3021                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        654719                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         7334                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   3899808                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                140737                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       3                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           13644299                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.417996                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.134915                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7308476     53.56%     53.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   544047      3.99%     57.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   701715      5.14%     62.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   967092      7.09%     69.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   702892      5.15%     74.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   108914      0.80%     75.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   731455      5.36%     81.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   239425      1.75%     82.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2340283     17.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             13644299                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.266437                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.408690                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  4653421                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2711496                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   5563039                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                289981                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 426362                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               250249                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  8055                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               31482525                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 22564                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 426362                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4938927                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  828472                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1614645                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   5458535                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                377358                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               30461295                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2557                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  33369                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   9821                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  67233                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            25839475                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              46980545                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         46974767                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4257                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16232040                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9607435                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             156717                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          26671                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1242983                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2818451                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1211389                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            292394                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           151888                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   27200496                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              184419                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24164155                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             10904                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         7876121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6375678                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         108059                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      13644299                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.771007                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.921648                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5471818     40.10%     40.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1926919     14.12%     54.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1607604     11.78%     66.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1803124     13.22%     79.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1550525     11.36%     90.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              613091      4.49%     95.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              435103      3.19%     98.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              154437      1.13%     99.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               81678      0.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13644299                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  147943     49.05%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  92429     30.64%     79.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 61245     20.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               478      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20452054     84.64%     84.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7092      0.03%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2124      0.01%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 236      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2554442     10.57%     95.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1053259      4.36%     99.61% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              94470      0.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24164155                       # Type of FU issued
system.cpu.iq.rate                           1.764191                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      301617                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012482                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           62269020                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          35260201                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     23207017                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               16110                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               8545                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7513                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               24456819                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    8475                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            88815                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       730204                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         6812                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7821                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       210881                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1204                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         13438                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 426362                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  823062                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7605                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            27464220                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            202012                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2818451                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1211389                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             135877                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2252                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4971                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7821                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         263130                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       217880                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               481010                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              23462467                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2466131                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            701688                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         79305                       # number of nop insts executed
system.cpu.iew.exec_refs                      3509121                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2705966                       # Number of branches executed
system.cpu.iew.exec_stores                    1042990                       # Number of stores executed
system.cpu.iew.exec_rate                     1.712962                       # Inst execution rate
system.cpu.iew.wb_sent                       23342823                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      23214530                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  15643451                       # num instructions producing a value
system.cpu.iew.wb_consumers                  21943170                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.694860                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.712908                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         7952332                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           76360                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            415796                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     12414785                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.569251                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.333102                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5835074     47.00%     47.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2833882     22.83%     69.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1156372      9.31%     79.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       711222      5.73%     84.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       344496      2.77%     87.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       333544      2.69%     90.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       155747      1.25%     91.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       134150      1.08%     92.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       910298      7.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12414785                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             19481912                       # Number of instructions committed
system.cpu.commit.committedOps               19481912                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3088755                       # Number of memory references committed
system.cpu.commit.loads                       2088247                       # Number of loads committed
system.cpu.commit.membars                       39944                       # Number of memory barriers committed
system.cpu.commit.branches                    2205684                       # Number of branches committed
system.cpu.commit.fp_insts                       7144                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  19249409                       # Number of committed integer instructions.
system.cpu.commit.function_calls                88212                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        53153      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16194729     83.13%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6637      0.03%     83.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     83.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2066      0.01%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            236      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2128191     10.92%     94.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1002430      5.15%     99.52% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         94470      0.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19481912                       # Class of committed instruction
system.cpu.commit.bw_lim_events                910298                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     38883097                       # The number of ROB reads
system.cpu.rob.rob_writes                    56119440                       # The number of ROB writes
system.cpu.timesIdled                            7519                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           52717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        21944                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    19429235                       # Number of Instructions Simulated
system.cpu.committedOps                      19429235                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.704969                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.704969                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.418501                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.418501                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 35443801                       # number of integer regfile reads
system.cpu.int_regfile_writes                19595072                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4125                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3759                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  170708                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  91324                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1186                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1186                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26321                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26321                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          500                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1476                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4684                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   55014                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          738                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1404                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4696                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1606248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1606248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1610944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               434000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                75000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               98000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              940000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2028000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           225967912                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3451000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25290405                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements            125250                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.982772                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3778235                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            125250                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.165549                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.982772                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          238                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7924875                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7924875                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      3772230                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3772230                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3772230                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3772230                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3772230                       # number of overall hits
system.cpu.icache.overall_hits::total         3772230                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       127578                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        127578                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       127578                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         127578                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       127578                       # number of overall misses
system.cpu.icache.overall_misses::total        127578                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   9579438367                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9579438367                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   9579438367                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9579438367                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   9579438367                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9579438367                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3899808                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3899808                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3899808                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3899808                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3899808                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3899808                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.032714                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032714                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.032714                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032714                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.032714                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032714                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75086.914413                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75086.914413                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75086.914413                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75086.914413                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75086.914413                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75086.914413                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2318                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2318                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2318                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2318                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2318                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2318                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       125260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       125260                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       125260                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       125260                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       125260                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       125260                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   7544108681                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7544108681                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   7544108681                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7544108681                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   7544108681                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7544108681                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.032120                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032120                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.032120                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032120                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.032120                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032120                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60227.596048                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60227.596048                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60227.596048                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60227.596048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60227.596048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60227.596048                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             64877                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.342010                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3066556                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             64877                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.267229                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.342010                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999357                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999357                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          687                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6769507                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6769507                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      2234646                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2234646                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       800232                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         800232                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        19922                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        19922                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        19126                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        19126                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3034878                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3034878                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3034878                       # number of overall hits
system.cpu.dcache.overall_hits::total         3034878                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        97891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         97891                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       178671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       178671                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1774                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1774                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       276562                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         276562                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       276562                       # number of overall misses
system.cpu.dcache.overall_misses::total        276562                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7352311900                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7352311900                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  13102488722                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13102488722                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    139090150                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    139090150                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  20454800622                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20454800622                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  20454800622                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20454800622                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2332537                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2332537                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       978903                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       978903                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        21696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        21696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        19126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        19126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3311440                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3311440                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3311440                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3311440                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.041968                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041968                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.182522                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.182522                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.081766                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081766                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.083517                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.083517                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.083517                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.083517                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75107.128337                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75107.128337                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73333.046337                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73333.046337                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 78404.819617                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78404.819617                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 73960.994721                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73960.994721                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 73960.994721                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73960.994721                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23782                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3932                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.048321                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        33864                       # number of writebacks
system.cpu.dcache.writebacks::total             33864                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        59866                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        59866                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       152809                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       152809                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          644                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          644                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       212675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       212675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       212675                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       212675                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38025                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38025                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        25862                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25862                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1130                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1130                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        63887                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        63887                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        63887                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        63887                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2535923100                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2535923100                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1655931432                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1655931432                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     73181850                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     73181850                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4191854532                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4191854532                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4191854532                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4191854532                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    202095400                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    202095400                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    206518650                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    206518650                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    408614050                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    408614050                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.026419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.052083                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052083                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019293                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019293                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019293                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019293                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 66690.942801                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66690.942801                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 64029.519449                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64029.519449                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 64762.699115                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64762.699115                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 65613.576033                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65613.576033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 65613.576033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65613.576033                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      156                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      16830                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     4292     39.04%     39.04% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      66      0.60%     39.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      80      0.73%     40.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    6555     59.63%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                10993                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4282     49.16%     49.16% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       66      0.76%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       80      0.92%     50.84% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4282     49.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8710                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              69240309300     89.33%     89.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               129390650      0.17%     89.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               103005150      0.13%     89.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8039136400     10.37%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          77511841500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997670                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.653242                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.792322                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      0.46%      0.46% # number of syscalls executed
system.cpu.kern.syscall::3                        302     46.18%     46.64% # number of syscalls executed
system.cpu.kern.syscall::4                        306     46.79%     93.43% # number of syscalls executed
system.cpu.kern.syscall::6                          8      1.22%     94.65% # number of syscalls executed
system.cpu.kern.syscall::17                         5      0.76%     95.41% # number of syscalls executed
system.cpu.kern.syscall::19                         3      0.46%     95.87% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.15%     96.02% # number of syscalls executed
system.cpu.kern.syscall::45                         7      1.07%     97.09% # number of syscalls executed
system.cpu.kern.syscall::48                         3      0.46%     97.55% # number of syscalls executed
system.cpu.kern.syscall::59                         3      0.46%     98.01% # number of syscalls executed
system.cpu.kern.syscall::71                         4      0.61%     98.62% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.15%     98.78% # number of syscalls executed
system.cpu.kern.syscall::90                         4      0.61%     99.39% # number of syscalls executed
system.cpu.kern.syscall::256                        2      0.31%     99.69% # number of syscalls executed
system.cpu.kern.syscall::257                        2      0.31%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    654                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   375      2.98%      2.98% # number of callpals executed
system.cpu.kern.callpal::tbi                       27      0.21%      3.20% # number of callpals executed
system.cpu.kern.callpal::swpipl                  9603     76.43%     79.63% # number of callpals executed
system.cpu.kern.callpal::rdps                     604      4.81%     84.43% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.02%     84.46% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.02%     84.48% # number of callpals executed
system.cpu.kern.callpal::rti                     1244      9.90%     94.38% # number of callpals executed
system.cpu.kern.callpal::callsys                  699      5.56%     99.94% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.06%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  12565                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1619                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1140                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1140                      
system.cpu.kern.mode_good::user                  1140                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.704138                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.826386                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        26286263400     33.91%     33.91% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          51225578100     66.09%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      375                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.535642                       # Number of seconds simulated
sim_ticks                                1535641574850                       # Number of ticks simulated
final_tick                               6777153083650                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 764235                       # Simulator instruction rate (inst/s)
host_op_rate                                   764235                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1095890394                       # Simulator tick rate (ticks/s)
host_mem_usage                                 464624                       # Number of bytes of host memory used
host_seconds                                  1401.27                       # Real time elapsed on the host
sim_insts                                  1070901552                       # Number of instructions simulated
sim_ops                                    1070901552                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         6496768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        63896128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           70392896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      6496768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6496768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     42089664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42790080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           101512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           998377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1099889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        657651                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             668595                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            4230654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           41608751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45839405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       4230654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4230654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        27408521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         456106                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27864627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        27408521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           4230654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          41608751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         456106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             73704032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1099888                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     668595                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1099888                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   668595                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               68113728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2279104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42595264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                70392832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42790080                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  35611                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3044                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           13                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             60241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             83413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             71570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             56898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             58997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             71946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             88138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             56842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             63052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             61313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            61380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            61660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            69077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            72557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            61574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             35587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             35122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             46851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             79139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             35638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             35599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            35234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            36641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            35950                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1535641563550                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1099888                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               668595                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  949468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   88529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  40052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  40035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  38657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  38614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  38483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  38432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1149971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     96.271395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    74.656916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   144.401543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1008049     87.66%     87.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        96546      8.40%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11237      0.98%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4544      0.40%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2769      0.24%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1796      0.16%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1705      0.15%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1206      0.10%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22119      1.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1149971                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        38217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.848523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.923430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         38119     99.74%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           35      0.09%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           11      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            6      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            4      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            6      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           10      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         38217                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        38217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.415051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.369217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.467234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         13046     34.14%     34.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         24819     64.94%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           187      0.49%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            68      0.18%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            11      0.03%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             7      0.02%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             9      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            22      0.06%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            11      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             7      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             7      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         38217                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  19274220600                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             39229414350                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5321385000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18110.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36860.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        44.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   373660                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  206197                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 35.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                30.98                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     868338.32                       # Average gap between requests
system.mem_ctrls.pageHitRate                    33.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   719910795150                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     51278500000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    764453181750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             14439002760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             16040248560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              7878424125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              8752119750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            38322281400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            41186503800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9745304400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            9996747840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        442650624000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        442650624000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1563164340030                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1527368889510                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2695094566500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2726494084500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          4771294543215                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          4772489217960                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           704.026464                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           704.202744                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              503597                       # Transaction distribution
system.membus.trans_dist::ReadResp             503598                       # Transaction distribution
system.membus.trans_dist::WriteReq               2962                       # Transaction distribution
system.membus.trans_dist::WriteResp              2962                       # Transaction distribution
system.membus.trans_dist::Writeback            657651                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              13                       # Transaction distribution
system.membus.trans_dist::ReadExReq            599174                       # Transaction distribution
system.membus.trans_dist::ReadExResp           599174                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       203025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       203025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        11628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2654431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2666059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2891001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      6496768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      6496768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        18020                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    105985792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    106003812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               113200996                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               31                       # Total snoops (count)
system.membus.snoop_fanout::samples           1768530                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 1768530    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             1768530                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11526900                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7921656950                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11247068                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          961416600                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy         9440850737                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98757                       # Number of tag accesses
system.iocache.tags.data_accesses               98757                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3386583                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3386583                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3386583                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3386583                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3386583                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3386583                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 116778.724138                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116778.724138                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 116778.724138                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116778.724138                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 116778.724138                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116778.724138                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1859383                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1859383                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    716961565                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    716961565                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1859383                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1859383                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1859383                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1859383                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 64116.655172                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64116.655172                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 65511.838907                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 65511.838907                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 64116.655172                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 64116.655172                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 64116.655172                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 64116.655172                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                33906741                       # Number of BP lookups
system.cpu.branchPred.condPredicted          33310258                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             51042                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9990659                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9027980                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.364209                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  200344                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               5225                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      5650                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     46366902                       # DTB read hits
system.cpu.dtb.read_misses                     510519                       # DTB read misses
system.cpu.dtb.read_acv                            48                       # DTB read access violations
system.cpu.dtb.read_accesses                 45243149                       # DTB read accesses
system.cpu.dtb.write_hits                     9565868                       # DTB write hits
system.cpu.dtb.write_misses                   3002914                       # DTB write misses
system.cpu.dtb.write_acv                          100                       # DTB write access violations
system.cpu.dtb.write_accesses                10480900                       # DTB write accesses
system.cpu.dtb.data_hits                     55932770                       # DTB hits
system.cpu.dtb.data_misses                    3513433                       # DTB misses
system.cpu.dtb.data_acv                           148                       # DTB access violations
system.cpu.dtb.data_accesses                 55724049                       # DTB accesses
system.cpu.itb.fetch_hits                    23125186                       # ITB hits
system.cpu.itb.fetch_misses                     83293                       # ITB misses
system.cpu.itb.fetch_acv                          814                       # ITB acv
system.cpu.itb.fetch_accesses                23208479                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        271787373                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           27694695                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      277745356                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    33906741                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9228324                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     238744450                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4140520                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         71                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles               177849                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       3053546                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         2657                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  24559113                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 43062                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          271743528                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.022086                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.500871                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                227075885     83.56%     83.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1371092      0.50%     84.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2290038      0.84%     84.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7798883      2.87%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1727768      0.64%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2195129      0.81%     89.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1249676      0.46%     89.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1267690      0.47%     90.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 26767367      9.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            271743528                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.124755                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.021921                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 20912097                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             218116654                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18088835                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              12561534                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2064408                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               132703                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  5975                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              211909955                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 24056                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2064408                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 23904256                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                74964016                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       79439120                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  23833196                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              67538532                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              202398557                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1511                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               37597167                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               13167837                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 553027                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           155841883                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             257633306                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        170975322                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          86654634                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              95627109                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 60214774                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts           12264939                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          38397                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  80763927                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             47746112                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14251911                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4179867                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2796905                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  183450589                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             8812187                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 178776334                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             34827                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        80973900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     15759276                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        8666169                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     271743528                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.657886                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.329020                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           179990032     66.24%     66.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            53807013     19.80%     86.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            20448318      7.52%     93.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6812627      2.51%     96.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1892504      0.70%     96.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3097377      1.14%     97.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1626637      0.60%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1734079      0.64%     99.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2334941      0.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       271743528                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   24017      1.83%      1.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     1      0.00%      1.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   87      0.01%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1077655     82.19%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                209482     15.98%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               520      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              59216906     33.12%     33.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                27971      0.02%     33.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     33.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            25697410     14.37%     47.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  13      0.00%     47.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  85      0.00%     47.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           24122259     13.49%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 253      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             47069499     26.33%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12655261      7.08%     94.41% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            9986157      5.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              178776334                       # Type of FU issued
system.cpu.iq.rate                           0.657780                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1311242                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007335                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          528892106                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         222237801                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    123173487                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           101750159                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           51014964                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     50871928                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              129211630                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                50875426                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           130217                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     29828366                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          345                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        16616                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      8453148                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3775                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         26578                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2064408                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                25827164                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7390401                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           194795407                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             26279                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              47746112                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             14251911                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            8741913                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                2773550                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 34798                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          16616                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          28284                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1052482                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1080766                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             178301453                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              46985099                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            474881                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2532631                       # number of nop insts executed
system.cpu.iew.exec_refs                     59556319                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8623773                       # Number of branches executed
system.cpu.iew.exec_stores                   12571220                       # Number of stores executed
system.cpu.iew.exec_rate                     0.656033                       # Inst execution rate
system.cpu.iew.wb_sent                      177771880                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     174045415                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 131693213                       # num instructions producing a value
system.cpu.iew.wb_consumers                 159008081                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.640373                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.828217                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        61855700                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          146018                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1071355                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    262538738                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.432939                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.025070                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    191638064     72.99%     72.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     51319282     19.55%     92.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13142009      5.01%     97.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1016415      0.39%     97.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       840402      0.32%     98.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1202715      0.46%     98.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1632607      0.62%     99.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       138001      0.05%     99.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1609243      0.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    262538738                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            113663321                       # Number of instructions committed
system.cpu.commit.committedOps              113663321                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       23716509                       # Number of memory references committed
system.cpu.commit.loads                      17917746                       # Number of loads committed
system.cpu.commit.membars                       55984                       # Number of memory barriers committed
system.cpu.commit.branches                    4905095                       # Number of branches committed
system.cpu.commit.fp_insts                   50861843                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  60246105                       # Number of committed integer instructions.
system.cpu.commit.function_calls               162477                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      2409963      2.12%      2.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         27656160     24.33%     26.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           24036      0.02%     26.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     26.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       25691798     22.60%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             12      0.00%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult      24117261     21.22%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            250      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        17973730     15.81%     86.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5803880      5.11%     91.21% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       9986157      8.79%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         113663321                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1609243                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    423718813                       # The number of ROB reads
system.cpu.rob.rob_writes                   360243955                       # The number of ROB writes
system.cpu.timesIdled                            6599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           43845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                         7596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   111253878                       # Number of Instructions Simulated
system.cpu.committedOps                     111253878                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.442947                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.442947                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.409342                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.409342                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                161597608                       # number of integer regfile reads
system.cpu.int_regfile_writes               100807409                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  86528124                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 50344706                       # number of floating regfile writes
system.cpu.misc_regfile_reads                57540357                       # number of misc regfile reads
system.cpu.misc_regfile_writes                4148686                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 2881                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2881                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13906                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13906                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         7010                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11628                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        13384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          517                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3505                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        18020                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   718668                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3281000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              329000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4440000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98561016                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8666000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11020932                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements            101511                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999995                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24450360                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            101511                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            240.864143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.999995                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          202                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49219740                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49219740                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     24456509                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24456509                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      24456509                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24456509                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     24456509                       # number of overall hits
system.cpu.icache.overall_hits::total        24456509                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       102604                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        102604                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       102604                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         102604                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       102604                       # number of overall misses
system.cpu.icache.overall_misses::total        102604                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   8071804796                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8071804796                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   8071804796                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8071804796                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   8071804796                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8071804796                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     24559113                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24559113                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     24559113                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24559113                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     24559113                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24559113                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004178                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004178                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004178                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004178                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004178                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004178                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78669.494328                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78669.494328                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78669.494328                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78669.494328                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78669.494328                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78669.494328                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1091                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1091                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1091                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1091                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1091                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1091                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       101513                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       101513                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       101513                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       101513                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       101513                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       101513                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   6417047200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6417047200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   6417047200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6417047200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   6417047200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6417047200                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004133                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004133                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004133                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004133                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004133                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004133                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 63214.043522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63214.043522                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 63214.043522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63214.043522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 63214.043522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63214.043522                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            998373                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.997064                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49817741                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            998373                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.898927                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.997064                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          578                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105236977                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105236977                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     45651395                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45651395                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4117514                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4117514                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        30146                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        30146                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        31540                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        31540                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      49768909                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49768909                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     49768909                       # number of overall hits
system.cpu.dcache.overall_hits::total        49768909                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       641696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        641696                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1643662                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1643662                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         3347                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3347                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2285358                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2285358                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2285358                       # number of overall misses
system.cpu.dcache.overall_misses::total       2285358                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  48123860200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48123860200                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 134334861850                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 134334861850                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    267044450                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    267044450                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 182458722050                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 182458722050                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 182458722050                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 182458722050                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     46293091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     46293091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5761176                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5761176                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        33493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        33493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        31540                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        31540                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     52054267                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52054267                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     52054267                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52054267                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.013862                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013862                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.285300                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.285300                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.099931                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.099931                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.043903                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043903                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.043903                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043903                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 74994.795355                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74994.795355                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81729.006237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81729.006237                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 79786.211533                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79786.211533                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 79838.135666                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79838.135666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 79838.135666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79838.135666                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       146308                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             18768                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.795610                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       657651                       # number of writebacks
system.cpu.dcache.writebacks::total            657651                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       245023                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       245023                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1044478                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1044478                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          814                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          814                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1289501                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1289501                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1289501                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1289501                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       396673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       396673                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       599184                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       599184                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         2533                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2533                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       995857                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       995857                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       995857                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       995857                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  25751434700                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25751434700                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  41313232571                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  41313232571                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    176355750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    176355750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  67064667271                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  67064667271                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  67064667271                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  67064667271                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    592642050                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    592642050                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    608367050                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    608367050                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1201009100                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1201009100                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.104004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.104004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.075628                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.075628                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019131                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019131                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019131                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019131                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 64918.546763                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64918.546763                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68949.158474                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68949.158474                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 69623.272799                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69623.272799                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67343.672105                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67343.672105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67343.672105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67343.672105                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       54                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    1026165                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    13512     30.08%     30.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      65      0.14%     30.22% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    1572      3.50%     33.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   29777     66.28%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                44926                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     13509     47.14%     47.14% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       65      0.23%     47.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     1572      5.49%     52.86% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    13509     47.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 28655                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             1506372077550     98.09%     98.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               112180750      0.01%     98.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1812452200      0.12%     98.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             27344836100      1.78%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         1535641546600                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999778                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.453672                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.637827                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.12%      3.12% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.69%      7.81% # number of syscalls executed
system.cpu.kern.syscall::4                         28     43.75%     51.56% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.69%     56.25% # number of syscalls executed
system.cpu.kern.syscall::17                         5      7.81%     64.06% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.12%     67.19% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.56%     68.75% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.69%     73.44% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.12%     76.56% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.56%     78.12% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.12%     81.25% # number of syscalls executed
system.cpu.kern.syscall::71                         8     12.50%     93.75% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.56%     95.31% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.56%     96.88% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.56%     98.44% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     64                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   240      0.51%      0.51% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.03%      0.54% # number of callpals executed
system.cpu.kern.callpal::swpipl                 40205     85.36%     85.90% # number of callpals executed
system.cpu.kern.callpal::rdps                    3276      6.96%     92.86% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.00%     92.86% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.00%     92.86% # number of callpals executed
system.cpu.kern.callpal::rti                     3084      6.55%     99.41% # number of callpals executed
system.cpu.kern.callpal::callsys                  134      0.28%     99.70% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.01%     99.71% # number of callpals executed
system.cpu.kern.callpal::rdunique                 136      0.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  47099                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              3324                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2988                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2988                      
system.cpu.kern.mode_good::user                  2988                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.898917                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.946768                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        49853865450      3.25%      3.25% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         1485787681150     96.75%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      240                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004731                       # Number of seconds simulated
sim_ticks                                  4730773250                       # Number of ticks simulated
final_tick                               6781883856900                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              181311864                       # Simulator instruction rate (inst/s)
host_op_rate                                181311075                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              800384459                       # Simulator tick rate (ticks/s)
host_mem_usage                                 465648                       # Number of bytes of host memory used
host_seconds                                     5.91                       # Real time elapsed on the host
sim_insts                                  1071657518                       # Number of instructions simulated
sim_ops                                    1071657518                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          681024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1126016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1807040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       681024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        681024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       678464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          678464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            10641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10601                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10601                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          143956170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          238019440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             381975610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     143956170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        143956170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       143415033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            143415033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       143415033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         143956170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         238019440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            525390643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       28235                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10601                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28235                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10601                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1796672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  677824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1807040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               678464                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    162                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              772                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4730773250                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28235                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10601                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    236.578424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.813942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.632798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4877     46.64%     46.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2744     26.24%     72.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          863      8.25%     81.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          404      3.86%     85.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          297      2.84%     87.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          212      2.03%     89.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          143      1.37%     91.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          120      1.15%     92.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          796      7.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10456                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.559690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.078240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     43.361491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             17      2.64%      2.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           372     57.67%     60.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            73     11.32%     71.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            56      8.68%     80.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      6.51%     86.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      3.10%     89.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      2.79%     92.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           15      2.33%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      1.09%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.78%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            4      0.62%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.31%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            6      0.93%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            4      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.16%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           645                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.420155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.397453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.896108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              516     80.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      1.71%     81.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              102     15.81%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.71%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.62%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           645                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    422053200                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               948421950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  140365000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15034.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33784.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       379.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       143.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    381.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    143.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    19814                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8390                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.24                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     121814.12                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE      264529250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       157820000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      4303904500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             14475116880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             16083151560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              7898129250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              8775529125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            38426349000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            41301288600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9777581280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1           10032996960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        442959319920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        442959319920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1565901355770                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1530108400140                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2695529427750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2726926757250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          4774967279850                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          4776187443555                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           704.077384                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           704.257299                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               19139                       # Transaction distribution
system.membus.trans_dist::ReadResp              19139                       # Transaction distribution
system.membus.trans_dist::WriteReq                  5                       # Transaction distribution
system.membus.trans_dist::WriteResp                 5                       # Transaction distribution
system.membus.trans_dist::Writeback             10601                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9097                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9097                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        21283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        21283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        45791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        45801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  67084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       681024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       681024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1804480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1804520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2485544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoop_fanout::samples             38838                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                   38838    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total               38838                       # Request fanout histogram
system.membus.reqLayer0.occupancy               12050                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           140286100                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          100791593                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          165218849                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.5                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                  192700                       # Number of BP lookups
system.cpu.branchPred.condPredicted            155843                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8338                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               128627                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   83833                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.175274                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   13018                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      5650                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       171458                       # DTB read hits
system.cpu.dtb.read_misses                       2855                       # DTB read misses
system.cpu.dtb.read_acv                            26                       # DTB read access violations
system.cpu.dtb.read_accesses                    59146                       # DTB read accesses
system.cpu.dtb.write_hits                      139196                       # DTB write hits
system.cpu.dtb.write_misses                      1298                       # DTB write misses
system.cpu.dtb.write_acv                           54                       # DTB write access violations
system.cpu.dtb.write_accesses                   26468                       # DTB write accesses
system.cpu.dtb.data_hits                       310654                       # DTB hits
system.cpu.dtb.data_misses                       4153                       # DTB misses
system.cpu.dtb.data_acv                            80                       # DTB access violations
system.cpu.dtb.data_accesses                    85614                       # DTB accesses
system.cpu.itb.fetch_hits                       53170                       # ITB hits
system.cpu.itb.fetch_misses                      2105                       # ITB misses
system.cpu.itb.fetch_acv                           40                       # ITB acv
system.cpu.itb.fetch_accesses                   55275                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                           837305                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             267564                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1165349                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      192700                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              96851                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        476354                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   26446                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  377                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         75121                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    153821                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  4934                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             832639                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.399585                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.663478                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   612603     73.57%     73.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14352      1.72%     75.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    27960      3.36%     78.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    17822      2.14%     80.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    40223      4.83%     85.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10244      1.23%     86.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    18726      2.25%     89.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     8529      1.02%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    82180      9.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               832639                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.230143                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.391786                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   217664                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                422016                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    152729                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 27871                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  12359                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                10258                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   900                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1033575                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2710                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  12359                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   233801                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   39161                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         292509                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    163985                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 90824                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 989042                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   176                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  21814                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1483                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  33647                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              659210                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1274215                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1271054                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              2736                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                514848                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   144362                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              31004                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3487                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    190531                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               184565                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              148115                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             31738                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19262                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     908097                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               25566                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    860230                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1386                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          171169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       105626                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          16686                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        832639                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.033137                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.634498                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              497482     59.75%     59.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              122323     14.69%     74.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               67903      8.16%     82.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               55855      6.71%     89.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               42375      5.09%     94.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               24819      2.98%     97.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               14685      1.76%     99.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4745      0.57%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2452      0.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          832639                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1395      4.91%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  14392     50.70%     55.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12600     44.39%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               462      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                512559     59.58%     59.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  838      0.10%     59.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1219      0.14%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 230      0.03%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               183152     21.29%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              142431     16.56%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              19339      2.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 860230                       # Type of FU issued
system.cpu.iq.rate                           1.027380                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       28387                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.032999                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2574314                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1101480                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       829146                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                8558                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4295                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4053                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 883691                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4464                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             7461                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        39645                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          968                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14359                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          6175                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  12359                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   26196                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2581                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              953310                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4186                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                184565                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               148115                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              20291                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    465                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2069                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            968                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4056                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7244                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11300                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                850027                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                175505                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             10203                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         19647                       # number of nop insts executed
system.cpu.iew.exec_refs                       316442                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   115555                       # Number of branches executed
system.cpu.iew.exec_stores                     140937                       # Number of stores executed
system.cpu.iew.exec_rate                     1.015194                       # Inst execution rate
system.cpu.iew.wb_sent                         840234                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        833199                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    408985                       # num instructions producing a value
system.cpu.iew.wb_consumers                    553620                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.995096                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.738747                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          172216                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8880                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10212                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       803220                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.959911                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.945815                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       532839     66.34%     66.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       122950     15.31%     81.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        47885      5.96%     87.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21030      2.62%     90.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        21952      2.73%     92.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         9879      1.23%     94.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         6771      0.84%     95.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         7931      0.99%     96.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        31983      3.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       803220                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               771020                       # Number of instructions committed
system.cpu.commit.committedOps                 771020                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         278676                       # Number of memory references committed
system.cpu.commit.loads                        144920                       # Number of loads committed
system.cpu.commit.membars                        4292                       # Number of memory barriers committed
system.cpu.commit.branches                     102102                       # Number of branches committed
system.cpu.commit.fp_insts                       3905                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    741194                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8322                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        15514      2.01%      2.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           450587     58.44%     60.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             810      0.11%     60.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1217      0.16%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            230      0.03%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          149212     19.35%     80.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         134111     17.39%     97.49% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         19339      2.51%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            771020                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 31983                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      1696697                       # The number of ROB reads
system.cpu.rob.rob_writes                     1916261                       # The number of ROB writes
system.cpu.timesIdled                             822                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            4666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      755966                       # Number of Instructions Simulated
system.cpu.committedOps                        755966                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.107596                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.107596                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.902856                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.902856                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1138582                       # number of integer regfile reads
system.cpu.int_regfile_writes                  574389                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      2663                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2490                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   25324                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  15226                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                   5                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  5                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                10000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                5000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             10640                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.910778                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              178573                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11152                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.012643                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.910778                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          217                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            318284                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           318284                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       142898                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          142898                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        142898                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           142898                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       142898                       # number of overall hits
system.cpu.icache.overall_hits::total          142898                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        10923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10923                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        10923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10923                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        10923                       # number of overall misses
system.cpu.icache.overall_misses::total         10923                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    831067093                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    831067093                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    831067093                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    831067093                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    831067093                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    831067093                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       153821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       153821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       153821                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       153821                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       153821                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       153821                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.071011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.071011                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.071011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.071011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.071011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.071011                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76084.142909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76084.142909                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 76084.142909                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76084.142909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 76084.142909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76084.142909                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          281                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          281                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          281                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          281                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          281                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          281                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        10642                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10642                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        10642                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10642                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        10642                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10642                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    654376957                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    654376957                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    654376957                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    654376957                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    654376957                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    654376957                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.069184                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.069184                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.069184                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.069184                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.069184                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.069184                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61490.035426                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61490.035426                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61490.035426                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61490.035426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61490.035426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61490.035426                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             17594                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              234845                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18618                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.613868                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            605050                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           605050                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       130509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          130509                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        62512                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          62512                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2331                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2331                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2477                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2477                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        193021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           193021                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       193021                       # number of overall hits
system.cpu.dcache.overall_hits::total          193021                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        26930                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26930                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        68570                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        68570                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          399                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          399                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        95500                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          95500                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        95500                       # number of overall misses
system.cpu.dcache.overall_misses::total         95500                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   2087300250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2087300250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5449857871                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5449857871                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     32132150                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     32132150                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7537158121                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7537158121                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7537158121                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7537158121                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       157439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       157439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       131082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2477                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2477                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       288521                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       288521                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       288521                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       288521                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.171050                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.171050                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.523108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.523108                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.146154                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.146154                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.330998                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.330998                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.330998                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.330998                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 77508.364278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77508.364278                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 79478.749759                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79478.749759                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 80531.704261                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80531.704261                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78923.121686                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78923.121686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78923.121686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78923.121686                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11421                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1743                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.552496                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10601                       # number of writebacks
system.cpu.dcache.writebacks::total             10601                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        18653                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18653                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        59472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59472                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          179                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          179                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        78125                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        78125                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        78125                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        78125                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         8277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8277                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9098                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9098                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          220                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          220                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        17375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        17375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        17375                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17375                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    558337950                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    558337950                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    624104490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    624104490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     14958000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     14958000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1182442440                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1182442440                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1182442440                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1182442440                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data      1058550                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total      1058550                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data      1058550                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1058550                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.052573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.052573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.069407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.069407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.080586                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080586                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.060221                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060221                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.060221                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060221                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67456.560348                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67456.560348                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68597.987470                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68597.987470                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 67990.909091                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67990.909091                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68054.241151                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68054.241151                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68054.241151                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68054.241151                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2738                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      560     46.74%     46.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.42%     47.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     633     52.84%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1198                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       558     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.45%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      558     49.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1121                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               4198543250     88.75%     88.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 7006000      0.15%     88.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               525461300     11.11%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4731010550                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996429                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.881517                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935726                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.88%      5.88% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.76%     17.65% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.76%     29.41% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.88%     35.29% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.88%     41.18% # number of syscalls executed
system.cpu.kern.syscall::45                         3     17.65%     58.82% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.88%     64.71% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.88%     70.59% # number of syscalls executed
system.cpu.kern.syscall::71                         4     23.53%     94.12% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.88%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     17                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   121      8.83%      8.83% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.44%      9.26% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1001     73.01%     82.28% # number of callpals executed
system.cpu.kern.callpal::rdps                      11      0.80%     83.08% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     83.15% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     83.22% # number of callpals executed
system.cpu.kern.callpal::rti                      192     14.00%     97.23% # number of callpals executed
system.cpu.kern.callpal::callsys                   34      2.48%     99.71% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1371                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               313                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 187                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 187                      
system.cpu.kern.mode_good::user                   187                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.597444                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.748000                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2929451550     61.92%     61.92% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1801559000     38.08%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      121                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
