

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_load_in_VITIS_LOOP_88_1'
================================================================
* Date:           Tue Feb 17 02:21:40 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.746 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    65538|    65538|  0.655 ms|  0.655 ms|  65537|  65537|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- load_in_VITIS_LOOP_88_1  |    65536|    65536|         2|          1|          1|  65536|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    139|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      55|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      55|    193|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln87_1_fu_107_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln87_fu_119_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln88_fu_174_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln90_fu_163_p2       |         +|   0|  0|  23|          16|          16|
    |icmp_ln87_fu_101_p2      |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln88_fu_125_p2      |      icmp|   0|  0|  17|           9|          10|
    |select_ln87_1_fu_139_p3  |    select|   0|  0|   8|           1|           9|
    |select_ln87_fu_131_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 139|          80|          59|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_48                  |   9|          2|    9|         18|
    |indvar_flatten_fu_52     |   9|          2|   17|         34|
    |j_fu_44                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   38|         76|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_48                  |   9|   0|    9|          0|
    |indvar_flatten_fu_52     |  17|   0|   17|          0|
    |j_fu_44                  |   9|   0|    9|          0|
    |zext_ln90_1_reg_219      |  16|   0|   64|         48|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  55|   0|  103|         48|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+----------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_load_in_VITIS_LOOP_88_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_load_in_VITIS_LOOP_88_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_load_in_VITIS_LOOP_88_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_load_in_VITIS_LOOP_88_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_load_in_VITIS_LOOP_88_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_load_in_VITIS_LOOP_88_1|  return value|
|A_in_address0   |  out|   16|   ap_memory|                                         A_in|         array|
|A_in_ce0        |  out|    1|   ap_memory|                                         A_in|         array|
|A_in_q0         |   in|   24|   ap_memory|                                         A_in|         array|
|mem_A_address0  |  out|   16|   ap_memory|                                        mem_A|         array|
|mem_A_ce0       |  out|    1|   ap_memory|                                        mem_A|         array|
|mem_A_we0       |  out|    1|   ap_memory|                                        mem_A|         array|
|mem_A_d0        |  out|   24|   ap_memory|                                        mem_A|         array|
+----------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:88]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:87]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln87 = store i9 0, i9 %i" [top.cpp:87]   --->   Operation 10 'store' 'store_ln87' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln88 = store i9 0, i9 %j" [top.cpp:88]   --->   Operation 11 'store' 'store_ln88' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [top.cpp:87]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.02ns)   --->   "%icmp_ln87 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [top.cpp:87]   --->   Operation 14 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.02ns)   --->   "%add_ln87_1 = add i17 %indvar_flatten_load, i17 1" [top.cpp:87]   --->   Operation 15 'add' 'add_ln87_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %for.inc11, void %row_loop.preheader.exitStub" [top.cpp:87]   --->   Operation 16 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [top.cpp:88]   --->   Operation 17 'load' 'j_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:87]   --->   Operation 18 'load' 'i_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.92ns)   --->   "%add_ln87 = add i9 %i_load, i9 1" [top.cpp:87]   --->   Operation 19 'add' 'add_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.92ns)   --->   "%icmp_ln88 = icmp_eq  i9 %j_load, i9 256" [top.cpp:88]   --->   Operation 20 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.45ns)   --->   "%select_ln87 = select i1 %icmp_ln88, i9 0, i9 %j_load" [top.cpp:87]   --->   Operation 21 'select' 'select_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.45ns)   --->   "%select_ln87_1 = select i1 %icmp_ln88, i9 %add_ln87, i9 %i_load" [top.cpp:87]   --->   Operation 22 'select' 'select_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i9 %select_ln87_1" [top.cpp:90]   --->   Operation 23 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln90, i8 0" [top.cpp:90]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i9 %select_ln87" [top.cpp:90]   --->   Operation 25 'zext' 'zext_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.01ns)   --->   "%add_ln90 = add i16 %tmp, i16 %zext_ln90" [top.cpp:90]   --->   Operation 26 'add' 'add_ln90' <Predicate = (!icmp_ln87)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i16 %add_ln90" [top.cpp:90]   --->   Operation 27 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%A_in_addr = getelementptr i24 %A_in, i64 0, i64 %zext_ln90_1" [top.cpp:90]   --->   Operation 28 'getelementptr' 'A_in_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.35ns)   --->   "%A_in_load = load i16 %A_in_addr" [top.cpp:90]   --->   Operation 29 'load' 'A_in_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_2 : Operation 30 [1/1] (0.92ns)   --->   "%add_ln88 = add i9 %select_ln87, i9 1" [top.cpp:88]   --->   Operation 30 'add' 'add_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln87 = store i17 %add_ln87_1, i17 %indvar_flatten" [top.cpp:87]   --->   Operation 31 'store' 'store_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.48>
ST_2 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln87 = store i9 %select_ln87_1, i9 %i" [top.cpp:87]   --->   Operation 32 'store' 'store_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.48>
ST_2 : Operation 33 [1/1] (0.48ns)   --->   "%store_ln88 = store i9 %add_ln88, i9 %j" [top.cpp:88]   --->   Operation 33 'store' 'store_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.48>
ST_2 : Operation 41 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln87)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @load_in_VITIS_LOOP_88_1_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%mem_A_addr = getelementptr i24 %mem_A, i64 0, i64 %zext_ln90_1" [top.cpp:90]   --->   Operation 36 'getelementptr' 'mem_A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:89]   --->   Operation 37 'specpipeline' 'specpipeline_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_in_load = load i16 %A_in_addr" [top.cpp:90]   --->   Operation 38 'load' 'A_in_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_3 : Operation 39 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln90 = store i24 %A_in_load, i16 %mem_A_addr" [top.cpp:90]   --->   Operation 39 'store' 'store_ln90' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc" [top.cpp:88]   --->   Operation 40 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0110]
i                     (alloca           ) [ 0110]
indvar_flatten        (alloca           ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln87            (store            ) [ 0000]
store_ln88            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
icmp_ln87             (icmp             ) [ 0110]
add_ln87_1            (add              ) [ 0000]
br_ln87               (br               ) [ 0000]
j_load                (load             ) [ 0000]
i_load                (load             ) [ 0000]
add_ln87              (add              ) [ 0000]
icmp_ln88             (icmp             ) [ 0000]
select_ln87           (select           ) [ 0000]
select_ln87_1         (select           ) [ 0000]
trunc_ln90            (trunc            ) [ 0000]
tmp                   (bitconcatenate   ) [ 0000]
zext_ln90             (zext             ) [ 0000]
add_ln90              (add              ) [ 0000]
zext_ln90_1           (zext             ) [ 0101]
A_in_addr             (getelementptr    ) [ 0101]
add_ln88              (add              ) [ 0000]
store_ln87            (store            ) [ 0000]
store_ln87            (store            ) [ 0000]
store_ln88            (store            ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
mem_A_addr            (getelementptr    ) [ 0000]
specpipeline_ln89     (specpipeline     ) [ 0000]
A_in_load             (load             ) [ 0000]
store_ln90            (store            ) [ 0000]
br_ln88               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mem_A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_in_VITIS_LOOP_88_1_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="j_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="indvar_flatten_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="A_in_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="24" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="16" slack="0"/>
<pin id="60" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_in_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="16" slack="0"/>
<pin id="65" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_in_load/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="mem_A_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="24" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="16" slack="1"/>
<pin id="73" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_A_addr/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln90_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="24" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln0_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="17" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln87_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="9" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln88_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="9" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_load_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="17" slack="1"/>
<pin id="100" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln87_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="17" slack="0"/>
<pin id="103" dir="0" index="1" bw="17" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln87_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="17" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="j_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="1"/>
<pin id="115" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="9" slack="1"/>
<pin id="118" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln87_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="9" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln88_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="0" index="1" bw="9" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="select_ln87_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="9" slack="0"/>
<pin id="134" dir="0" index="2" bw="9" slack="0"/>
<pin id="135" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="select_ln87_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="9" slack="0"/>
<pin id="142" dir="0" index="2" bw="9" slack="0"/>
<pin id="143" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="trunc_ln90_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln90_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln90_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="9" slack="0"/>
<pin id="166" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln90_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln88_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln87_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="17" slack="0"/>
<pin id="182" dir="0" index="1" bw="17" slack="1"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln87_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="0" index="1" bw="9" slack="1"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln88_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="0"/>
<pin id="192" dir="0" index="1" bw="9" slack="1"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="j_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="202" class="1005" name="i_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="0"/>
<pin id="204" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="209" class="1005" name="indvar_flatten_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="17" slack="0"/>
<pin id="211" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="219" class="1005" name="zext_ln90_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="1"/>
<pin id="221" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln90_1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="A_in_addr_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="1"/>
<pin id="226" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="A_in_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="63" pin="3"/><net_sink comp="76" pin=1"/></net>

<net id="82"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="98" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="98" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="113" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="113" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="144"><net_src comp="125" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="119" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="116" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="131" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="151" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="159" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="178"><net_src comp="131" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="107" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="139" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="174" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="44" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="205"><net_src comp="48" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="212"><net_src comp="52" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="222"><net_src comp="169" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="227"><net_src comp="56" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="63" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_in | {}
	Port: mem_A | {3 }
 - Input state : 
	Port: top_kernel_Pipeline_load_in_VITIS_LOOP_88_1 : A_in | {2 3 }
	Port: top_kernel_Pipeline_load_in_VITIS_LOOP_88_1 : mem_A | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln87 : 1
		store_ln88 : 1
	State 2
		icmp_ln87 : 1
		add_ln87_1 : 1
		br_ln87 : 2
		add_ln87 : 1
		icmp_ln88 : 1
		select_ln87 : 2
		select_ln87_1 : 2
		trunc_ln90 : 3
		tmp : 4
		zext_ln90 : 3
		add_ln90 : 5
		zext_ln90_1 : 6
		A_in_addr : 7
		A_in_load : 8
		add_ln88 : 3
		store_ln87 : 2
		store_ln87 : 3
		store_ln88 : 4
	State 3
		store_ln90 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln87_1_fu_107  |    0    |    24   |
|    add   |    add_ln87_fu_119   |    0    |    16   |
|          |    add_ln90_fu_163   |    0    |    23   |
|          |    add_ln88_fu_174   |    0    |    16   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln87_fu_101   |    0    |    24   |
|          |   icmp_ln88_fu_125   |    0    |    16   |
|----------|----------------------|---------|---------|
|  select  |  select_ln87_fu_131  |    0    |    8    |
|          | select_ln87_1_fu_139 |    0    |    8    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln90_fu_147  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|      tmp_fu_151      |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln90_fu_159   |    0    |    0    |
|          |  zext_ln90_1_fu_169  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   135   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   A_in_addr_reg_224  |   16   |
|       i_reg_202      |    9   |
|indvar_flatten_reg_209|   17   |
|       j_reg_195      |    9   |
|  zext_ln90_1_reg_219 |   64   |
+----------------------+--------+
|         Total        |   115  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   32   ||  0.489  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   135  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   115  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   115  |   144  |
+-----------+--------+--------+--------+
