0.6
2019.1
May 24 2019
14:51:52
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Lecture 8/ls_register/ls_register.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Lecture 8/ls_register/ls_register.srcs/sim_1/new/tb.v,1636437964,verilog,,,,tb,,,,,,,,
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Lecture 8/ls_register/ls_register.srcs/sources_1/new/ls_register.v,1636437055,verilog,,/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Lecture 8/ls_register/ls_register.srcs/sim_1/new/tb.v,,ls_register,,,,,,,,
