#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002b696c6be00 .scope module, "a7_fetch_tb" "a7_fetch_tb" 2 2;
 .timescale 0 0;
v000002b696cb8210_0 .net "PC", 31 0, v000002b696cb7f90_0;  1 drivers
v000002b696cb82b0_0 .var "clk", 0 0;
v000002b696cb8350_0 .net "instruction", 31 0, L_000002b696c6ebf0;  1 drivers
v000002b696c66bc0_0 .var "reset", 0 0;
S_000002b696c6b2f0 .scope module, "u1" "instruction_fetch" 2 7, 3 2 0, S_000002b696c6be00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "instruction";
v000002b696cb7f90_0 .var "PC", 31 0;
v000002b696cb8030_0 .net "clk", 0 0, v000002b696cb82b0_0;  1 drivers
v000002b696cb80d0_0 .net "instruction", 31 0, L_000002b696c6ebf0;  alias, 1 drivers
v000002b696cb8170_0 .net "reset", 0 0, v000002b696c66bc0_0;  1 drivers
E_000002b696c6a0d0 .event posedge, v000002b696cb8030_0;
S_000002b696c6b6d0 .scope module, "u1" "instruction_memory" 3 8, 4 1 0, S_000002b696c6b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_000002b696c6ebf0 .functor BUFZ 32, L_000002b696c66c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b696c6b860_0 .net *"_ivl_0", 31 0, L_000002b696c66c60;  1 drivers
v000002b696c6b900_0 .net "address", 31 0, v000002b696cb7f90_0;  alias, 1 drivers
v000002b696c6b9a0_0 .net "instruction", 31 0, L_000002b696c6ebf0;  alias, 1 drivers
v000002b696c6ba40 .array "memory", 15 0, 31 0;
L_000002b696c66c60 .array/port v000002b696c6ba40, v000002b696cb7f90_0;
    .scope S_000002b696c6b6d0;
T_0 ;
    %pushi/vec4 69664, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b696c6ba40, 4, 0;
    %pushi/vec4 71715, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b696c6ba40, 4, 0;
    %pushi/vec4 73764, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b696c6ba40, 4, 0;
    %pushi/vec4 75813, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b696c6ba40, 4, 0;
    %pushi/vec4 77952, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b696c6ba40, 4, 0;
    %pushi/vec4 77861, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b696c6ba40, 4, 0;
    %pushi/vec4 335609864, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b696c6ba40, 4, 0;
    %pushi/vec4 1342177288, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b696c6ba40, 4, 0;
    %pushi/vec4 536870944, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b696c6ba40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b696c6ba40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b696c6ba40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b696c6ba40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b696c6ba40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b696c6ba40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b696c6ba40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b696c6ba40, 4, 0;
    %end;
    .thread T_0;
    .scope S_000002b696c6b2f0;
T_1 ;
    %wait E_000002b696c6a0d0;
    %load/vec4 v000002b696cb8170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b696cb7f90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002b696cb7f90_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002b696cb7f90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002b696c6be00;
T_2 ;
    %delay 15, 0;
    %load/vec4 v000002b696cb82b0_0;
    %inv;
    %store/vec4 v000002b696cb82b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002b696c6be00;
T_3 ;
    %vpi_call 2 10 "$dumpfile", "a7_fetch_tb.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002b696c6be00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b696cb82b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b696c66bc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b696c66bc0_0, 0, 1;
    %delay 60, 0;
    %vpi_call 2 17 "$display", "PC = %d\012instruction = %d", v000002b696cb8210_0, v000002b696cb8350_0 {0 0 0};
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "a7_fetch_tb.v";
    "./a7_instruction_fetch.v";
    "./a7_instruction_memory.v";
