// Seed: 4248072723
module module_0;
  tri0 id_17 = (id_8 < 1);
  assign id_14 = id_9;
  assign id_15 = id_0;
  wire id_18, id_19;
  wire id_20;
  assign id_14 = 1;
  wire id_21, id_22, id_23, id_24, id_25;
  wire id_26;
  wire id_27;
endmodule : id_28
module module_1 (
    input uwire id_0,
    output wand id_1,
    input uwire id_2,
    output tri id_3,
    output tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    input tri0 id_7
);
  wire id_9;
  module_0();
endmodule
