static void F_1 (\r\nT_1 * V_1 ,\r\nint V_2 ,\r\nint V_3\r\n)\r\n{\r\nF_2 ( ( V_4 , L_1 , V_3 , V_2 ) ) ;\r\nAssert ( V_3 > 0 && V_3 <= 15 , L_2 ) ;\r\nV_1 -> V_5 += ( V_6 ) V_3 ;\r\nif ( V_1 -> V_7 > ( int ) V_8 - V_3 ) {\r\nV_1 -> V_9 |= ( V_2 << V_1 -> V_7 ) ;\r\nF_3 ( V_1 , V_1 -> V_9 ) ;\r\nV_1 -> V_9 = ( V_10 ) V_2 >> ( V_8 - V_1 -> V_7 ) ;\r\nV_1 -> V_7 += V_3 - V_8 ;\r\n} else {\r\nV_1 -> V_9 |= V_2 << V_1 -> V_7 ;\r\nV_1 -> V_7 += V_3 ;\r\n}\r\n}\r\nstatic void F_4 ( void )\r\n{\r\nstatic int V_11 ;\r\nint V_12 ;\r\nint V_13 ;\r\nint V_3 ;\r\nint V_14 ;\r\nint V_15 ;\r\nV_10 V_16 [ V_17 + 1 ] ;\r\nif ( V_11 ) return;\r\nV_3 = 0 ;\r\nfor ( V_14 = 0 ; V_14 < V_18 - 1 ; V_14 ++ ) {\r\nV_19 [ V_14 ] = V_3 ;\r\nfor ( V_12 = 0 ; V_12 < ( 1 << V_20 [ V_14 ] ) ; V_12 ++ ) {\r\nV_21 [ V_3 ++ ] = ( V_22 ) V_14 ;\r\n}\r\n}\r\nAssert ( V_3 == 256 , L_3 ) ;\r\nV_21 [ V_3 - 1 ] = ( V_22 ) V_14 ;\r\nV_15 = 0 ;\r\nfor ( V_14 = 0 ; V_14 < 16 ; V_14 ++ ) {\r\nV_23 [ V_14 ] = V_15 ;\r\nfor ( V_12 = 0 ; V_12 < ( 1 << V_24 [ V_14 ] ) ; V_12 ++ ) {\r\nV_25 [ V_15 ++ ] = ( V_22 ) V_14 ;\r\n}\r\n}\r\nAssert ( V_15 == 256 , L_4 ) ;\r\nV_15 >>= 7 ;\r\nfor ( ; V_14 < V_26 ; V_14 ++ ) {\r\nV_23 [ V_14 ] = V_15 << 7 ;\r\nfor ( V_12 = 0 ; V_12 < ( 1 << ( V_24 [ V_14 ] - 7 ) ) ; V_12 ++ ) {\r\nV_25 [ 256 + V_15 ++ ] = ( V_22 ) V_14 ;\r\n}\r\n}\r\nAssert ( V_15 == 256 , L_5 ) ;\r\nfor ( V_13 = 0 ; V_13 <= V_17 ; V_13 ++ ) V_16 [ V_13 ] = 0 ;\r\nV_12 = 0 ;\r\nwhile ( V_12 <= 143 ) V_27 [ V_12 ++ ] . V_28 = 8 , V_16 [ 8 ] ++ ;\r\nwhile ( V_12 <= 255 ) V_27 [ V_12 ++ ] . V_28 = 9 , V_16 [ 9 ] ++ ;\r\nwhile ( V_12 <= 279 ) V_27 [ V_12 ++ ] . V_28 = 7 , V_16 [ 7 ] ++ ;\r\nwhile ( V_12 <= 287 ) V_27 [ V_12 ++ ] . V_28 = 8 , V_16 [ 8 ] ++ ;\r\nF_5 ( ( V_29 * ) V_27 , V_30 + 1 , V_16 ) ;\r\nfor ( V_12 = 0 ; V_12 < V_26 ; V_12 ++ ) {\r\nV_31 [ V_12 ] . V_28 = 5 ;\r\nV_31 [ V_12 ] . V_32 = F_6 ( ( unsigned ) V_12 , 5 ) ;\r\n}\r\nV_11 = 1 ;\r\n}\r\nvoid F_7 (\r\nT_1 * V_1\r\n)\r\n{\r\nF_4 () ;\r\nV_1 -> V_33 = 0L ;\r\nV_1 -> V_34 . V_35 = V_1 -> V_36 ;\r\nV_1 -> V_34 . V_37 = & V_38 ;\r\nV_1 -> V_39 . V_35 = V_1 -> V_40 ;\r\nV_1 -> V_39 . V_37 = & V_41 ;\r\nV_1 -> V_42 . V_35 = V_1 -> V_43 ;\r\nV_1 -> V_42 . V_37 = & V_44 ;\r\nV_1 -> V_9 = 0 ;\r\nV_1 -> V_7 = 0 ;\r\nV_1 -> V_45 = 8 ;\r\n#ifdef F_8\r\nV_1 -> V_5 = 0L ;\r\n#endif\r\nF_9 ( V_1 ) ;\r\n}\r\nstatic void F_9 (\r\nT_1 * V_1\r\n)\r\n{\r\nint V_12 ;\r\nfor ( V_12 = 0 ; V_12 < V_30 ; V_12 ++ ) V_1 -> V_36 [ V_12 ] . V_46 = 0 ;\r\nfor ( V_12 = 0 ; V_12 < V_26 ; V_12 ++ ) V_1 -> V_40 [ V_12 ] . V_46 = 0 ;\r\nfor ( V_12 = 0 ; V_12 < V_47 ; V_12 ++ ) V_1 -> V_43 [ V_12 ] . V_46 = 0 ;\r\nV_1 -> V_36 [ V_48 ] . V_46 = 1 ;\r\nV_1 -> V_49 = V_1 -> V_50 = 0L ;\r\nV_1 -> V_51 = V_1 -> V_52 = 0 ;\r\n}\r\nstatic void F_10 (\r\nT_1 * V_1 ,\r\nV_29 * V_53 ,\r\nint V_54\r\n)\r\n{\r\nint V_55 = V_1 -> V_56 [ V_54 ] ;\r\nint V_57 = V_54 << 1 ;\r\nwhile ( V_57 <= V_1 -> V_58 ) {\r\nif ( V_57 < V_1 -> V_58 &&\r\nF_11 ( V_53 , V_1 -> V_56 [ V_57 + 1 ] , V_1 -> V_56 [ V_57 ] , V_1 -> V_59 ) ) {\r\nV_57 ++ ;\r\n}\r\nif ( F_11 ( V_53 , V_55 , V_1 -> V_56 [ V_57 ] , V_1 -> V_59 ) ) break;\r\nV_1 -> V_56 [ V_54 ] = V_1 -> V_56 [ V_57 ] ; V_54 = V_57 ;\r\nV_57 <<= 1 ;\r\n}\r\nV_1 -> V_56 [ V_54 ] = V_55 ;\r\n}\r\nstatic void F_12 (\r\nT_1 * V_1 ,\r\nT_2 * V_60\r\n)\r\n{\r\nV_29 * V_53 = V_60 -> V_35 ;\r\nint V_61 = V_60 -> V_61 ;\r\nconst V_29 * V_62 = V_60 -> V_37 -> V_63 ;\r\nconst int * V_64 = V_60 -> V_37 -> V_65 ;\r\nint V_66 = V_60 -> V_37 -> V_67 ;\r\nint V_68 = V_60 -> V_37 -> V_68 ;\r\nint V_69 ;\r\nint V_12 , V_70 ;\r\nint V_13 ;\r\nint V_71 ;\r\nV_10 V_72 ;\r\nint V_73 = 0 ;\r\nfor ( V_13 = 0 ; V_13 <= V_17 ; V_13 ++ ) V_1 -> V_16 [ V_13 ] = 0 ;\r\nV_53 [ V_1 -> V_56 [ V_1 -> V_74 ] ] . V_28 = 0 ;\r\nfor ( V_69 = V_1 -> V_74 + 1 ; V_69 < V_75 ; V_69 ++ ) {\r\nV_12 = V_1 -> V_56 [ V_69 ] ;\r\nV_13 = V_53 [ V_53 [ V_12 ] . V_76 ] . V_28 + 1 ;\r\nif ( V_13 > V_68 ) V_13 = V_68 , V_73 ++ ;\r\nV_53 [ V_12 ] . V_28 = ( V_10 ) V_13 ;\r\nif ( V_12 > V_61 ) continue;\r\nV_1 -> V_16 [ V_13 ] ++ ;\r\nV_71 = 0 ;\r\nif ( V_12 >= V_66 ) V_71 = V_64 [ V_12 - V_66 ] ;\r\nV_72 = V_53 [ V_12 ] . V_46 ;\r\nV_1 -> V_49 += ( V_6 ) V_72 * ( V_13 + V_71 ) ;\r\nif ( V_62 ) V_1 -> V_50 += ( V_6 ) V_72 * ( V_62 [ V_12 ] . V_28 + V_71 ) ;\r\n}\r\nif ( V_73 == 0 ) return;\r\nF_13 ( ( V_4 , L_6 ) ) ;\r\ndo {\r\nV_13 = V_68 - 1 ;\r\nwhile ( V_1 -> V_16 [ V_13 ] == 0 ) V_13 -- ;\r\nV_1 -> V_16 [ V_13 ] -- ;\r\nV_1 -> V_16 [ V_13 + 1 ] += 2 ;\r\nV_1 -> V_16 [ V_68 ] -- ;\r\nV_73 -= 2 ;\r\n} while ( V_73 > 0 );\r\nfor ( V_13 = V_68 ; V_13 != 0 ; V_13 -- ) {\r\nV_12 = V_1 -> V_16 [ V_13 ] ;\r\nwhile ( V_12 != 0 ) {\r\nV_70 = V_1 -> V_56 [ -- V_69 ] ;\r\nif ( V_70 > V_61 ) continue;\r\nif ( V_53 [ V_70 ] . V_28 != ( unsigned ) V_13 ) {\r\nF_13 ( ( V_4 , L_7 , V_70 , V_53 [ V_70 ] . V_28 , V_13 ) ) ;\r\nV_1 -> V_49 += ( ( long ) V_13 - ( long ) V_53 [ V_70 ] . V_28 )\r\n* ( long ) V_53 [ V_70 ] . V_46 ;\r\nV_53 [ V_70 ] . V_28 = ( V_10 ) V_13 ;\r\n}\r\nV_12 -- ;\r\n}\r\n}\r\n}\r\nstatic void F_5 (\r\nV_29 * V_53 ,\r\nint V_61 ,\r\nV_10 * V_16\r\n)\r\n{\r\nV_10 V_77 [ V_17 + 1 ] ;\r\nV_10 V_14 = 0 ;\r\nint V_13 ;\r\nint V_12 ;\r\nfor ( V_13 = 1 ; V_13 <= V_17 ; V_13 ++ ) {\r\nV_77 [ V_13 ] = V_14 = ( V_14 + V_16 [ V_13 - 1 ] ) << 1 ;\r\n}\r\nAssert ( V_14 + V_16 [ V_17 ] - 1 == ( 1 << V_17 ) - 1 ,\r\nL_8 ) ;\r\nF_14 ( ( V_4 , L_9 , V_61 ) ) ;\r\nfor ( V_12 = 0 ; V_12 <= V_61 ; V_12 ++ ) {\r\nint V_78 = V_53 [ V_12 ] . V_28 ;\r\nif ( V_78 == 0 ) continue;\r\nV_53 [ V_12 ] . V_32 = F_6 ( V_77 [ V_78 ] ++ , V_78 ) ;\r\nF_15 ( V_53 != V_27 , ( V_4 , L_10 ,\r\nV_12 , ( isgraph ( V_12 ) ? V_12 : ' ' ) , V_78 , V_53 [ V_12 ] . V_32 , V_77 [ V_78 ] - 1 ) ) ;\r\n}\r\n}\r\nstatic void F_16 (\r\nT_1 * V_1 ,\r\nT_2 * V_60\r\n)\r\n{\r\nV_29 * V_53 = V_60 -> V_35 ;\r\nconst V_29 * V_62 = V_60 -> V_37 -> V_63 ;\r\nint V_79 = V_60 -> V_37 -> V_79 ;\r\nint V_12 , V_70 ;\r\nint V_61 = - 1 ;\r\nint V_80 ;\r\nV_1 -> V_58 = 0 , V_1 -> V_74 = V_75 ;\r\nfor ( V_12 = 0 ; V_12 < V_79 ; V_12 ++ ) {\r\nif ( V_53 [ V_12 ] . V_46 != 0 ) {\r\nV_1 -> V_56 [ ++ ( V_1 -> V_58 ) ] = V_61 = V_12 ;\r\nV_1 -> V_59 [ V_12 ] = 0 ;\r\n} else {\r\nV_53 [ V_12 ] . V_28 = 0 ;\r\n}\r\n}\r\nwhile ( V_1 -> V_58 < 2 ) {\r\nV_80 = V_1 -> V_56 [ ++ ( V_1 -> V_58 ) ] = ( V_61 < 2 ? ++ V_61 : 0 ) ;\r\nV_53 [ V_80 ] . V_46 = 1 ;\r\nV_1 -> V_59 [ V_80 ] = 0 ;\r\nV_1 -> V_49 -- ; if ( V_62 ) V_1 -> V_50 -= V_62 [ V_80 ] . V_28 ;\r\n}\r\nV_60 -> V_61 = V_61 ;\r\nfor ( V_12 = V_1 -> V_58 / 2 ; V_12 >= 1 ; V_12 -- ) F_10 ( V_1 , V_53 , V_12 ) ;\r\nV_80 = V_79 ;\r\ndo {\r\nF_17 ( V_1 , V_53 , V_12 ) ;\r\nV_70 = V_1 -> V_56 [ V_81 ] ;\r\nV_1 -> V_56 [ -- ( V_1 -> V_74 ) ] = V_12 ;\r\nV_1 -> V_56 [ -- ( V_1 -> V_74 ) ] = V_70 ;\r\nV_53 [ V_80 ] . V_46 = V_53 [ V_12 ] . V_46 + V_53 [ V_70 ] . V_46 ;\r\nV_1 -> V_59 [ V_80 ] = ( V_22 ) ( F_18 ( V_1 -> V_59 [ V_12 ] , V_1 -> V_59 [ V_70 ] ) + 1 ) ;\r\nV_53 [ V_12 ] . V_76 = V_53 [ V_70 ] . V_76 = ( V_10 ) V_80 ;\r\n#ifdef F_19\r\nif ( V_53 == V_1 -> V_43 ) {\r\nfprintf ( V_4 , L_11 ,\r\nV_80 , V_53 [ V_80 ] . V_46 , V_12 , V_53 [ V_12 ] . V_46 , V_70 , V_53 [ V_70 ] . V_46 ) ;\r\n}\r\n#endif\r\nV_1 -> V_56 [ V_81 ] = V_80 ++ ;\r\nF_10 ( V_1 , V_53 , V_81 ) ;\r\n} while ( V_1 -> V_58 >= 2 );\r\nV_1 -> V_56 [ -- ( V_1 -> V_74 ) ] = V_1 -> V_56 [ V_81 ] ;\r\nF_12 ( V_1 , ( T_2 * ) V_60 ) ;\r\nF_5 ( ( V_29 * ) V_53 , V_61 , V_1 -> V_16 ) ;\r\n}\r\nstatic void F_20 (\r\nT_1 * V_1 ,\r\nV_29 * V_53 ,\r\nint V_61\r\n)\r\n{\r\nint V_12 ;\r\nint V_82 = - 1 ;\r\nint V_83 ;\r\nint V_84 = V_53 [ 0 ] . V_28 ;\r\nint V_85 = 0 ;\r\nint V_86 = 7 ;\r\nint V_87 = 4 ;\r\nif ( V_84 == 0 ) V_86 = 138 , V_87 = 3 ;\r\nV_53 [ V_61 + 1 ] . V_28 = ( V_10 ) 0xffff ;\r\nfor ( V_12 = 0 ; V_12 <= V_61 ; V_12 ++ ) {\r\nV_83 = V_84 ; V_84 = V_53 [ V_12 + 1 ] . V_28 ;\r\nif ( ++ V_85 < V_86 && V_83 == V_84 ) {\r\ncontinue;\r\n} else if ( V_85 < V_87 ) {\r\nV_1 -> V_43 [ V_83 ] . V_46 += V_85 ;\r\n} else if ( V_83 != 0 ) {\r\nif ( V_83 != V_82 ) V_1 -> V_43 [ V_83 ] . V_46 ++ ;\r\nV_1 -> V_43 [ V_88 ] . V_46 ++ ;\r\n} else if ( V_85 <= 10 ) {\r\nV_1 -> V_43 [ V_89 ] . V_46 ++ ;\r\n} else {\r\nV_1 -> V_43 [ V_90 ] . V_46 ++ ;\r\n}\r\nV_85 = 0 ; V_82 = V_83 ;\r\nif ( V_84 == 0 ) {\r\nV_86 = 138 , V_87 = 3 ;\r\n} else if ( V_83 == V_84 ) {\r\nV_86 = 6 , V_87 = 3 ;\r\n} else {\r\nV_86 = 7 , V_87 = 4 ;\r\n}\r\n}\r\n}\r\nstatic void F_21 (\r\nT_1 * V_1 ,\r\nV_29 * V_53 ,\r\nint V_61\r\n)\r\n{\r\nint V_12 ;\r\nint V_82 = - 1 ;\r\nint V_83 ;\r\nint V_84 = V_53 [ 0 ] . V_28 ;\r\nint V_85 = 0 ;\r\nint V_86 = 7 ;\r\nint V_87 = 4 ;\r\nif ( V_84 == 0 ) V_86 = 138 , V_87 = 3 ;\r\nfor ( V_12 = 0 ; V_12 <= V_61 ; V_12 ++ ) {\r\nV_83 = V_84 ; V_84 = V_53 [ V_12 + 1 ] . V_28 ;\r\nif ( ++ V_85 < V_86 && V_83 == V_84 ) {\r\ncontinue;\r\n} else if ( V_85 < V_87 ) {\r\ndo { F_22 ( V_1 , V_83 , V_1 -> V_43 ) ; } while ( -- V_85 != 0 );\r\n} else if ( V_83 != 0 ) {\r\nif ( V_83 != V_82 ) {\r\nF_22 ( V_1 , V_83 , V_1 -> V_43 ) ; V_85 -- ;\r\n}\r\nAssert ( V_85 >= 3 && V_85 <= 6 , L_12 ) ;\r\nF_22 ( V_1 , V_88 , V_1 -> V_43 ) ; F_1 ( V_1 , V_85 - 3 , 2 ) ;\r\n} else if ( V_85 <= 10 ) {\r\nF_22 ( V_1 , V_89 , V_1 -> V_43 ) ; F_1 ( V_1 , V_85 - 3 , 3 ) ;\r\n} else {\r\nF_22 ( V_1 , V_90 , V_1 -> V_43 ) ; F_1 ( V_1 , V_85 - 11 , 7 ) ;\r\n}\r\nV_85 = 0 ; V_82 = V_83 ;\r\nif ( V_84 == 0 ) {\r\nV_86 = 138 , V_87 = 3 ;\r\n} else if ( V_83 == V_84 ) {\r\nV_86 = 6 , V_87 = 3 ;\r\n} else {\r\nV_86 = 7 , V_87 = 4 ;\r\n}\r\n}\r\n}\r\nstatic int F_23 (\r\nT_1 * V_1\r\n)\r\n{\r\nint V_91 ;\r\nF_20 ( V_1 , ( V_29 * ) V_1 -> V_36 , V_1 -> V_34 . V_61 ) ;\r\nF_20 ( V_1 , ( V_29 * ) V_1 -> V_40 , V_1 -> V_39 . V_61 ) ;\r\nF_16 ( V_1 , ( T_2 * ) ( & ( V_1 -> V_42 ) ) ) ;\r\nfor ( V_91 = V_47 - 1 ; V_91 >= 3 ; V_91 -- ) {\r\nif ( V_1 -> V_43 [ V_92 [ V_91 ] ] . V_28 != 0 ) break;\r\n}\r\nV_1 -> V_49 += 3 * ( V_91 + 1 ) + 5 + 5 + 4 ;\r\nF_14 ( ( V_4 , L_13 ,\r\nV_1 -> V_49 , V_1 -> V_50 ) ) ;\r\nreturn V_91 ;\r\n}\r\nstatic void F_24 (\r\nT_1 * V_1 ,\r\nint V_93 ,\r\nint V_94 ,\r\nint V_95\r\n)\r\n{\r\nint V_96 ;\r\nAssert ( V_93 >= 257 && V_94 >= 1 && V_95 >= 4 , L_14 ) ;\r\nAssert ( V_93 <= V_30 && V_94 <= V_26 && V_95 <= V_47 ,\r\nL_15 ) ;\r\nF_14 ( ( V_4 , L_16 ) ) ;\r\nF_1 ( V_1 , V_93 - 257 , 5 ) ;\r\nF_1 ( V_1 , V_94 - 1 , 5 ) ;\r\nF_1 ( V_1 , V_95 - 4 , 4 ) ;\r\nfor ( V_96 = 0 ; V_96 < V_95 ; V_96 ++ ) {\r\nF_14 ( ( V_4 , L_17 , V_92 [ V_96 ] ) ) ;\r\nF_1 ( V_1 , V_1 -> V_43 [ V_92 [ V_96 ] ] . V_28 , 3 ) ;\r\n}\r\nF_14 ( ( V_4 , L_18 , V_1 -> V_5 ) ) ;\r\nF_21 ( V_1 , ( V_29 * ) V_1 -> V_36 , V_93 - 1 ) ;\r\nF_14 ( ( V_4 , L_19 , V_1 -> V_5 ) ) ;\r\nF_21 ( V_1 , ( V_29 * ) V_1 -> V_40 , V_94 - 1 ) ;\r\nF_14 ( ( V_4 , L_20 , V_1 -> V_5 ) ) ;\r\n}\r\nvoid F_25 (\r\nT_1 * V_1 ,\r\nchar * V_97 ,\r\nV_6 V_98 ,\r\nint V_99\r\n)\r\n{\r\nF_1 ( V_1 , ( V_100 << 1 ) + V_99 , 3 ) ;\r\nV_1 -> V_33 = ( V_1 -> V_33 + 3 + 7 ) & ( V_6 ) ~ 7L ;\r\nV_1 -> V_33 += ( V_98 + 4 ) << 3 ;\r\nF_26 ( V_1 , V_97 , ( unsigned ) V_98 , 1 ) ;\r\n}\r\nvoid F_27 (\r\nT_1 * V_1\r\n)\r\n{\r\nF_1 ( V_1 , ( V_100 << 1 ) , 3 ) ;\r\nF_28 ( V_1 ) ;\r\nV_1 -> V_33 = ( V_1 -> V_33 + 3 ) & ~ 7L ;\r\n}\r\nvoid F_29 (\r\nT_1 * V_1\r\n)\r\n{\r\nF_1 ( V_1 , V_101 << 1 , 3 ) ;\r\nF_22 ( V_1 , V_48 , V_27 ) ;\r\nV_1 -> V_33 += 10L ;\r\nF_30 ( V_1 ) ;\r\nif ( 1 + V_1 -> V_45 + 10 - V_1 -> V_7 < 9 ) {\r\nF_1 ( V_1 , V_101 << 1 , 3 ) ;\r\nF_22 ( V_1 , V_48 , V_27 ) ;\r\nV_1 -> V_33 += 10L ;\r\nF_30 ( V_1 ) ;\r\n}\r\nV_1 -> V_45 = 7 ;\r\n}\r\nint F_31 (\r\nT_1 * V_1 ,\r\nunsigned V_15 ,\r\nunsigned V_102\r\n)\r\n{\r\nV_1 -> V_103 [ V_1 -> V_51 ] = ( V_10 ) V_15 ;\r\nV_1 -> V_104 [ V_1 -> V_51 ++ ] = ( V_22 ) V_102 ;\r\nif ( V_15 == 0 ) {\r\nV_1 -> V_36 [ V_102 ] . V_46 ++ ;\r\n} else {\r\nV_1 -> V_52 ++ ;\r\nV_15 -- ;\r\nAssert ( ( V_10 ) V_15 < ( V_10 ) F_32 ( V_1 ) &&\r\n( V_10 ) V_102 <= ( V_10 ) ( V_105 - V_106 ) &&\r\n( V_10 ) F_33 ( V_15 ) < ( V_10 ) V_26 , L_21 ) ;\r\nV_1 -> V_36 [ V_21 [ V_102 ] + V_107 + 1 ] . V_46 ++ ;\r\nV_1 -> V_40 [ F_33 ( V_15 ) ] . V_46 ++ ;\r\n}\r\nif ( ( V_1 -> V_51 & 0xfff ) == 0 && V_1 -> V_108 > 2 ) {\r\nV_6 V_109 = ( V_6 ) V_1 -> V_51 * 8L ;\r\nV_6 V_110 = ( V_6 ) ( ( long ) V_1 -> V_111 - V_1 -> V_112 ) ;\r\nint V_113 ;\r\nfor ( V_113 = 0 ; V_113 < V_26 ; V_113 ++ ) {\r\nV_109 += ( V_6 ) V_1 -> V_40 [ V_113 ] . V_46 *\r\n( 5L + V_24 [ V_113 ] ) ;\r\n}\r\nV_109 >>= 3 ;\r\nF_14 ( ( V_4 , L_22 ,\r\nV_1 -> V_51 , V_110 , V_109 ,\r\n100L - V_109 * 100L / V_110 ) ) ;\r\nif ( V_1 -> V_52 < V_1 -> V_51 / 2 && V_109 < V_110 / 2 ) return 1 ;\r\n}\r\nreturn ( V_1 -> V_51 == V_1 -> V_114 - 1 ) ;\r\n}\r\nstatic void F_34 (\r\nT_1 * V_1 ,\r\nV_29 * V_115 ,\r\nV_29 * V_116\r\n)\r\n{\r\nunsigned V_15 ;\r\nint V_102 ;\r\nunsigned V_117 = 0 ;\r\nunsigned V_14 ;\r\nint V_64 ;\r\nif ( V_1 -> V_51 != 0 ) do {\r\nV_15 = V_1 -> V_103 [ V_117 ] ;\r\nV_102 = V_1 -> V_104 [ V_117 ++ ] ;\r\nif ( V_15 == 0 ) {\r\nF_22 ( V_1 , V_102 , V_115 ) ;\r\nF_15 ( isgraph ( V_102 ) , ( V_4 , L_23 , V_102 ) ) ;\r\n} else {\r\nV_14 = V_21 [ V_102 ] ;\r\nF_22 ( V_1 , V_14 + V_107 + 1 , V_115 ) ;\r\nV_64 = V_20 [ V_14 ] ;\r\nif ( V_64 != 0 ) {\r\nV_102 -= V_19 [ V_14 ] ;\r\nF_1 ( V_1 , V_102 , V_64 ) ;\r\n}\r\nV_15 -- ;\r\nV_14 = F_33 ( V_15 ) ;\r\nAssert ( V_14 < V_26 , L_24 ) ;\r\nF_22 ( V_1 , V_14 , V_116 ) ;\r\nV_64 = V_24 [ V_14 ] ;\r\nif ( V_64 != 0 ) {\r\nV_15 -= V_23 [ V_14 ] ;\r\nF_1 ( V_1 , V_15 , V_64 ) ;\r\n}\r\n}\r\nAssert ( V_1 -> V_118 < V_1 -> V_114 + 2 * V_117 , L_25 ) ;\r\n} while ( V_117 < V_1 -> V_51 );\r\nF_22 ( V_1 , V_48 , V_115 ) ;\r\nV_1 -> V_45 = V_115 [ V_48 ] . V_28 ;\r\n}\r\nstatic void F_35 (\r\nT_1 * V_1\r\n)\r\n{\r\nint V_12 = 0 ;\r\nunsigned V_119 = 0 ;\r\nunsigned V_120 = 0 ;\r\nwhile ( V_12 < 7 ) V_120 += V_1 -> V_36 [ V_12 ++ ] . V_46 ;\r\nwhile ( V_12 < 128 ) V_119 += V_1 -> V_36 [ V_12 ++ ] . V_46 ;\r\nwhile ( V_12 < V_107 ) V_120 += V_1 -> V_36 [ V_12 ++ ] . V_46 ;\r\nV_1 -> V_121 = ( V_122 ) ( V_120 > ( V_119 >> 2 ) ? V_123 : V_124 ) ;\r\n}\r\nstatic void F_26 (\r\nT_1 * V_1 ,\r\nchar * V_97 ,\r\nunsigned V_78 ,\r\nint V_125\r\n)\r\n{\r\nF_28 ( V_1 ) ;\r\nV_1 -> V_45 = 8 ;\r\nif ( V_125 ) {\r\nF_3 ( V_1 , ( V_10 ) V_78 ) ;\r\nF_3 ( V_1 , ( V_10 ) ~ V_78 ) ;\r\n#ifdef F_8\r\nV_1 -> V_5 += 2 * 16 ;\r\n#endif\r\n}\r\n#ifdef F_8\r\nV_1 -> V_5 += ( V_6 ) V_78 << 3 ;\r\n#endif\r\nmemcpy ( & V_1 -> V_126 [ V_1 -> V_118 ] , V_97 , V_78 ) ;\r\nV_1 -> V_118 += V_78 ;\r\n}
