
---------- Begin Simulation Statistics ----------
simSeconds                                   0.074301                       # Number of seconds simulated (Second)
simTicks                                  74301211250                       # Number of ticks simulated (Tick)
finalTick                                 74301211250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1349.86                       # Real time elapsed on the host (Second)
hostTickRate                                 55043824                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     766528                       # Number of bytes of host memory used (Byte)
simInsts                                    114569046                       # Number of instructions simulated (Count)
simOps                                      207924408                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    84875                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     154035                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       297204846                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       75646898                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1159                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      75578580                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  3289                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              630641                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           744603                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                373                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          296787696                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.254655                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             0.999688                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                271752676     91.56%     91.56% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  6919280      2.33%     93.90% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  5779985      1.95%     95.84% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  2115571      0.71%     96.56% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  5340476      1.80%     98.36% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1675343      0.56%     98.92% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1836525      0.62%     99.54% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   947872      0.32%     99.86% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   419968      0.14%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            296787696                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  15639      2.04%      2.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      2.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      2.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      2.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      2.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      2.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      2.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      2.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      2.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      2.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      2.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      2.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      2.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   122      0.02%      2.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      2.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   150      0.02%      2.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   51      0.01%      2.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      2.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      2.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  20      0.00%      2.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      2.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      2.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      2.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           693316     90.66%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     92.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  1951      0.26%     93.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1102      0.14%     93.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              573      0.07%     93.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           51853      6.78%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        25601      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     44392474     58.74%     58.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          263      0.00%     58.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2977      0.00%     58.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      4756031      6.29%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          484      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         1602      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        30960      0.04%     65.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           70      0.00%     65.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         4643      0.01%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         3707      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1290      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      7758895     10.27%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           16      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3013385      3.99%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           11      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      1504485      1.99%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       169878      0.22%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       313631      0.41%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      9843296     13.02%     95.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      3754881      4.97%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      75578580                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.254298                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             764779                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.010119                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               380599493                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               42553117                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       41855222                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 68113431                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                33725855                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        33616911                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   41888132                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    34429626                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         75548007                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      9999898                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    30573                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          14067442                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       7673449                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     4067544                       # Number of stores executed (Count)
system.cpu0.numRate                          0.254195                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1784                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         417150                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   40542016                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     75017410                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              7.330786                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         7.330786                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.136411                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.136411                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  62955807                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 29229698                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   43674903                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  26855304                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   44255545                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  24465676                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 31432963                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       9966096                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      4073520                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       254439                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       252879                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                7726877                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          7665699                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             9014                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             4590975                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                4587270                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999193                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  18680                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                21                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           9908                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5546                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4362                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          855                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         522391                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            786                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             8620                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    296712216                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.252829                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.297067                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      281713780     94.95%     94.95% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        3635507      1.23%     96.17% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        1058990      0.36%     96.53% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1968344      0.66%     97.19% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         712767      0.24%     97.43% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5          32027      0.01%     97.44% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         114095      0.04%     97.48% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         150530      0.05%     97.53% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        7326176      2.47%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    296712216                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            40542016                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              75017410                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   13924677                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      9876153                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        368                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   7626331                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  33562373                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   54951199                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 7649                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        11644      0.02%      0.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     44041547     58.71%     58.72% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          246      0.00%     58.72% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2691      0.00%     58.73% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      4753179      6.34%     65.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     65.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         1098      0.00%     65.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        11722      0.02%     65.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           66      0.00%     65.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         3104      0.00%     65.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3048      0.00%     65.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          507      0.00%     65.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      7754458     10.34%     75.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           16      0.00%     75.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3006720      4.01%     79.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           11      0.00%     79.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      1502260      2.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       109862      0.15%     81.58% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       294211      0.39%     81.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      9766291     13.02%     95.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      3754313      5.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     75017410                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      7326176                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      8095275                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          8095275                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      8095275                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         8095275                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      5880657                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        5880657                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      5880657                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       5880657                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 320751952995                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 320751952995                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 320751952995                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 320751952995                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     13975932                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     13975932                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     13975932                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     13975932                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.420770                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.420770                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.420770                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.420770                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 54543.557462                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 54543.557462                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 54543.557462                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 54543.557462                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     15936566                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          223                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       198602                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     80.243734                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    55.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       502015                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           502015                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      4437572                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      4437572                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      4437572                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      4437572                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1443085                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1443085                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1443085                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1443085                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data 165950566995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 165950566995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data 165950566995                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 165950566995                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.103255                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.103255                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.103255                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.103255                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 114997.084021                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 114997.084021                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 114997.084021                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 114997.084021                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1441930                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          150                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          150                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           34                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           34                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data        80500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total        80500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          184                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          184                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.184783                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.184783                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data  2367.647059                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total  2367.647059                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data       526750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total       526750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.184783                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.184783                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 15492.647059                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 15492.647059                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          184                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          184                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          184                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          184                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      4517112                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        4517112                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      5410459                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      5410459                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 264331326250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 264331326250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      9927571                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      9927571                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.544993                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.544993                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 48855.619505                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 48855.619505                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      4437550                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      4437550                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       972909                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       972909                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data 109766937250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total 109766937250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.098001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.098001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 112823.436981                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 112823.436981                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      3578163                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       3578163                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       470198                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       470198                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  56420626745                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  56420626745                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      4048361                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      4048361                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.116145                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.116145                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 119993.336307                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 119993.336307                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           22                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           22                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       470176                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       470176                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  56183629745                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  56183629745                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.116140                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.116140                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 119494.890732                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 119494.890732                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.159623                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             9538730                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1443046                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              6.610136                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             170250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1023.159623                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999179                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999179                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          122                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          901                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          29395646                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         29395646                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 3639212                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            282714782                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  7433299                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              2988975                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 11428                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             4584005                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1206                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              75763433                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5685                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           4786356                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      40990537                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    7726877                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           4611496                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    291982040                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  25222                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 841                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         5741                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  4624574                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3415                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         296787696                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.255684                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.293380                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               283054373     95.37%     95.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 1166427      0.39%     95.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  899715      0.30%     96.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 2374093      0.80%     96.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 1833658      0.62%     97.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  130818      0.04%     97.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  216926      0.07%     97.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  388001      0.13%     97.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 6723685      2.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           296787696                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.025998                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.137920                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      4620647                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          4620647                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      4620647                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         4620647                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3927                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3927                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3927                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3927                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    260845499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    260845499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    260845499                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    260845499                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      4624574                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      4624574                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      4624574                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      4624574                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000849                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000849                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000849                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000849                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 66423.605551                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 66423.605551                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 66423.605551                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 66423.605551                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         2084                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    160.307692                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2619                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2619                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          783                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          783                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          783                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          783                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         3144                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         3144                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         3144                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         3144                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    205732499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    205732499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    205732499                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    205732499                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000680                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000680                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000680                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000680                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 65436.545483                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 65436.545483                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 65436.545483                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 65436.545483                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2619                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      4620647                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        4620647                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3927                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3927                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    260845499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    260845499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      4624574                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      4624574                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000849                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000849                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 66423.605551                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 66423.605551                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          783                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          783                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         3144                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         3144                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    205732499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    205732499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000680                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000680                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 65436.545483                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 65436.545483                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          509.536623                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             4623790                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              3143                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1471.139039                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              85250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   509.536623                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.995189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.995189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          117                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           92                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          302                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           9252291                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          9252291                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    11428                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  35176977                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                13064185                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              75648057                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 865                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 9966096                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                4073520                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  551                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     2180                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                12936382                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           283                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2871                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         7539                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10410                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                75481323                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               75472133                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 54921607                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 90193977                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.253940                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.608928                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      13973                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  89943                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  75                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                283                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 24996                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  14                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 53156                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           9876153                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean           109.657409                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          185.364964                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4671766     47.30%     47.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19             1004026     10.17%     57.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              321977      3.26%     60.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              605075      6.13%     66.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               97395      0.99%     67.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              126340      1.28%     69.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               57757      0.58%     69.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               85050      0.86%     70.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               49329      0.50%     71.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               56301      0.57%     71.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             48386      0.49%     72.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             67914      0.69%     72.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             58873      0.60%     73.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             63863      0.65%     74.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             36805      0.37%     74.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             28598      0.29%     74.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             13917      0.14%     74.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             19587      0.20%     75.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             15466      0.16%     75.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              8356      0.08%     75.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              6799      0.07%     75.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219              5170      0.05%     75.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229              3251      0.03%     75.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239              8353      0.08%     75.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             13731      0.14%     75.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             12398      0.13%     75.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             18635      0.19%     75.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            128538      1.30%     77.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289            129099      1.31%     78.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            130582      1.32%     79.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         1982816     20.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2285                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             9876153                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                9942396                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                4067574                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    16106                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     7602                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                4625466                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1182                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 11428                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 4668463                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               66296992                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          9375                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  9016414                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            216785024                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              75727208                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1749377                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               2092598                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                  9472                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             212011161                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          113333785                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  232003963                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                63188224                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 43721481                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            112237387                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1096389                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    273                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                252                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 17753622                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       364892444                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      151155370                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                40542016                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  75017410                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2378                       # Number of system calls (Count)
system.cpu1.numCycles                       248128537                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       43860630                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     190                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      43937647                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   134                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               10343                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            15562                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 61                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          248119430                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.177083                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             0.791431                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                231280536     93.21%     93.21% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  6352266      2.56%     95.77% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  3558257      1.43%     97.21% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1553154      0.63%     97.83% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  2598418      1.05%     98.88% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1606177      0.65%     99.53% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   841459      0.34%     99.87% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   297210      0.12%     99.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    31953      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            248119430                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   1301      0.91%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      0.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            63346     44.07%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                    83      0.06%     45.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   44      0.03%     45.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             9460      6.58%     51.64% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           69519     48.36%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          541      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     29617286     67.41%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           14      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          189      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      1750078      3.98%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           12      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu           64      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt           26      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           16      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           18      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1750013      3.98%     75.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     75.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      1500000      3.41%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       488867      1.11%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       250743      0.57%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      4829614     10.99%     91.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      3750134      8.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      43937647                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.177076                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             143753                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.003272                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               302836169                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               27369882                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       27356705                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 33302440                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                16501288                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        16500522                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   27358509                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    16722350                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         43937164                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      5318406                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      481                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           9319234                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       4475160                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     4000828                       # Number of stores executed (Count)
system.cpu1.numRate                          0.177074                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                           9107                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1266128                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   24411895                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     43850446                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                             10.164247                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                        10.164247                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.098384                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.098384                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  43780355                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 17668831                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   19500521                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                  12750346                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   22375146                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  16924953                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 18270313                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       5239277                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      4001208                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       250470                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       250224                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                4476491                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          4475775                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              242                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             3988057                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                3987901                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999961                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    168                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            176                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             153                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           33                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts           9191                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              238                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    248118033                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.176732                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.019730                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      236840241     95.45%     95.45% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        3785829      1.53%     96.98% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2        1356223      0.55%     97.53% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1411401      0.57%     98.10% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         704815      0.28%     98.38% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         487155      0.20%     98.58% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         127269      0.05%     98.63% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         141481      0.06%     98.68% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        3263619      1.32%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    248118033                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            24411895                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              43850446                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    9238638                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      5238059                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         74                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   4474568                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  16500320                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   35363157                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                   94                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          201      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     29611281     67.53%     67.53% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           14      0.00%     67.53% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          180      0.00%     67.53% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      1750029      3.99%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           10      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           20      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           20      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           14      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1750000      3.99%     75.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      1500000      3.42%     78.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       487957      1.11%     80.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       250497      0.57%     80.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      4750102     10.83%     91.45% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      3750082      8.55%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     43850446                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      3263619                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      5396356                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          5396356                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      5396356                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         5396356                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      3842880                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        3842880                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      3842880                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       3842880                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 184004340747                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 184004340747                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 184004340747                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 184004340747                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      9239236                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      9239236                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      9239236                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      9239236                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.415930                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.415930                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.415930                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.415930                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 47881.885655                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 47881.885655                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 47881.885655                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 47881.885655                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     14670240                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       216583                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     67.734956                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       499937                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           499937                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      2779967                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      2779967                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      2779967                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      2779967                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data      1062913                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      1062913                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data      1062913                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      1062913                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data 132927477997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total 132927477997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data 132927477997                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total 132927477997                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.115043                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.115043                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.115043                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.115043                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 125059.603182                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 125059.603182                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 125059.603182                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 125059.603182                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements               1061780                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      1888500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1888500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.945946                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.945946                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 53957.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 53957.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      3833500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      3833500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.945946                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.945946                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 109528.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 109528.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      1864636                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        1864636                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      3374058                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      3374058                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 127765431250                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 127765431250                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      5238694                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      5238694                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.644065                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.644065                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 37866.993173                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 37866.993173                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      2779967                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      2779967                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       594091                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       594091                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  76922979500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  76922979500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.113404                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.113404                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 129480.129307                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 129480.129307                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      3531720                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       3531720                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       468822                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       468822                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  56238909497                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  56238909497                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      4000542                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      4000542                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 119957.914725                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 119957.914725                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       468822                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       468822                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  56004498497                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  56004498497                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 119457.914725                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 119457.914725                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1018.588072                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             6459345                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           1062920                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              6.076981                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          316542750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1018.588072                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.994715                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.994715                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          19541540                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         19541540                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 2346869                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            239033421                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  4771117                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1967755                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   268                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             3987807                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   53                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              43863183                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  291                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           3219196                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      24420082                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    4476491                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           3988092                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    244899596                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    634                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          275                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  3216091                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  104                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         248119430                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.176793                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.038938                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               238507314     96.13%     96.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 1601700      0.65%     96.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  983354      0.40%     97.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 2696675      1.09%     98.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  323395      0.13%     98.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  138560      0.06%     98.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  223654      0.09%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  279174      0.11%     98.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 3365604      1.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           248119430                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.018041                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.098417                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      3215940                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          3215940                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      3215940                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         3215940                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          151                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            151                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          151                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           151                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst      5347500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total      5347500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst      5347500                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total      5347500                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      3216091                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      3216091                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      3216091                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      3216091                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000047                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000047                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 35413.907285                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 35413.907285                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 35413.907285                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 35413.907285                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                5                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           29                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           29                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          122                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          122                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          122                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          122                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst      4086750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      4086750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst      4086750                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      4086750                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 33497.950820                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 33497.950820                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 33497.950820                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 33497.950820                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     5                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      3215940                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        3215940                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          151                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          151                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst      5347500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total      5347500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      3216091                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      3216091                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 35413.907285                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 35413.907285                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           29                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           29                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          122                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          122                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst      4086750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      4086750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 33497.950820                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 33497.950820                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          110.033522                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             3216062                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               122                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          26361.163934                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          316538750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   110.033522                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.214909                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.214909                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          114                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          114                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.222656                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           6432304                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          6432304                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      268                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                     50786                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                12841333                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              43860820                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 5239277                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                4001208                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   77                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      393                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                12840789                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            82                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          208                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 290                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                43857392                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               43857227                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 30908371                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 47468764                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.176752                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.651131                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        208                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   1213                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   8                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  7                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   629                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 75787                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           5238059                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean           100.681007                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          190.279018                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               2019611     38.56%     38.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19              756583     14.44%     53.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              249226      4.76%     57.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              337243      6.44%     64.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              100985      1.93%     66.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59              137889      2.63%     68.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               80848      1.54%     70.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79              117355      2.24%     72.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               64981      1.24%     73.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               76302      1.46%     75.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             64337      1.23%     76.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             94898      1.81%     78.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             79365      1.52%     79.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             86010      1.64%     81.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             49610      0.95%     82.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             31673      0.60%     82.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             36586      0.70%     83.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             37027      0.71%     84.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             25015      0.48%     84.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             18575      0.35%     85.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             12797      0.24%     85.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219             10861      0.21%     85.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229              6709      0.13%     85.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239              6920      0.13%     85.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249              7446      0.14%     86.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259              7601      0.15%     86.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             20525      0.39%     86.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279              8386      0.16%     86.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289              7133      0.14%     86.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299              5988      0.11%     87.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          679574     12.97%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2213                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             5238059                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                5238946                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                4000828                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     9415                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     7335                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                3216137                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       65                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  11952545000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  11952545000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  11952545000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  62348666250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  11952545000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   268                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 3167952                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               26193946                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           726                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  5791958                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            212964580                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              43862227                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               500042                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                 71085                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                   976                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             211666295                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           77215046                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  147009750                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                43628177                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 19501028                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             77196665                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   18324                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     19                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 10686866                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       288713765                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       87720745                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                24411895                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  43850446                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       248118919                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       44650129                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     157                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      44719925                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                    58                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined                7364                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            10114                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          248111875                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.180241                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             0.805713                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                231381672     93.26%     93.26% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  6078999      2.45%     95.71% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  3453682      1.39%     97.10% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  1661430      0.67%     97.77% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  2586765      1.04%     98.81% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  1739879      0.70%     99.51% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   791414      0.32%     99.83% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   389939      0.16%     99.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    28095      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            248111875                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   1468      0.99%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            77185     51.91%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   101      0.07%     52.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   29      0.02%     52.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             4738      3.19%     56.17% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           65171     43.83%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          536      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     30342981     67.85%     67.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           14      0.00%     67.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          160      0.00%     67.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd      1750036      3.91%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            2      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     71.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      1750004      3.91%     75.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     75.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      1500001      3.35%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       554434      1.24%     80.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       250324      0.56%     80.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      4821414     10.78%     91.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      3750019      8.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      44719925                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.180236                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                             148692                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.003325                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               304410402                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               28157265                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       28147726                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 33290072                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                16500388                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        16500091                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   28149498                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    16718583                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         44719565                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      5375796                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      359                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           9376131                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       4607425                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     4000335                       # Number of stores executed (Count)
system.cpu2.numRate                          0.180234                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                             35                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           7044                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1275772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   24874421                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     44642888                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              9.974862                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         9.974862                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.100252                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.100252                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  44487640                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 18129240                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                   19500060                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                  12750075                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   23036336                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                  17321605                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 18591494                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       5304630                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      4000493                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       250444                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       250190                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                4608417                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          4607817                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              168                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             4054033                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                4053987                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999989                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    150                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            206                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                25                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             181                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts           6179                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              184                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    248110958                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.179931                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.028391                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      236673433     95.39%     95.39% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        3808333      1.53%     96.93% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2        1372336      0.55%     97.48% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        1416711      0.57%     98.05% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         687906      0.28%     98.33% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         553748      0.22%     98.55% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         129084      0.05%     98.60% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         210374      0.08%     98.69% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        3259033      1.31%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    248110958                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            24874421                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              44642888                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    9304087                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      5303812                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   4606892                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                  16500036                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   36089434                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     30338441     67.96%     67.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           14      0.00%     67.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          154      0.00%     67.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd      1750008      3.92%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            2      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     71.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      1750000      3.92%     75.80% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.80% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.80% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.80% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.80% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.80% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      1500000      3.36%     79.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       553796      1.24%     80.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       250265      0.56%     80.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      4750016     10.64%     91.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      3750010      8.40%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     44642888                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      3259033                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      5425245                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          5425245                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      5425245                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         5425245                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      3879338                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        3879338                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      3879338                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       3879338                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data 176957247497                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 176957247497                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data 176957247497                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 176957247497                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data      9304583                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      9304583                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      9304583                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      9304583                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.416928                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.416928                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.416928                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.416928                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 45615.320835                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 45615.320835                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 45615.320835                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 45615.320835                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     13789864                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       220528                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     62.531125                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       499907                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           499907                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      2816536                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      2816536                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      2816536                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      2816536                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data      1062802                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total      1062802                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data      1062802                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total      1062802                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data 131971653247                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total 131971653247                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data 131971653247                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total 131971653247                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.114223                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.114223                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.114223                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.114223                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 124173.320380                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 124173.320380                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 124173.320380                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 124173.320380                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements               1061681                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data      2612500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      2612500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 74642.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 74642.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      5259500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      5259500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 150271.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 150271.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      1893799                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        1893799                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      3410544                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      3410544                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data 120740228000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 120740228000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      5304343                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      5304343                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.642972                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.642972                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 35402.043780                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 35402.043780                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      2816536                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      2816536                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       594008                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       594008                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  75989030750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  75989030750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.111985                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.111985                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 127925.938287                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 127925.938287                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      3531446                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       3531446                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       468794                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       468794                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  56217019497                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  56217019497                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      4000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      4000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.117191                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.117191                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 119918.385255                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 119918.385255                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       468794                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       468794                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  55982622497                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  55982622497                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.117191                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.117191                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 119418.385255                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 119418.385255                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1018.671980                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             6488120                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs           1062816                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              6.104650                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          318953750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1018.671980                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.994797                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.994797                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          19672122                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         19672122                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 2329649                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            238911673                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  4937921                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1932427                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   205                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             4053900                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   28                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              44652055                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  193                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           3217349                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      24880151                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    4608417                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           4054162                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    244893963                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    466                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                  46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles          284                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  3215576                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   75                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         248111875                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.179973                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.048701                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               238357510     96.07%     96.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                 1608874      0.65%     96.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  994872      0.40%     97.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                 2709534      1.09%     98.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  374180      0.15%     98.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  134413      0.05%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                  219728      0.09%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  263015      0.11%     98.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 3449749      1.39%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           248111875                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.018573                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.100275                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      3215484                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          3215484                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      3215484                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         3215484                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst           92                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total             92                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst           92                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total            92                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst      4428250                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total      4428250                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst      4428250                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total      4428250                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      3215576                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      3215576                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      3215576                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      3215576                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000029                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000029                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000029                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000029                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 48133.152174                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 48133.152174                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 48133.152174                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 48133.152174                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.demandMshrHits::cpu2.inst           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           27                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           27                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst           65                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total           65                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst      2621500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      2621500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst      2621500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      2621500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000020                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000020                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000020                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000020                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 40330.769231                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 40330.769231                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 40330.769231                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 40330.769231                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      3215484                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        3215484                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst           92                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total           92                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst      4428250                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total      4428250                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      3215576                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      3215576                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000029                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000029                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 48133.152174                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 48133.152174                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           27                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           27                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst           65                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total           65                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst      2621500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      2621500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000020                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000020                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 40330.769231                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 40330.769231                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse           59.706457                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             3215549                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                65                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          49469.984615                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          318949750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst    59.706457                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.116614                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.116614                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           6431217                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          6431217                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      205                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                     52955                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                12855304                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              44650286                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 5304630                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                4000493                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   53                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      424                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                12854738                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect            80                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          171                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 251                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                44647944                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               44647817                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 31385744                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 48185339                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.179945                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.651355                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         57                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                    813                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   218                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 69596                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           5303812                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            93.828778                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          187.833420                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               2060517     38.85%     38.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19              812754     15.32%     54.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              293026      5.52%     59.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              419440      7.91%     67.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              132925      2.51%     70.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59              186558      3.52%     73.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               79749      1.50%     75.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               96844      1.83%     76.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               52491      0.99%     77.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               67350      1.27%     79.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             57995      1.09%     80.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             62585      1.18%     81.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             55655      1.05%     82.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             76232      1.44%     83.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             51954      0.98%     84.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             23030      0.43%     85.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169             10424      0.20%     85.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179              7120      0.13%     85.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189              7287      0.14%     85.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199              3827      0.07%     85.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209              4865      0.09%     86.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219              3352      0.06%     86.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229              2006      0.04%     86.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239              2112      0.04%     86.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249              3042      0.06%     86.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259              6675      0.13%     86.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             14001      0.26%     86.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279              6017      0.11%     86.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289              5294      0.10%     86.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299              3672      0.07%     86.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          695013     13.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2380                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             5303812                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                5304435                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                4000335                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     9406                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     7343                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                3215622                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       58                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  11952538500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  11952538500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  11952538500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  62348672750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  11952538500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   205                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 3157446                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               26210062                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  5917384                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            212826778                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              44651363                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               500035                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                 71012                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  1159                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents             211522232                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           78796735                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                  149773580                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                44349420                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 19500253                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             78782777                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   13886                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                 10612332                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       289500771                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       89299130                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                24874421                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  44642888                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       248110643                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       44421493                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     177                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      44495157                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                    58                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined                7965                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            11737                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 72                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          248104985                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.179340                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             0.803047                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                231450383     93.29%     93.29% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  6023633      2.43%     95.72% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  3460403      1.39%     97.11% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  1686705      0.68%     97.79% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  2559958      1.03%     98.82% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1730092      0.70%     99.52% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   785206      0.32%     99.84% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   379765      0.15%     99.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    28840      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            248104985                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   1414      1.01%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      1.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            75068     53.87%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     54.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                    81      0.06%     54.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   21      0.02%     54.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             4986      3.58%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           57770     41.46%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          498      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     30133117     67.72%     67.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           14      0.00%     67.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          160      0.00%     67.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd      1750033      3.93%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            2      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     71.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      1750004      3.93%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      1500000      3.37%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       535357      1.20%     80.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       250349      0.56%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      4825605     10.85%     91.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      3750018      8.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      44495157                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.179336                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                             139340                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.003132                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               303945519                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               27929272                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       27918801                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 33289172                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                16500366                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        16500080                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   27920501                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    16713498                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         44494792                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      5360898                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      359                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           9361254                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       4569228                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     4000356                       # Number of stores executed (Count)
system.cpu3.numRate                          0.179334                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           5658                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1284036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   24740714                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     44413664                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                             10.028435                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                        10.028435                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.099716                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.099716                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  44286048                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 17995835                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                   19500050                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                  12750064                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   22845219                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                  17206905                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 18500286                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       5285631                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      4000578                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       250458                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       250242                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                4570312                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          4569652                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              183                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             4034976                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                4034894                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999980                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    157                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            214                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                25                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             189                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts           6713                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              149                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    248104019                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.179012                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.023238                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      236600344     95.36%     95.36% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        3877421      1.56%     96.93% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2        1416689      0.57%     97.50% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        1433793      0.58%     98.08% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         685424      0.28%     98.35% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         534337      0.22%     98.57% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         130411      0.05%     98.62% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         199161      0.08%     98.70% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        3226439      1.30%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    248104019                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            24740714                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              44413664                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    9284992                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      5284711                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   4568684                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                  16500036                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   35879312                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          180      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     30128314     67.84%     67.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           14      0.00%     67.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          154      0.00%     67.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd      1750008      3.94%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            2      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      1750000      3.94%     75.72% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      1500000      3.38%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       534695      1.20%     80.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       250271      0.56%     80.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      4750016     10.69%     91.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      3750010      8.44%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     44413664                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      3226439                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      5489157                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          5489157                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      5489157                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         5489157                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      3796352                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        3796352                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      3796352                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       3796352                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data 175681334996                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 175681334996                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data 175681334996                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 175681334996                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data      9285509                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      9285509                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      9285509                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      9285509                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.408847                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.408847                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.408847                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.408847                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 46276.355563                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 46276.355563                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 46276.355563                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 46276.355563                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     14395237                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       217557                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     66.167657                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       499905                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           499905                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      2733542                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      2733542                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      2733542                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      2733542                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data      1062810                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total      1062810                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data      1062810                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total      1062810                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data 131630182996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total 131630182996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data 131630182996                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total 131630182996                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.114459                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.114459                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.114459                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.114459                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 123851.095677                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 123851.095677                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 123851.095677                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 123851.095677                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements               1061685                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           34                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           34                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data      1690500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      1690500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.971429                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.971429                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 49720.588235                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 49720.588235                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      3434250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      3434250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.971429                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.971429                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 101007.352941                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 101007.352941                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data      1957711                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        1957711                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      3327552                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      3327552                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data 119457807000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 119457807000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      5285263                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      5285263                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.629591                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.629591                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 35899.606377                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 35899.606377                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      2733542                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      2733542                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       594010                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       594010                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  75641055000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  75641055000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.112390                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.112390                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 127339.699668                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 127339.699668                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      3531446                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       3531446                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       468800                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       468800                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  56223527996                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  56223527996                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      4000246                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      4000246                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.117193                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.117193                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 119930.733780                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 119930.733780                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       468800                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       468800                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  55989127996                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  55989127996                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.117193                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.117193                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 119430.733780                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 119430.733780                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1018.498217                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             6552040                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs           1062819                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              6.164775                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          321019750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1018.498217                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.994627                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.994627                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          19633977                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         19633977                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 2326513                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            238948782                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  4887972                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1941544                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   174                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             4034800                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   35                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              44423540                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  225                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           3215390                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      24747024                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    4570312                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           4035076                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    244889387                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    416                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.cacheLines                  3213426                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   72                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         248104985                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.179059                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.045739                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               238389946     96.08%     96.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                 1602929      0.65%     96.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  996218      0.40%     97.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                 2706570      1.09%     98.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  359790      0.15%     98.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  139368      0.06%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  221020      0.09%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  264974      0.11%     98.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 3424170      1.38%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           248104985                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.018420                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.099742                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      3213332                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          3213332                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      3213332                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         3213332                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst           94                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total             94                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst           94                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total            94                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst      3809250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total      3809250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst      3809250                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total      3809250                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      3213426                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      3213426                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      3213426                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      3213426                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000029                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000029                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000029                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000029                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 40523.936170                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 40523.936170                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 40523.936170                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 40523.936170                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.demandMshrHits::cpu3.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           21                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst           73                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total           73                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst      2528500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      2528500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst      2528500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      2528500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 34636.986301                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 34636.986301                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 34636.986301                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 34636.986301                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      3213332                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        3213332                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst           94                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total           94                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst      3809250                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total      3809250                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      3213426                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      3213426                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000029                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000029                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 40523.936170                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 40523.936170                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst           73                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total           73                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst      2528500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      2528500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 34636.986301                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 34636.986301                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse           64.976551                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             3213405                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                73                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          44019.246575                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          321015750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst    64.976551                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.126907                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.126907                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024           68                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           68                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.132812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           6426925                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          6426925                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      174                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                     51158                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                12872845                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              44421670                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 5285631                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                4000578                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   61                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      817                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                12871845                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect            79                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          142                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 221                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                44418982                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               44418881                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 31198263                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 47914973                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.179029                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.651117                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         50                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                    915                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   297                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 69456                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           5284711                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            93.304285                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          188.528890                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               2132768     40.36%     40.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19              843087     15.95%     56.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              278098      5.26%     61.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              413431      7.82%     69.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49              121963      2.31%     71.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59              162586      3.08%     74.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               67702      1.28%     76.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               92746      1.75%     77.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               54438      1.03%     78.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               59228      1.12%     79.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             37851      0.72%     80.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             45018      0.85%     81.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             43453      0.82%     82.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             57714      1.09%     83.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             43412      0.82%     84.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             20333      0.38%     84.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             14438      0.27%     84.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179              7312      0.14%     85.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189              8075      0.15%     85.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199              4897      0.09%     85.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209              5450      0.10%     85.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219              2041      0.04%     85.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229              1868      0.04%     85.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239              1976      0.04%     85.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249              2843      0.05%     85.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259              8835      0.17%     85.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             25910      0.49%     86.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             10948      0.21%     86.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289              7396      0.14%     86.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299              6594      0.12%     86.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          702300     13.29%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2340                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             5284711                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                5285348                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                4000356                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     9398                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     7342                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                3213426                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       12                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  11952541500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  11952541500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  11952541500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  62348669750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  11952541500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   174                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 3164034                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               26271267                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  5866798                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            212802712                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              44422841                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               500057                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                 75987                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  3290                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents             211482345                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           78339079                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  148973091                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                44140149                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 19500246                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             78324322                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   14668                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                 10721853                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       289297684                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       88841809                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                24740714                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  44413664                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   798                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  1015                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                    76                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   106                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                    35                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                    61                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                    45                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                    82                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2218                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  798                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 1015                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                   76                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  106                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                   35                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                   61                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                   45                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                   82                       # number of overall hits (Count)
system.l2.overallHits::total                     2218                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2328                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data             1441536                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                  43                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data             1062617                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                  28                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data             1062597                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                  23                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data             1062571                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 4631743                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2328                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data            1441536                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                 43                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data            1062617                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                 28                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data            1062597                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                 23                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data            1062571                       # number of overall misses (Count)
system.l2.overallMisses::total                4631743                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      199057000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data   164795529000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst        3542250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data   132073566750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst        2352750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data   131119939000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst        2196000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data   130777793000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       558973975750                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     199057000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data  164795529000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst       3542250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data  132073566750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst       2352750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data  131119939000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst       2196000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data  130777793000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      558973975750                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              3126                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data           1442551                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               119                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data           1062723                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst                63                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data           1062658                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst                68                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data           1062653                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               4633961                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             3126                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data          1442551                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              119                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data          1062723                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst               63                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data          1062658                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst               68                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data          1062653                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              4633961                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.744722                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.999296                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.361345                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.999900                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.444444                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.999943                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.338235                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.999923                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999521                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.744722                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.999296                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.361345                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.999900                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.444444                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.999943                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.338235                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.999923                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999521                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 85505.584192                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 114319.398891                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 82377.906977                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 124290.846796                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.inst 84026.785714                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.data 123395.736107                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.inst 95478.260870                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.data 123076.757224                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    120683.288289                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 85505.584192                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 114319.398891                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 82377.906977                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 124290.846796                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.inst 84026.785714                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.data 123395.736107                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.inst 95478.260870                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.data 123076.757224                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   120683.288289                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2001292                       # number of writebacks (Count)
system.l2.writebacks::total                   2001292                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 5                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                21                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.data                 9                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.inst                21                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.data                10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.inst                11                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.data                10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    87                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                5                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst               21                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.data                9                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.inst               21                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.data               10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.inst               11                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.data               10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   87                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2323                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data         1441536                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst              22                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data         1062608                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.inst               7                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data         1062587                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst              12                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data         1062561                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             4631656                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2323                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data        1441536                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst             22                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data        1062608                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.inst              7                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data        1062587                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst             12                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data        1062561                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            4631656                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    187155250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data 157587849000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst      1649250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data 126759951000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.inst       608500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data 125806450500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst      1146250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data 125464364750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   535809174500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    187155250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data 157587849000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst      1649250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data 126759951000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.inst       608500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data 125806450500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst      1146250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data 125464364750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  535809174500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.743122                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.999296                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.184874                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.999892                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.inst      0.111111                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.999933                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.176471                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.999913                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999503                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.743122                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.999296                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.184874                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.999892                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.inst     0.111111                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.999933                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.176471                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.999913                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999503                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 80566.185966                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 109319.398891                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 74965.909091                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 119291.357678                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.inst 86928.571429                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 118396.376485                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst 95520.833333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 118077.328972                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 115684.147204                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 80566.185966                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 109319.398891                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 74965.909091                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 119291.357678                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.inst 86928.571429                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 118396.376485                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst 95520.833333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 118077.328972                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 115684.147204                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        4599287                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst            798                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst             76                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst             35                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst             45                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                954                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2328                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst           43                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst           28                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst           23                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2422                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    199057000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst      3542250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst      2352750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst      2196000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    207148000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         3126                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          119                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst           63                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst           68                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3376                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.744722                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.361345                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.444444                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.338235                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.717417                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 85505.584192                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 82377.906977                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 84026.785714                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst 95478.260870                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 85527.663088                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            5                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst           21                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu2.inst           21                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu3.inst           11                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total             58                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2323                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst           22                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu2.inst            7                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst           12                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2364                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    187155250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst      1649250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu2.inst       608500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst      1146250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    190559250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.743122                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.184874                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu2.inst     0.111111                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.176471                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.700237                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 80566.185966                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 74965.909091                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu2.inst 86928.571429                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst 95520.833333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 80608.819797                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data               132                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                 9                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   157                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          469969                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data          468792                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data          468774                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data          468766                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1876301                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data  55814088500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data  55637151500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data  55616114000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data  55621620250                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   222688974250                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data        470101                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data        468801                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data        468782                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data        468774                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1876458                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.999719                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.999981                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.999983                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.999983                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999916                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 118761.212974                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 118681.955963                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 118641.635415                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 118655.406429                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 118685.101298                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data       469969                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data       468792                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data       468774                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data       468766                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1876301                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data  53464243500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data  53293191500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data  53272244000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data  53277790250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 213307469250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.999719                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.999981                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data     0.999983                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data     0.999983                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999916                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 113761.212974                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 113681.955963                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 113641.635415                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 113655.406429                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 113685.101298                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data           883                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data            97                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data            53                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data            74                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1107                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data       971567                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data       593825                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data       593823                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data       593805                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         2753020                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data 108981440500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data  76436415250                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data  75503825000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data  75156172750                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 336077853500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data       972450                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data       593922                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data       593876                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data       593879                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2754127                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.999092                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.999837                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.999911                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.999875                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999598                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 112170.792647                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 128718.755947                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 127148.704244                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 126567.093153                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 122076.066828                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu1.data            9                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu2.data           10                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu3.data           10                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            29                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data       971567                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data       593816                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data       593813                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data       593795                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      2752991                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data 104123605500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data  73466759500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data  72534206500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data  72186574500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 322311146000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.999092                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.999822                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.999894                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.999859                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999588                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 107170.792647                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 123719.737259                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data 122149.913357                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data 121568.175044                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 117076.716197                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data               63                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data                6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data                2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data                6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   77                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu0.data           63                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               77                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         2451                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2451                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2451                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2451                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2001764                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2001764                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2001764                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2001764                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32525.404843                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9260763                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    4632055                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.999277                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       80000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       2.341967                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       22.362705                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data    11945.445191                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        0.171606                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data     6848.800454                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst        0.059341                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data     6838.427797                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        0.114441                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data     6867.681342                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000071                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.000682                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.364546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.209009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.208692                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.209585                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.992597                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  327                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2671                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                27366                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2404                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   78718863                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  78718863                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   4002584.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      4644.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples   2883045.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples        44.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples   2125216.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.data::samples   2125174.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.inst::samples        24.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.data::samples   2125122.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000158228500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       245685                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       245685                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            11831615                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            3776540                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     4631655                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2001292                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   9263310                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  4002584                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     27                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                      12.76                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      29.62                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5               9263310                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5              4002584                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  322168                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  348303                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  430678                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  461204                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  548251                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  574750                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                  516997                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                  547039                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                  508727                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                  519818                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                 522868                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                 517593                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                 508128                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                 483088                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                 446741                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                 416349                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                 274653                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                 262025                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                 218574                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                 190974                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                 162178                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                 149383                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                 127048                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                 120493                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                  31987                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                  30621                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                  10297                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                   8884                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                   2310                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                   1088                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                     37                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                     29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   5919                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  10393                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  37046                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  67177                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 120176                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 164323                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 193798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 206537                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 209897                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 222465                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 231466                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 238962                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 241755                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 249631                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 253996                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 255632                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 256170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 269905                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                 179957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  79518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  59165                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  48470                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  40705                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                  32834                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                  26824                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                  24395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                  23025                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                  23929                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                  23913                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                  22570                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                  20465                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                  17977                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  17222                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  15933                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  14614                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  14260                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  13174                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  12985                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  12523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  12424                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  11100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   6939                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   6172                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   2990                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   2089                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    988                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       245685                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      34.936239                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     30.461813                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    106.569927                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023       245653     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           21      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071            9      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::50176-51199            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        245685                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       245685                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.291410                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.262649                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.052426                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           221230     90.05%     90.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             6167      2.51%     92.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             6003      2.44%     95.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             4804      1.96%     96.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20             2957      1.20%     98.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21             2168      0.88%     99.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22             1135      0.46%     99.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23              773      0.31%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24              220      0.09%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25              110      0.04%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               40      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27               33      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               15      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               13      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                7      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        245685                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     864                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               296425920                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            128082688                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              3989516658.11504507                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1723830417.36752319                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   74301132250                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      11201.83                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst       148608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     92257440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         1408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data     68006912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.data     68005568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.inst          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.data     68003904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    128081760                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 2000075.066071012523                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 1241668048.850280284882                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 18949.892960190471                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 915286720.847367048264                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.inst 6029.511396424241                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.data 915268632.313177824020                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.inst 10336.305251012984                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.data 915246236.985134005547                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1723817927.665344715118                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         4644                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data      2883072                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst           44                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data      2125216                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.data      2125174                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.inst           24                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.data      2125122                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      4002584                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst    200369000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data 202176091500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      1653500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data 168694991250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.inst       690500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.data 166850729000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.inst      1396500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.data 166075998500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1930635424500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     43145.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     70125.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     37579.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     79377.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.inst     49321.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.data     78511.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.inst     58187.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.data     78148.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    482347.26                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       148608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     92258304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         1408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data     68006912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data     68005568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data     68003904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      296425920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       148608                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         1408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst          768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       151232                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    128082688                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    128082688                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         2322                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data      1441536                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst           22                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data      1062608                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data      1062587                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data      1062561                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         4631655                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      2001292                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        2001292                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       2000075                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data    1241679677                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst         18950                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data     915286721                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst          6030                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data     915268632                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst         10336                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data     915246237                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        3989516658                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      2000075                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst        18950                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst         6030                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst        10336                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2035391                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1723830417                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1723830417                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1723830417                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      2000075                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data   1241679677                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst        18950                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data    915286721                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst         6030                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data    915268632                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst        10336                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data    915246237                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       5713347075                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              9263283                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             4002555                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       579042                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       579300                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       579014                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       579000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       579196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       579304                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       579061                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       579026                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       578942                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       578822                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       578710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       578774                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       578704                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       578788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       578722                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       578878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       250222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       250474                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       250428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       250268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       250166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       250338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       250167                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       250170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       250068                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       249986                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       249990                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       250060                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       249986                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       250040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       250064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       250128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            518736259750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           18526566000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       704001919750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                55999.18                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           75999.18                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             4652431                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            3235979                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            50.22                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           80.85                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      5377428                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    78.942352                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    71.733139                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    49.726396                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-63        65239      1.21%      1.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127      4726741     87.90%     89.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191       250702      4.66%     93.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255       110380      2.05%     95.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319       193354      3.60%     99.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383        13371      0.25%     99.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447         6835      0.13%     99.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511         5213      0.10%     99.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575         5593      0.10%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      5377428                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             296425056                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          128081760                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             3989.505030                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1723.817928                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   35.71                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               24.93                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              10.77                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               59.46                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy             0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   6029391750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4206400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  64065419500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2755354                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2001292                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2592309                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                70                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1876301                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1876301                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2755354                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     13856981                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     13856981                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                13856981                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    424508608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    424508608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                424508608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               70                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4631725                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4631725    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4631725                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy         17722417750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        23542799750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        9225335                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      4596411                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            2758411                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      4003056                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2624                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          5223307                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              147                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             147                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1876593                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1876593                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3404                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2755008                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         8888                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      4327663                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          246                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port      3187457                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          128                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port      3187178                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          141                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port      3187188                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               13898889                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       367616                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port    124452224                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         7936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port    100010240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port    100004160                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port         4352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port    100003712                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               424854272                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         4600401                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 128149504                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           9234439                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001316                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.042814                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 9223889     99.89%     99.89% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    9647      0.10%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     295      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     516      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                      92      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               4                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             9234439                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  74301211250                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3318407000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2358985                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1082303744                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy            57479                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy        797130440                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy             96716                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         797207941                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy             53968                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy         797127943                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       9264852                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      4630452                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         3976                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            5891                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         5667                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          224                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
