#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Dec 15 13:42:56 2021
# Process ID: 8988
# Current directory: /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.runs/impl_1
# Command line: vivado -log hw_top_edu_bbt.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source hw_top_edu_bbt.tcl -notrace
# Log file: /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.runs/impl_1/hw_top_edu_bbt.vdi
# Journal file: /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source hw_top_edu_bbt.tcl -notrace
Command: link_design -top hw_top_edu_bbt -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'u_clk_mmcm'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'u_top/u_ila0'
INFO: [Project 1-454] Reading design checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.gen/sources_1/ip/vio_0_3/vio_0.dcp' for cell 'u_top/u_vio'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2564.707 ; gain = 0.000 ; free physical = 388 ; free virtual = 4525
INFO: [Netlist 29-17] Analyzing 1245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_top/u_ila0 UUID: 3d5cea65-60ff-51b4-a1a8-6f336839968b 
INFO: [Chipscope 16-324] Core: u_top/u_vio UUID: 8410dacc-a0cf-5d44-a086-a61a9741a747 
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.gen/sources_1/ip/vio_0_3/vio_0.xdc] for cell 'u_top/u_vio'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.gen/sources_1/ip/vio_0_3/vio_0.xdc] for cell 'u_top/u_vio'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'u_clk_mmcm/inst'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'u_clk_mmcm/inst'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'u_clk_mmcm/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2858.453 ; gain = 237.844 ; free physical = 124 ; free virtual = 4026
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'u_clk_mmcm/inst'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_top/u_ila0/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_top/u_ila0/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_top/u_ila0/U0'
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_top/u_ila0/U0'
Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/arty_A7-35_ejercicio11.xdc]
Finished Parsing XDC File [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/arty_A7-35_ejercicio11.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.453 ; gain = 0.000 ; free physical = 146 ; free virtual = 4049
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 52 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.453 ; gain = 293.871 ; free physical = 146 ; free virtual = 4049
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2922.484 ; gain = 64.031 ; free physical = 132 ; free virtual = 4025

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20bea5f61

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2922.484 ; gain = 0.000 ; free physical = 127 ; free virtual = 4013

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = cc80288971eccf63.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3115.055 ; gain = 0.000 ; free physical = 611 ; free virtual = 3839
Phase 1 Generate And Synthesize Debug Cores | Checksum: 182eddc2f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 3115.055 ; gain = 43.773 ; free physical = 611 ; free virtual = 3839

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1163494ad

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3115.055 ; gain = 43.773 ; free physical = 611 ; free virtual = 3851
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 22 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1139c37bb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3115.055 ; gain = 43.773 ; free physical = 606 ; free virtual = 3851
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 14479f317

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3115.055 ; gain = 43.773 ; free physical = 600 ; free virtual = 3850
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 44 cells
INFO: [Opt 31-1021] In phase Sweep, 1299 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 14479f317

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3115.055 ; gain = 43.773 ; free physical = 600 ; free virtual = 3851
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 14479f317

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3115.055 ; gain = 43.773 ; free physical = 600 ; free virtual = 3851
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 14479f317

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3115.055 ; gain = 43.773 ; free physical = 600 ; free virtual = 3851
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              22  |                                             66  |
|  Constant propagation         |               0  |              16  |                                             49  |
|  Sweep                        |               0  |              44  |                                           1299  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3115.055 ; gain = 0.000 ; free physical = 603 ; free virtual = 3850
Ending Logic Optimization Task | Checksum: 1c73ff4bc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3115.055 ; gain = 43.773 ; free physical = 603 ; free virtual = 3850

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 173c6d42b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 566 ; free virtual = 3828
Ending Power Optimization Task | Checksum: 173c6d42b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3375.992 ; gain = 260.938 ; free physical = 574 ; free virtual = 3837

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 173c6d42b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 574 ; free virtual = 3837

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 574 ; free virtual = 3837
Ending Netlist Obfuscation Task | Checksum: 1cc16530e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 574 ; free virtual = 3837
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 3375.992 ; gain = 517.539 ; free physical = 574 ; free virtual = 3837
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 554 ; free virtual = 3821
INFO: [Common 17-1381] The checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.runs/impl_1/hw_top_edu_bbt_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hw_top_edu_bbt_drc_opted.rpt -pb hw_top_edu_bbt_drc_opted.pb -rpx hw_top_edu_bbt_drc_opted.rpx
Command: report_drc -file hw_top_edu_bbt_drc_opted.rpt -pb hw_top_edu_bbt_drc_opted.pb -rpx hw_top_edu_bbt_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.runs/impl_1/hw_top_edu_bbt_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top/u_rx_fifo/u_rx_fifo/dpr/ram_reg has an input control pin u_top/u_rx_fifo/u_rx_fifo/dpr/ram_reg/ENBWREN (net: u_top/u_rx_fifo/u_rx_fifo/dpr/os_dv_s0_out) which is driven by a register (u_top/u_uart/u_uart/tx_busy_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 448 ; free virtual = 3752
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 119900ac7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 448 ; free virtual = 3752
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 448 ; free virtual = 3752

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 992d5a3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 475 ; free virtual = 3785

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a580c3d2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 496 ; free virtual = 3793

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a580c3d2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 496 ; free virtual = 3793
Phase 1 Placer Initialization | Checksum: a580c3d2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 495 ; free virtual = 3793

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 156d84005

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 482 ; free virtual = 3780

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11a7e706d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 482 ; free virtual = 3780

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11a7e706d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 482 ; free virtual = 3780

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 394 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 164 nets or LUTs. Breaked 0 LUT, combined 164 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 451 ; free virtual = 3757

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            164  |                   164  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            164  |                   164  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 101095a26

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 451 ; free virtual = 3757
Phase 2.4 Global Placement Core | Checksum: d877c687

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 449 ; free virtual = 3756
Phase 2 Global Placement | Checksum: d877c687

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 453 ; free virtual = 3760

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13271d23c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 454 ; free virtual = 3761

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: be0e7922

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 449 ; free virtual = 3757

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ecfc60e0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 449 ; free virtual = 3757

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 7b3d2d4b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 449 ; free virtual = 3757

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ed996967

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 446 ; free virtual = 3755

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: dd09e019

Time (s): cpu = 00:00:46 ; elapsed = 00:00:16 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 446 ; free virtual = 3755

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 131a29d85

Time (s): cpu = 00:00:46 ; elapsed = 00:00:16 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 446 ; free virtual = 3755
Phase 3 Detail Placement | Checksum: 131a29d85

Time (s): cpu = 00:00:46 ; elapsed = 00:00:16 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 446 ; free virtual = 3755

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17cfc4c3f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=27.064 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c4e8d01a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 432 ; free virtual = 3740
INFO: [Place 46-33] Processed net u_top/srst_s, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1917ba8b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 431 ; free virtual = 3739
Phase 4.1.1.1 BUFG Insertion | Checksum: 17cfc4c3f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:19 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 431 ; free virtual = 3739

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.064. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1aa4c014d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:19 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 431 ; free virtual = 3739

Time (s): cpu = 00:00:57 ; elapsed = 00:00:19 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 431 ; free virtual = 3739
Phase 4.1 Post Commit Optimization | Checksum: 1aa4c014d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:19 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 431 ; free virtual = 3739

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1aa4c014d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:19 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 431 ; free virtual = 3739

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1aa4c014d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:20 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 432 ; free virtual = 3740
Phase 4.3 Placer Reporting | Checksum: 1aa4c014d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 432 ; free virtual = 3740

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 432 ; free virtual = 3740

Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 432 ; free virtual = 3740
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 179bfb3ff

Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 432 ; free virtual = 3740
Ending Placer Task | Checksum: ae691324

Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 432 ; free virtual = 3740
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:21 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 449 ; free virtual = 3757
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 416 ; free virtual = 3744
INFO: [Common 17-1381] The checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.runs/impl_1/hw_top_edu_bbt_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file hw_top_edu_bbt_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 435 ; free virtual = 3748
INFO: [runtcl-4] Executing : report_utilization -file hw_top_edu_bbt_utilization_placed.rpt -pb hw_top_edu_bbt_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hw_top_edu_bbt_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 441 ; free virtual = 3754
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 379 ; free virtual = 3712
INFO: [Common 17-1381] The checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.runs/impl_1/hw_top_edu_bbt_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6a99c46c ConstDB: 0 ShapeSum: 43cf4eb8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14166c646

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 288 ; free virtual = 3610
Post Restoration Checksum: NetGraph: a95663bc NumContArr: 9810628a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14166c646

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 290 ; free virtual = 3613

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14166c646

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 255 ; free virtual = 3578

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14166c646

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 254 ; free virtual = 3578
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ff0de0d5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 238 ; free virtual = 3563
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.106 | TNS=0.000  | WHS=-0.223 | THS=-138.383|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 122705141

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 238 ; free virtual = 3562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.106 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: f63148c8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 237 ; free virtual = 3562
Phase 2 Router Initialization | Checksum: ff8d72ee

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 237 ; free virtual = 3562

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12749
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12749
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: ff8d72ee

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 233 ; free virtual = 3558
Phase 3 Initial Routing | Checksum: 236e1578f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 232 ; free virtual = 3558

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 402
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=25.889 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 141d67436

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 232 ; free virtual = 3558

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=25.889 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 183de6640

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 232 ; free virtual = 3558
Phase 4 Rip-up And Reroute | Checksum: 183de6640

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 231 ; free virtual = 3558

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f6b94ab9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 231 ; free virtual = 3558
INFO: [Route 35-416] Intermediate Timing Summary | WNS=25.969 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: a233d8d3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 231 ; free virtual = 3558

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: a233d8d3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 231 ; free virtual = 3558
Phase 5 Delay and Skew Optimization | Checksum: a233d8d3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 231 ; free virtual = 3558

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 187b906e1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 231 ; free virtual = 3557
INFO: [Route 35-416] Intermediate Timing Summary | WNS=25.969 | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 145d88b07

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 231 ; free virtual = 3557
Phase 6 Post Hold Fix | Checksum: 145d88b07

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 231 ; free virtual = 3557

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.81464 %
  Global Horizontal Routing Utilization  = 3.27811 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15cc20f2d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 231 ; free virtual = 3557

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15cc20f2d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 3375.992 ; gain = 0.000 ; free physical = 229 ; free virtual = 3555

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16dee3f37

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 3383.422 ; gain = 7.430 ; free physical = 228 ; free virtual = 3554

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=25.969 | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16dee3f37

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 3383.422 ; gain = 7.430 ; free physical = 230 ; free virtual = 3556
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 3383.422 ; gain = 7.430 ; free physical = 268 ; free virtual = 3594

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:25 . Memory (MB): peak = 3383.422 ; gain = 7.430 ; free physical = 265 ; free virtual = 3593
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3383.422 ; gain = 0.000 ; free physical = 231 ; free virtual = 3582
INFO: [Common 17-1381] The checkpoint '/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.runs/impl_1/hw_top_edu_bbt_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hw_top_edu_bbt_drc_routed.rpt -pb hw_top_edu_bbt_drc_routed.pb -rpx hw_top_edu_bbt_drc_routed.rpx
Command: report_drc -file hw_top_edu_bbt_drc_routed.rpt -pb hw_top_edu_bbt_drc_routed.pb -rpx hw_top_edu_bbt_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.runs/impl_1/hw_top_edu_bbt_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file hw_top_edu_bbt_methodology_drc_routed.rpt -pb hw_top_edu_bbt_methodology_drc_routed.pb -rpx hw_top_edu_bbt_methodology_drc_routed.rpx
Command: report_methodology -file hw_top_edu_bbt_methodology_drc_routed.rpt -pb hw_top_edu_bbt_methodology_drc_routed.pb -rpx hw_top_edu_bbt_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/workspace/MSE-SDC-Ejercicio11-Arty_A-35/MSE-SDC-Ejercicio11-Arty_A-35.runs/impl_1/hw_top_edu_bbt_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file hw_top_edu_bbt_power_routed.rpt -pb hw_top_edu_bbt_power_summary_routed.pb -rpx hw_top_edu_bbt_power_routed.rpx
Command: report_power -file hw_top_edu_bbt_power_routed.rpt -pb hw_top_edu_bbt_power_summary_routed.pb -rpx hw_top_edu_bbt_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
123 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file hw_top_edu_bbt_route_status.rpt -pb hw_top_edu_bbt_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_top_edu_bbt_timing_summary_routed.rpt -pb hw_top_edu_bbt_timing_summary_routed.pb -rpx hw_top_edu_bbt_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file hw_top_edu_bbt_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file hw_top_edu_bbt_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hw_top_edu_bbt_bus_skew_routed.rpt -pb hw_top_edu_bbt_bus_skew_routed.pb -rpx hw_top_edu_bbt_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec 15 13:45:16 2021...
