#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e934194de0 .scope module, "booth_test" "booth_test" 2 1;
 .timescale 0 0;
v000001e934213250_0 .net "addsub", 0 0, v000001e9341924a0_0;  1 drivers
v000001e934213110_0 .var "clk", 0 0;
v000001e934212210_0 .net "clrA", 0 0, v000001e9341937b0_0;  1 drivers
v000001e934213750_0 .net "clrQ", 0 0, v000001e9341938f0_0;  1 drivers
v000001e9342123f0_0 .net "clrff", 0 0, v000001e93414bc50_0;  1 drivers
v000001e934213e30_0 .var "data_in", 15 0;
v000001e9342131b0_0 .net "decr", 0 0, v000001e934193be0_0;  1 drivers
v000001e9342122b0_0 .net "done", 0 0, v000001e9341a97c0_0;  1 drivers
v000001e934212710_0 .net "eqz", 0 0, L_000001e934216740;  1 drivers
v000001e934212cb0_0 .net "ldA", 0 0, v000001e9341adca0_0;  1 drivers
v000001e934212350_0 .net "ldM", 0 0, v000001e9341add40_0;  1 drivers
v000001e934213c50_0 .net "ldQ", 0 0, v000001e9342116e0_0;  1 drivers
v000001e934212670_0 .net "ldcnt", 0 0, v000001e934211500_0;  1 drivers
v000001e934213cf0_0 .net "q0", 0 0, L_000001e934217280;  1 drivers
v000001e9342127b0_0 .net "qm1", 0 0, v000001e934211f90_0;  1 drivers
v000001e9342132f0_0 .net "sftA", 0 0, v000001e9342115a0_0;  1 drivers
v000001e9342169c0_0 .net "sftQ", 0 0, v000001e9342110a0_0;  1 drivers
v000001e934217460_0 .var "start", 0 0;
S_000001e9341a94a0 .scope module, "CON" "controller" 2 8, 3 1 0, S_000001e934194de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ldA";
    .port_info 1 /OUTPUT 1 "clrA";
    .port_info 2 /OUTPUT 1 "sftA";
    .port_info 3 /OUTPUT 1 "ldQ";
    .port_info 4 /OUTPUT 1 "clrQ";
    .port_info 5 /OUTPUT 1 "sftQ";
    .port_info 6 /OUTPUT 1 "ldM";
    .port_info 7 /OUTPUT 1 "clrff";
    .port_info 8 /OUTPUT 1 "addsub";
    .port_info 9 /OUTPUT 1 "decr";
    .port_info 10 /OUTPUT 1 "ldcnt";
    .port_info 11 /OUTPUT 1 "done";
    .port_info 12 /INPUT 1 "start";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /INPUT 1 "q0";
    .port_info 15 /INPUT 1 "qm1";
    .port_info 16 /INPUT 1 "eqz";
P_000001e9341a9630 .param/l "S0" 0 3 22, C4<000>;
P_000001e9341a9668 .param/l "S1" 0 3 22, C4<001>;
P_000001e9341a96a0 .param/l "S2" 0 3 22, C4<010>;
P_000001e9341a96d8 .param/l "S3" 0 3 22, C4<011>;
P_000001e9341a9710 .param/l "S4" 0 3 22, C4<100>;
P_000001e9341a9748 .param/l "S5" 0 3 22, C4<101>;
P_000001e9341a9780 .param/l "S6" 0 3 22, C4<110>;
v000001e9341924a0_0 .var "addsub", 0 0;
v000001e934192660_0 .net "clk", 0 0, v000001e934213110_0;  1 drivers
v000001e9341937b0_0 .var "clrA", 0 0;
v000001e9341938f0_0 .var "clrQ", 0 0;
v000001e93414bc50_0 .var "clrff", 0 0;
v000001e934193be0_0 .var "decr", 0 0;
v000001e9341a97c0_0 .var "done", 0 0;
v000001e9341a9860_0 .net "eqz", 0 0, L_000001e934216740;  alias, 1 drivers
v000001e9341adca0_0 .var "ldA", 0 0;
v000001e9341add40_0 .var "ldM", 0 0;
v000001e9342116e0_0 .var "ldQ", 0 0;
v000001e934211500_0 .var "ldcnt", 0 0;
v000001e9342111e0_0 .net "q0", 0 0, L_000001e934217280;  alias, 1 drivers
v000001e934210f60_0 .net "qm1", 0 0, v000001e934211f90_0;  alias, 1 drivers
v000001e9342115a0_0 .var "sftA", 0 0;
v000001e9342110a0_0 .var "sftQ", 0 0;
v000001e934211be0_0 .net "start", 0 0, v000001e934217460_0;  1 drivers
v000001e934211640_0 .var "state", 2 0;
E_000001e93418c570 .event anyedge, v000001e934211640_0;
E_000001e93418c8f0 .event posedge, v000001e934192660_0;
S_000001e934211db0 .scope module, "DP" "datapath" 2 7, 4 8 0, S_000001e934194de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ldA";
    .port_info 1 /INPUT 1 "ldQ";
    .port_info 2 /INPUT 1 "ldM";
    .port_info 3 /INPUT 1 "clrA";
    .port_info 4 /INPUT 1 "clrQ";
    .port_info 5 /INPUT 1 "clrff";
    .port_info 6 /INPUT 1 "sftA";
    .port_info 7 /INPUT 1 "sftQ";
    .port_info 8 /INPUT 1 "addsub";
    .port_info 9 /INPUT 1 "decr";
    .port_info 10 /INPUT 1 "ldcnt";
    .port_info 11 /INPUT 16 "data_in";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /OUTPUT 1 "q0";
    .port_info 14 /OUTPUT 1 "qm1";
    .port_info 15 /OUTPUT 1 "eqz";
v000001e9342134d0_0 .net "A", 15 0, v000001e934210e20_0;  1 drivers
v000001e934212ad0_0 .net "M", 15 0, v000001e934212850_0;  1 drivers
v000001e934213930_0 .net "Q", 15 0, v000001e9342137f0_0;  1 drivers
v000001e934212990_0 .net "Z", 15 0, v000001e934210d80_0;  1 drivers
v000001e9342139d0_0 .net "addsub", 0 0, v000001e9341924a0_0;  alias, 1 drivers
v000001e934212490_0 .net "clk", 0 0, v000001e934213110_0;  alias, 1 drivers
v000001e934213a70_0 .net "clrA", 0 0, v000001e9341937b0_0;  alias, 1 drivers
v000001e934212c10_0 .net "clrQ", 0 0, v000001e9341938f0_0;  alias, 1 drivers
v000001e934213570_0 .net "clrff", 0 0, v000001e93414bc50_0;  alias, 1 drivers
v000001e934212f30_0 .net "count", 4 0, v000001e934211aa0_0;  1 drivers
v000001e934212b70_0 .net "data_in", 15 0, v000001e934213e30_0;  1 drivers
v000001e934213b10_0 .net "decr", 0 0, v000001e934193be0_0;  alias, 1 drivers
v000001e9342125d0_0 .net "eqz", 0 0, L_000001e934216740;  alias, 1 drivers
v000001e934213070_0 .net "ldA", 0 0, v000001e9341adca0_0;  alias, 1 drivers
v000001e9342128f0_0 .net "ldM", 0 0, v000001e9341add40_0;  alias, 1 drivers
v000001e934213d90_0 .net "ldQ", 0 0, v000001e9342116e0_0;  alias, 1 drivers
v000001e934213610_0 .net "ldcnt", 0 0, v000001e934211500_0;  alias, 1 drivers
v000001e934212fd0_0 .net "q0", 0 0, L_000001e934217280;  alias, 1 drivers
v000001e934212170_0 .net "qm1", 0 0, v000001e934211f90_0;  alias, 1 drivers
v000001e934213bb0_0 .net "sftA", 0 0, v000001e9342115a0_0;  alias, 1 drivers
v000001e9342136b0_0 .net "sftQ", 0 0, v000001e9342110a0_0;  alias, 1 drivers
L_000001e934217280 .part v000001e9342137f0_0, 0, 1;
L_000001e934216740 .reduce/nor v000001e934211aa0_0;
L_000001e9342161a0 .part v000001e934210d80_0, 15, 1;
L_000001e934216ce0 .part v000001e934210e20_0, 0, 1;
L_000001e934217320 .part v000001e9342137f0_0, 0, 1;
S_000001e9341adef0 .scope module, "AR" "shiftreg" 4 31, 5 1 0, S_000001e934211db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 1 "s_in";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "ld";
    .port_info 5 /INPUT 1 "clr";
    .port_info 6 /INPUT 1 "sft";
v000001e934211780_0 .net "clk", 0 0, v000001e934213110_0;  alias, 1 drivers
v000001e934211000_0 .net "clr", 0 0, v000001e9341937b0_0;  alias, 1 drivers
v000001e934211140_0 .net "data_in", 15 0, v000001e934210d80_0;  alias, 1 drivers
v000001e934210e20_0 .var "data_out", 15 0;
v000001e934211a00_0 .net "ld", 0 0, v000001e9341adca0_0;  alias, 1 drivers
v000001e9342113c0_0 .net "s_in", 0 0, L_000001e9342161a0;  1 drivers
v000001e934210ce0_0 .net "sft", 0 0, v000001e9342115a0_0;  alias, 1 drivers
S_000001e9341a5aa0 .scope module, "AS" "ALU" 4 35, 6 1 0, S_000001e934211db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 16 "in2";
    .port_info 3 /INPUT 1 "addsub";
v000001e934211460_0 .net "addsub", 0 0, v000001e9341924a0_0;  alias, 1 drivers
v000001e934211960_0 .net "in1", 15 0, v000001e934210e20_0;  alias, 1 drivers
v000001e934210ec0_0 .net "in2", 15 0, v000001e934212850_0;  alias, 1 drivers
v000001e934210d80_0 .var "out", 15 0;
E_000001e93418ceb0 .event anyedge, v000001e9341924a0_0, v000001e934210e20_0, v000001e934210ec0_0;
S_000001e9341a5c30 .scope module, "CN" "counter" 4 36, 7 1 0, S_000001e934211db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "data_out";
    .port_info 1 /INPUT 1 "decr";
    .port_info 2 /INPUT 1 "ldcnt";
    .port_info 3 /INPUT 1 "clk";
v000001e934211820_0 .net "clk", 0 0, v000001e934213110_0;  alias, 1 drivers
v000001e934211aa0_0 .var "data_out", 4 0;
v000001e934211280_0 .net "decr", 0 0, v000001e934193be0_0;  alias, 1 drivers
v000001e934211b40_0 .net "ldcnt", 0 0, v000001e934211500_0;  alias, 1 drivers
S_000001e9341b3150 .scope module, "MR" "PIPO" 4 34, 8 1 0, S_000001e934211db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "load";
v000001e934211320_0 .net "clk", 0 0, v000001e934213110_0;  alias, 1 drivers
v000001e9342118c0_0 .net "data_in", 15 0, v000001e934213e30_0;  alias, 1 drivers
v000001e934212850_0 .var "data_out", 15 0;
v000001e934212df0_0 .net "load", 0 0, v000001e9341add40_0;  alias, 1 drivers
S_000001e9341b32e0 .scope module, "QM1" "dff" 4 33, 9 1 0, S_000001e934211db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clr";
v000001e934213890_0 .net "clk", 0 0, v000001e934213110_0;  alias, 1 drivers
v000001e934212e90_0 .net "clr", 0 0, v000001e93414bc50_0;  alias, 1 drivers
v000001e934212530_0 .net "d", 0 0, L_000001e934217320;  1 drivers
v000001e934211f90_0 .var "q", 0 0;
S_000001e9341a8790 .scope module, "QR" "shiftreg" 4 32, 5 1 0, S_000001e934211db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 1 "s_in";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "ld";
    .port_info 5 /INPUT 1 "clr";
    .port_info 6 /INPUT 1 "sft";
v000001e934212d50_0 .net "clk", 0 0, v000001e934213110_0;  alias, 1 drivers
v000001e934212030_0 .net "clr", 0 0, v000001e9341938f0_0;  alias, 1 drivers
v000001e934213390_0 .net "data_in", 15 0, v000001e934213e30_0;  alias, 1 drivers
v000001e9342137f0_0 .var "data_out", 15 0;
v000001e934212a30_0 .net "ld", 0 0, v000001e9342116e0_0;  alias, 1 drivers
v000001e934213430_0 .net "s_in", 0 0, L_000001e934216ce0;  1 drivers
v000001e9342120d0_0 .net "sft", 0 0, v000001e9342110a0_0;  alias, 1 drivers
    .scope S_000001e9341adef0;
T_0 ;
    %wait E_000001e93418c8f0;
    %load/vec4 v000001e934211000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e934210e20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e934211a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001e934211140_0;
    %assign/vec4 v000001e934210e20_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001e934210ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001e9342113c0_0;
    %load/vec4 v000001e934210e20_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e934210e20_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e9341a8790;
T_1 ;
    %wait E_000001e93418c8f0;
    %load/vec4 v000001e934212030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e9342137f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e934212a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001e934213390_0;
    %assign/vec4 v000001e9342137f0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001e9342120d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001e934213430_0;
    %load/vec4 v000001e9342137f0_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e9342137f0_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e9341b32e0;
T_2 ;
    %wait E_000001e93418c8f0;
    %load/vec4 v000001e934212e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e934211f90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e934212530_0;
    %assign/vec4 v000001e934211f90_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e9341b3150;
T_3 ;
    %wait E_000001e93418c8f0;
    %load/vec4 v000001e934212df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001e9342118c0_0;
    %assign/vec4 v000001e934212850_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e9341a5aa0;
T_4 ;
    %wait E_000001e93418ceb0;
    %load/vec4 v000001e934211460_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001e934211960_0;
    %load/vec4 v000001e934210ec0_0;
    %sub;
    %store/vec4 v000001e934210d80_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e934211960_0;
    %load/vec4 v000001e934210ec0_0;
    %add;
    %store/vec4 v000001e934210d80_0, 0, 16;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e9341a5c30;
T_5 ;
    %wait E_000001e93418c8f0;
    %load/vec4 v000001e934211b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v000001e934211aa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001e934211280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001e934211aa0_0;
    %subi 1, 0, 5;
    %assign/vec4 v000001e934211aa0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e9341a94a0;
T_6 ;
    %wait E_000001e93418c8f0;
    %load/vec4 v000001e934211640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e934211640_0, 0;
    %jmp T_6.8;
T_6.0 ;
    %load/vec4 v000001e934211be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e934211640_0, 0;
T_6.9 ;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e934211640_0, 0;
    %jmp T_6.8;
T_6.2 ;
    %delay 2, 0;
    %load/vec4 v000001e9342111e0_0;
    %load/vec4 v000001e934210f60_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e934211640_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v000001e9342111e0_0;
    %load/vec4 v000001e934210f60_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.13, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e934211640_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e934211640_0, 0;
T_6.14 ;
T_6.12 ;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e934211640_0, 0;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e934211640_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %delay 2, 0;
    %load/vec4 v000001e9342111e0_0;
    %load/vec4 v000001e934210f60_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.17, 4;
    %load/vec4 v000001e9341a9860_0;
    %nor/r;
    %and;
T_6.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e934211640_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v000001e9342111e0_0;
    %load/vec4 v000001e934210f60_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.20, 4;
    %load/vec4 v000001e9341a9860_0;
    %nor/r;
    %and;
T_6.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e934211640_0, 0;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v000001e9341a9860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.21, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001e934211640_0, 0;
T_6.21 ;
T_6.19 ;
T_6.16 ;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001e934211640_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e9341a94a0;
T_7 ;
    %wait E_000001e93418c570;
    %load/vec4 v000001e934211640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9341937b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9342115a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9342116e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9342110a0_0, 0, 1;
    %jmp T_7.8;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9341937b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9341adca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9342115a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9341938f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9342116e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9342110a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9341add40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e93414bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9341a97c0_0, 0, 1;
    %jmp T_7.8;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9341937b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e93414bc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e934211500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9341add40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9341938f0_0, 0, 1;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9341937b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e93414bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e934211500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9341add40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9341938f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9342116e0_0, 0, 1;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9341adca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9341924a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9342116e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9342115a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9342110a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e934193be0_0, 0, 1;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9341adca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9341924a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9342116e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9342115a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9342110a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e934193be0_0, 0, 1;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9342115a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9342110a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9341adca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9342116e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e934193be0_0, 0, 1;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9341a97c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e934193be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9342115a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9342110a0_0, 0, 1;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e934194de0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e934213110_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e934217460_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 13 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001e934194de0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v000001e934213110_0;
    %inv;
    %store/vec4 v000001e934213110_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001e934194de0;
T_10 ;
    %delay 12, 0;
    %pushi/vec4 20, 0, 16;
    %store/vec4 v000001e934213e30_0, 0, 16;
    %delay 16, 0;
    %pushi/vec4 65506, 0, 16;
    %store/vec4 v000001e934213e30_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_000001e934194de0;
T_11 ;
    %vpi_call 2 24 "$monitor", $time, " %b %b  %b", v000001e9342134d0_0, v000001e934213930_0, v000001e9342122b0_0 {0 0 0};
    %vpi_call 2 25 "$dumpfile", "booth.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e934194de0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "booth_tb.v";
    "controller.v";
    "datapath.v";
    "./shiftreg.v";
    "./alu.v";
    "./counter.v";
    "./pipo.v";
    "./dff.v";
