<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/spmm_device_fpga.cpp:113:31" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="for.inc.load.7," ID="scevgepseq" BundleName="gmem3,gmem4,gmem5,gmem6" VarName="B" LoopLoc="src/spmm_device_fpga.cpp:113:31" LoopName="VITIS_LOOP_113_2" ParentFunc="dfm(Sp_value*, bool*, float*, unsigned int&amp;, float const*, unsigned int)" Length="variable" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="src/spmm_device_fpga.cpp:110:20" msg_id="214-232" msg_severity="INFO" msg_body="Access call is in the conditional branch" resolution="214-232" ID="scevgepseq" BundleName="gmem3,gmem4,gmem5,gmem6" VarName="B" LoopLoc="src/spmm_device_fpga.cpp:110:20" LoopName="VITIS_LOOP_110_1" ParentFunc="dfm(Sp_value*, bool*, float*, unsigned int&amp;, float const*, unsigned int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="src/spmm_device_fpga.cpp:57:5" msg_id="214-232" msg_severity="INFO" msg_body="Access tile.value is in the conditional branch" resolution="214-232" ID="for.body14.load.2" BundleName="gmem2" VarName="a_val" LoopLoc="src/spmm_device_fpga.cpp:57:5" LoopName="copy_tile_loop" ParentFunc="set_tile_broadcast(unsigned int const*, unsigned int const*, float const*, hls::stream&lt;TilePkt, 0&gt;*, unsigned int, unsigned int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="src/spmm_device_fpga.cpp:57:5" msg_id="214-232" msg_severity="INFO" msg_body="Access seen_y is in the conditional branch" resolution="214-232" ID="for.body14.load.5" BundleName="gmem1" VarName="col_idx" LoopLoc="src/spmm_device_fpga.cpp:57:5" LoopName="copy_tile_loop" ParentFunc="set_tile_broadcast(unsigned int const*, unsigned int const*, float const*, hls::stream&lt;TilePkt, 0&gt;*, unsigned int, unsigned int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/spmm_device_fpga.cpp:113:31" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="gmem3,gmem4,gmem5,gmem6" VarName="B" LoopLoc="src/spmm_device_fpga.cpp:113:31" LoopName="VITIS_LOOP_113_2" ParentFunc="dfm(Sp_value*, bool*, float*, unsigned int&amp;, float const*, unsigned int)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/spmm_device_fpga.cpp:113:31" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_113_2' has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem6" LoopLoc="src/spmm_device_fpga.cpp:113:31" LoopName="VITIS_LOOP_113_2" Length="variable" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

