|ECTNew
inclk0 => inclk0.IN1
RstBtn => RstBtn.IN1
OTR1 => OverFlow1.IN1
OTR2 => OverFlow2.IN1
FIFOEmp => FIFOEmp.IN1
FIFOFull => FIFOFull.IN1
FIFOPf => FIFOPf.IN1
USBFlagD => USBFlagD.IN1
AD9240In1[0] => AD9240In1[0].IN1
AD9240In1[1] => AD9240In1[1].IN1
AD9240In1[2] => AD9240In1[2].IN1
AD9240In1[3] => AD9240In1[3].IN1
AD9240In1[4] => AD9240In1[4].IN1
AD9240In1[5] => AD9240In1[5].IN1
AD9240In1[6] => AD9240In1[6].IN1
AD9240In1[7] => AD9240In1[7].IN1
AD9240In1[8] => AD9240In1[8].IN1
AD9240In1[9] => AD9240In1[9].IN1
AD9240In1[10] => AD9240In1[10].IN1
AD9240In1[11] => AD9240In1[11].IN1
AD9240In1[12] => AD9240In1[12].IN1
AD9240In1[13] => AD9240In1[13].IN1
AD9240In2[0] => AD9240In2[0].IN1
AD9240In2[1] => AD9240In2[1].IN1
AD9240In2[2] => AD9240In2[2].IN1
AD9240In2[3] => AD9240In2[3].IN1
AD9240In2[4] => AD9240In2[4].IN1
AD9240In2[5] => AD9240In2[5].IN1
AD9240In2[6] => AD9240In2[6].IN1
AD9240In2[7] => AD9240In2[7].IN1
AD9240In2[8] => AD9240In2[8].IN1
AD9240In2[9] => AD9240In2[9].IN1
AD9240In2[10] => AD9240In2[10].IN1
AD9240In2[11] => AD9240In2[11].IN1
AD9240In2[12] => AD9240In2[12].IN1
AD9240In2[13] => AD9240In2[13].IN1
DDSClk << DDS:b2v_inst4.DDSClk
LED1 << SysIndicators:b2v_inst.LED1
LED2 << SysIndicators:b2v_inst.LED2
LED3 << SysIndicators:b2v_inst.LED3
LED4 << SYNTHESIZED_WIRE_10.DB_MAX_OUTPUT_PORT_TYPE
CS << DDSRef:b2v_inst6.CS
WR << DDSRef:b2v_inst6.WR
ADCLK2 << CLK_10M.DB_MAX_OUTPUT_PORT_TYPE
ADCLK1 << CLK_10M.DB_MAX_OUTPUT_PORT_TYPE
IFClk << altpll0:b2v_inst16.c4
USBInt0 << USBCtrl:b2v_inst15.USBInt0
USBSloe << USBCtrl:b2v_inst15.USBSloe
USBSlrd << USBCtrl:b2v_inst15.USBSlrd
USBSlwr << USBCtrl:b2v_inst15.USBSlwr
PKTEND << USBCtrl:b2v_inst15.PKTEND
Sync << Sync_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
AD7524Out[0] << DDSRef:b2v_inst6.AD7524Out
AD7524Out[1] << DDSRef:b2v_inst6.AD7524Out
AD7524Out[2] << DDSRef:b2v_inst6.AD7524Out
AD7524Out[3] << DDSRef:b2v_inst6.AD7524Out
AD7524Out[4] << DDSRef:b2v_inst6.AD7524Out
AD7524Out[5] << DDSRef:b2v_inst6.AD7524Out
AD7524Out[6] << DDSRef:b2v_inst6.AD7524Out
AD7524Out[7] << DDSRef:b2v_inst6.AD7524Out
FIFOAdr[0] << USBCtrl:b2v_inst15.FIFOAddr
FIFOAdr[1] << USBCtrl:b2v_inst15.FIFOAddr
PGA1[0] << PGACtrl:b2v_inst12.PGA1
PGA1[1] << PGACtrl:b2v_inst12.PGA1
PGA1[2] << PGACtrl:b2v_inst12.PGA1
PGA2[0] << PGACtrl:b2v_inst12.PGA2
PGA2[1] << PGACtrl:b2v_inst12.PGA2
PGA2[2] << PGACtrl:b2v_inst12.PGA2
SineOut[0] << HoldZeroCtrl:b2v_inst20.DDSOut
SineOut[1] << HoldZeroCtrl:b2v_inst20.DDSOut
SineOut[2] << HoldZeroCtrl:b2v_inst20.DDSOut
SineOut[3] << HoldZeroCtrl:b2v_inst20.DDSOut
SineOut[4] << HoldZeroCtrl:b2v_inst20.DDSOut
SineOut[5] << HoldZeroCtrl:b2v_inst20.DDSOut
SineOut[6] << HoldZeroCtrl:b2v_inst20.DDSOut
SineOut[7] << HoldZeroCtrl:b2v_inst20.DDSOut
SineOut[8] << HoldZeroCtrl:b2v_inst20.DDSOut
SineOut[9] << HoldZeroCtrl:b2v_inst20.DDSOut
SineOut[10] << HoldZeroCtrl:b2v_inst20.DDSOut
SineOut[11] << HoldZeroCtrl:b2v_inst20.DDSOut
SineOut[12] << HoldZeroCtrl:b2v_inst20.DDSOut
SineOut[13] << HoldZeroCtrl:b2v_inst20.DDSOut
SwitchCtrl[0] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[1] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[2] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[3] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[4] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[5] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[6] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[7] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[8] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[9] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[10] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[11] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[12] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[13] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[14] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[15] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[16] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[17] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[18] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[19] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[20] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[21] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[22] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[23] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[24] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[25] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[26] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[27] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[28] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[29] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[30] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[31] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[32] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[33] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[34] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[35] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[36] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[37] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[38] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[39] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[40] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[41] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[42] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[43] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[44] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[45] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[46] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[47] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[48] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[49] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[50] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[51] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[52] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[53] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[54] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[55] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[56] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[57] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[58] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[59] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[60] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[61] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[62] << SwitchCtrl:b2v_inst14.SwitchCtrl
SwitchCtrl[63] << SwitchCtrl:b2v_inst14.SwitchCtrl
USBDat[0] <> USBCtrl:b2v_inst15.USBDat
USBDat[1] <> USBCtrl:b2v_inst15.USBDat
USBDat[2] <> USBCtrl:b2v_inst15.USBDat
USBDat[3] <> USBCtrl:b2v_inst15.USBDat
USBDat[4] <> USBCtrl:b2v_inst15.USBDat
USBDat[5] <> USBCtrl:b2v_inst15.USBDat
USBDat[6] <> USBCtrl:b2v_inst15.USBDat
USBDat[7] <> USBCtrl:b2v_inst15.USBDat
USBDat[8] <> USBCtrl:b2v_inst15.USBDat
USBDat[9] <> USBCtrl:b2v_inst15.USBDat
USBDat[10] <> USBCtrl:b2v_inst15.USBDat
USBDat[11] <> USBCtrl:b2v_inst15.USBDat
USBDat[12] <> USBCtrl:b2v_inst15.USBDat
USBDat[13] <> USBCtrl:b2v_inst15.USBDat
USBDat[14] <> USBCtrl:b2v_inst15.USBDat
USBDat[15] <> USBCtrl:b2v_inst15.USBDat


|ECTNew|SysIndicators:b2v_inst
CLK1M => LED3~reg0.CLK
CLK1M => LED2~reg0.CLK
CLK1M => LED1~reg0.CLK
CLK1M => Trig.CLK
CLK1M => Cnt[0].CLK
CLK1M => Cnt[1].CLK
CLK1M => Cnt[2].CLK
CLK1M => Cnt[3].CLK
CLK1M => Cnt[4].CLK
CLK1M => Cnt[5].CLK
CLK1M => Cnt[6].CLK
CLK1M => Cnt[7].CLK
CLK1M => Cnt[8].CLK
CLK1M => Cnt[9].CLK
CLK1M => Cnt[10].CLK
CLK1M => Cnt[11].CLK
CLK1M => Cnt[12].CLK
CLK1M => Cnt[13].CLK
CLK1M => Cnt[14].CLK
CLK1M => Cnt[15].CLK
CLK1M => Cnt[16].CLK
CLK1M => Cnt[17].CLK
CLK1M => Cnt[18].CLK
CLK1M => Cnt[19].CLK
CLK1M => Stat~1.DATAIN
RST => Trig.ACLR
RST => Cnt[0].ACLR
RST => Cnt[1].ACLR
RST => Cnt[2].ACLR
RST => Cnt[3].ACLR
RST => Cnt[4].ACLR
RST => Cnt[5].ACLR
RST => Cnt[6].ACLR
RST => Cnt[7].ACLR
RST => Cnt[8].ACLR
RST => Cnt[9].ACLR
RST => Cnt[10].ACLR
RST => Cnt[11].ACLR
RST => Cnt[12].ACLR
RST => Cnt[13].ACLR
RST => Cnt[14].ACLR
RST => Cnt[15].ACLR
RST => Cnt[16].ACLR
RST => Cnt[17].ACLR
RST => Cnt[18].ACLR
RST => Cnt[19].ACLR
RST => LED3~reg0.PRESET
RST => LED2~reg0.PRESET
RST => LED1~reg0.PRESET
RST => Stat~3.DATAIN
SysStat[0] => Mux0.IN3
SysStat[0] => Mux1.IN3
SysStat[0] => Mux2.IN3
SysStat[1] => Mux0.IN2
SysStat[1] => Mux1.IN2
SysStat[1] => Mux2.IN2
LED1 <= LED1~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED2 <= LED2~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED3 <= LED3~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|PGACtrl:b2v_inst12
CLK => PGA2[0]~reg0.CLK
CLK => PGA2[1]~reg0.CLK
CLK => PGA2[2]~reg0.CLK
CLK => PGA1[0]~reg0.CLK
CLK => PGA1[1]~reg0.CLK
CLK => PGA1[2]~reg0.CLK
RST => PGA2[0]~reg0.PRESET
RST => PGA2[1]~reg0.PRESET
RST => PGA2[2]~reg0.ACLR
RST => PGA1[0]~reg0.PRESET
RST => PGA1[1]~reg0.PRESET
RST => PGA1[2]~reg0.ACLR
SetTrig => PGA2[0]~reg0.ENA
SetTrig => PGA1[2]~reg0.ENA
SetTrig => PGA1[1]~reg0.ENA
SetTrig => PGA1[0]~reg0.ENA
SetTrig => PGA2[2]~reg0.ENA
SetTrig => PGA2[1]~reg0.ENA
Cmd[0] => ~NO_FANOUT~
Cmd[1] => ~NO_FANOUT~
Cmd[2] => ~NO_FANOUT~
Cmd[3] => ~NO_FANOUT~
Cmd[4] => ~NO_FANOUT~
Cmd[5] => ~NO_FANOUT~
Cmd[6] => ~NO_FANOUT~
Cmd[7] => ~NO_FANOUT~
Cmd[8] => PGA2[0]~reg0.DATAIN
Cmd[9] => PGA2[1]~reg0.DATAIN
Cmd[10] => PGA2[2]~reg0.DATAIN
Cmd[11] => ~NO_FANOUT~
Cmd[12] => PGA1[0]~reg0.DATAIN
Cmd[13] => PGA1[1]~reg0.DATAIN
Cmd[14] => PGA1[2]~reg0.DATAIN
Cmd[15] => ~NO_FANOUT~
ADOtr1 => ~NO_FANOUT~
ADOtr2 => ~NO_FANOUT~
SwitchAddr[0] => ~NO_FANOUT~
SwitchAddr[1] => ~NO_FANOUT~
SwitchAddr[2] => ~NO_FANOUT~
SwitchAddr[3] => ~NO_FANOUT~
SwitchAddr[4] => ~NO_FANOUT~
SwitchAddr[5] => ~NO_FANOUT~
SwitchAddr[6] => ~NO_FANOUT~
SwitchAddr[7] => ~NO_FANOUT~
SwitchAddr[8] => ~NO_FANOUT~
PGA1[0] <= PGA1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PGA1[1] <= PGA1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PGA1[2] <= PGA1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PGA2[0] <= PGA2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PGA2[1] <= PGA2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PGA2[2] <= PGA2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|SamplingCtrl:b2v_inst13
Clk => TestLED~reg0.CLK
Clk => Busy~reg0.CLK
Clk => tempUSBData[0].CLK
Clk => tempUSBData[1].CLK
Clk => tempUSBData[2].CLK
Clk => tempUSBData[3].CLK
Clk => tempUSBData[4].CLK
Clk => tempUSBData[5].CLK
Clk => tempUSBData[6].CLK
Clk => tempUSBData[7].CLK
Clk => tempUSBData[8].CLK
Clk => tempUSBData[9].CLK
Clk => tempUSBData[10].CLK
Clk => tempUSBData[11].CLK
Clk => tempUSBData[12].CLK
Clk => tempUSBData[13].CLK
Clk => tempUSBData[14].CLK
Clk => tempUSBData[15].CLK
Clk => tempUSBData[16].CLK
Clk => tempUSBData[17].CLK
Clk => tempUSBData[18].CLK
Clk => tempUSBData[19].CLK
Clk => tempUSBData[20].CLK
Clk => tempUSBData[21].CLK
Clk => tempUSBData[22].CLK
Clk => tempUSBData[23].CLK
Clk => tempUSBData[24].CLK
Clk => tempUSBData[25].CLK
Clk => tempUSBData[26].CLK
Clk => tempUSBData[27].CLK
Clk => tempUSBData[28].CLK
Clk => tempUSBData[29].CLK
Clk => tempUSBData[30].CLK
Clk => tempUSBData[31].CLK
Clk => USBWRreq~reg0.CLK
Clk => USBWrite[0]~reg0.CLK
Clk => USBWrite[1]~reg0.CLK
Clk => USBWrite[2]~reg0.CLK
Clk => USBWrite[3]~reg0.CLK
Clk => USBWrite[4]~reg0.CLK
Clk => USBWrite[5]~reg0.CLK
Clk => USBWrite[6]~reg0.CLK
Clk => USBWrite[7]~reg0.CLK
Clk => USBWrite[8]~reg0.CLK
Clk => USBWrite[9]~reg0.CLK
Clk => USBWrite[10]~reg0.CLK
Clk => USBWrite[11]~reg0.CLK
Clk => USBWrite[12]~reg0.CLK
Clk => USBWrite[13]~reg0.CLK
Clk => USBWrite[14]~reg0.CLK
Clk => USBWrite[15]~reg0.CLK
Clk => USBWrite[16]~reg0.CLK
Clk => USBWrite[17]~reg0.CLK
Clk => USBWrite[18]~reg0.CLK
Clk => USBWrite[19]~reg0.CLK
Clk => USBWrite[20]~reg0.CLK
Clk => USBWrite[21]~reg0.CLK
Clk => USBWrite[22]~reg0.CLK
Clk => USBWrite[23]~reg0.CLK
Clk => USBWrite[24]~reg0.CLK
Clk => USBWrite[25]~reg0.CLK
Clk => USBWrite[26]~reg0.CLK
Clk => USBWrite[27]~reg0.CLK
Clk => USBWrite[28]~reg0.CLK
Clk => USBWrite[29]~reg0.CLK
Clk => USBWrite[30]~reg0.CLK
Clk => USBWrite[31]~reg0.CLK
Clk => Stat1~3.DATAIN
Clk => Stat~1.DATAIN
Rst => TestLED~reg0.PRESET
Rst => Busy~reg0.ACLR
Rst => tempUSBData[0].ACLR
Rst => tempUSBData[1].ACLR
Rst => tempUSBData[2].ACLR
Rst => tempUSBData[3].ACLR
Rst => tempUSBData[4].ACLR
Rst => tempUSBData[5].ACLR
Rst => tempUSBData[6].ACLR
Rst => tempUSBData[7].ACLR
Rst => tempUSBData[8].ACLR
Rst => tempUSBData[9].ACLR
Rst => tempUSBData[10].ACLR
Rst => tempUSBData[11].ACLR
Rst => tempUSBData[12].ACLR
Rst => tempUSBData[13].ACLR
Rst => tempUSBData[14].ACLR
Rst => tempUSBData[15].ACLR
Rst => tempUSBData[16].ACLR
Rst => tempUSBData[17].ACLR
Rst => tempUSBData[18].ACLR
Rst => tempUSBData[19].ACLR
Rst => tempUSBData[20].ACLR
Rst => tempUSBData[21].ACLR
Rst => tempUSBData[22].ACLR
Rst => tempUSBData[23].ACLR
Rst => tempUSBData[24].ACLR
Rst => tempUSBData[25].ACLR
Rst => tempUSBData[26].ACLR
Rst => tempUSBData[27].ACLR
Rst => tempUSBData[28].ACLR
Rst => tempUSBData[29].ACLR
Rst => tempUSBData[30].ACLR
Rst => tempUSBData[31].ACLR
Rst => USBWRreq~reg0.ACLR
Rst => USBWrite[0]~reg0.ACLR
Rst => USBWrite[1]~reg0.ACLR
Rst => USBWrite[2]~reg0.ACLR
Rst => USBWrite[3]~reg0.ACLR
Rst => USBWrite[4]~reg0.ACLR
Rst => USBWrite[5]~reg0.ACLR
Rst => USBWrite[6]~reg0.ACLR
Rst => USBWrite[7]~reg0.ACLR
Rst => USBWrite[8]~reg0.ACLR
Rst => USBWrite[9]~reg0.ACLR
Rst => USBWrite[10]~reg0.ACLR
Rst => USBWrite[11]~reg0.ACLR
Rst => USBWrite[12]~reg0.ACLR
Rst => USBWrite[13]~reg0.ACLR
Rst => USBWrite[14]~reg0.ACLR
Rst => USBWrite[15]~reg0.ACLR
Rst => USBWrite[16]~reg0.ACLR
Rst => USBWrite[17]~reg0.ACLR
Rst => USBWrite[18]~reg0.ACLR
Rst => USBWrite[19]~reg0.ACLR
Rst => USBWrite[20]~reg0.ACLR
Rst => USBWrite[21]~reg0.ACLR
Rst => USBWrite[22]~reg0.ACLR
Rst => USBWrite[23]~reg0.ACLR
Rst => USBWrite[24]~reg0.ACLR
Rst => USBWrite[25]~reg0.ACLR
Rst => USBWrite[26]~reg0.ACLR
Rst => USBWrite[27]~reg0.ACLR
Rst => USBWrite[28]~reg0.ACLR
Rst => USBWrite[29]~reg0.ACLR
Rst => USBWrite[30]~reg0.ACLR
Rst => USBWrite[31]~reg0.ACLR
Rst => Stat1~5.DATAIN
Rst => Stat~3.DATAIN
Sync => ~NO_FANOUT~
FrameEnd => TestLED.OUTPUTSELECT
FrameEnd => USBWRreq.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => USBWrite.OUTPUTSELECT
FrameEnd => Stat1.OUTPUTSELECT
FrameEnd => Stat1.OUTPUTSELECT
periodCnt[0] => ~NO_FANOUT~
periodCnt[1] => ~NO_FANOUT~
periodCnt[2] => ~NO_FANOUT~
periodCnt[3] => ~NO_FANOUT~
periodCnt[4] => ~NO_FANOUT~
periodCnt[5] => ~NO_FANOUT~
periodCnt[6] => ~NO_FANOUT~
periodCnt[7] => ~NO_FANOUT~
DemodReady => always0.IN1
DemodReady => always0.IN1
Demod1Result[0] => Add0.IN62
Demod1Result[1] => Add0.IN61
Demod1Result[2] => Add0.IN60
Demod1Result[3] => Add0.IN59
Demod1Result[4] => Add0.IN58
Demod1Result[5] => Add0.IN57
Demod1Result[6] => Add0.IN56
Demod1Result[7] => Add0.IN55
Demod1Result[8] => Add0.IN54
Demod1Result[9] => Add0.IN53
Demod1Result[10] => Add0.IN52
Demod1Result[11] => Add0.IN51
Demod1Result[12] => Add0.IN50
Demod1Result[13] => Add0.IN49
Demod1Result[14] => Add0.IN48
Demod1Result[15] => Add0.IN47
Demod1Result[16] => tmpdata1[16].DATAA
Demod1Result[16] => Add0.IN46
Demod1Result[17] => tmpdata1[17].DATAA
Demod1Result[17] => Add0.IN45
Demod1Result[18] => tmpdata1[18].DATAA
Demod1Result[18] => Add0.IN44
Demod1Result[19] => tmpdata1[19].DATAA
Demod1Result[19] => Add0.IN43
Demod1Result[20] => tmpdata1[20].DATAA
Demod1Result[20] => Add0.IN42
Demod1Result[21] => tmpdata1[21].DATAA
Demod1Result[21] => Add0.IN41
Demod1Result[22] => tmpdata1[22].DATAA
Demod1Result[22] => Add0.IN40
Demod1Result[23] => tmpdata1[23].DATAA
Demod1Result[23] => Add0.IN39
Demod1Result[24] => tmpdata1[24].DATAA
Demod1Result[24] => Add0.IN38
Demod1Result[25] => tmpdata1[25].DATAA
Demod1Result[25] => Add0.IN37
Demod1Result[26] => tmpdata1[26].DATAA
Demod1Result[26] => Add0.IN36
Demod1Result[27] => tmpdata1[27].DATAA
Demod1Result[27] => Add0.IN35
Demod1Result[28] => tmpdata1[28].DATAA
Demod1Result[28] => Add0.IN34
Demod1Result[29] => tmpdata1[29].DATAA
Demod1Result[29] => Add0.IN33
Demod1Result[30] => tmpdata1[30].DATAA
Demod1Result[30] => Add0.IN32
Demod1Result[31] => tmpdata1[30].OUTPUTSELECT
Demod1Result[31] => tmpdata1[29].OUTPUTSELECT
Demod1Result[31] => tmpdata1[28].OUTPUTSELECT
Demod1Result[31] => tmpdata1[27].OUTPUTSELECT
Demod1Result[31] => tmpdata1[26].OUTPUTSELECT
Demod1Result[31] => tmpdata1[25].OUTPUTSELECT
Demod1Result[31] => tmpdata1[24].OUTPUTSELECT
Demod1Result[31] => tmpdata1[23].OUTPUTSELECT
Demod1Result[31] => tmpdata1[22].OUTPUTSELECT
Demod1Result[31] => tmpdata1[21].OUTPUTSELECT
Demod1Result[31] => tmpdata1[20].OUTPUTSELECT
Demod1Result[31] => tmpdata1[19].OUTPUTSELECT
Demod1Result[31] => tmpdata1[18].OUTPUTSELECT
Demod1Result[31] => tmpdata1[17].OUTPUTSELECT
Demod1Result[31] => tmpdata1[16].OUTPUTSELECT
Demod1Result[31] => tmpdata2[31].DATAB
Demod1Result[31] => data1[14].OUTPUTSELECT
Demod1Result[31] => data1[13].OUTPUTSELECT
Demod1Result[31] => data1[12].OUTPUTSELECT
Demod1Result[31] => data1[11].OUTPUTSELECT
Demod1Result[31] => data1[10].OUTPUTSELECT
Demod1Result[31] => data1[9].OUTPUTSELECT
Demod1Result[31] => data1[8].OUTPUTSELECT
Demod1Result[31] => data1[7].OUTPUTSELECT
Demod1Result[31] => data1[6].OUTPUTSELECT
Demod1Result[31] => data1[5].OUTPUTSELECT
Demod1Result[31] => data1[4].OUTPUTSELECT
Demod1Result[31] => data1[3].OUTPUTSELECT
Demod1Result[31] => data1[2].OUTPUTSELECT
Demod1Result[31] => data1[1].OUTPUTSELECT
Demod1Result[31] => data1[0].OUTPUTSELECT
Demod1Result[31] => tempUSBData.DATAB
Demod2Result[0] => Add1.IN62
Demod2Result[1] => Add1.IN61
Demod2Result[2] => Add1.IN60
Demod2Result[3] => Add1.IN59
Demod2Result[4] => Add1.IN58
Demod2Result[5] => Add1.IN57
Demod2Result[6] => Add1.IN56
Demod2Result[7] => Add1.IN55
Demod2Result[8] => Add1.IN54
Demod2Result[9] => Add1.IN53
Demod2Result[10] => Add1.IN52
Demod2Result[11] => Add1.IN51
Demod2Result[12] => Add1.IN50
Demod2Result[13] => Add1.IN49
Demod2Result[14] => Add1.IN48
Demod2Result[15] => Add1.IN47
Demod2Result[16] => tmpdata2[16].DATAA
Demod2Result[16] => Add1.IN46
Demod2Result[17] => tmpdata2[17].DATAA
Demod2Result[17] => Add1.IN45
Demod2Result[18] => tmpdata2[18].DATAA
Demod2Result[18] => Add1.IN44
Demod2Result[19] => tmpdata2[19].DATAA
Demod2Result[19] => Add1.IN43
Demod2Result[20] => tmpdata2[20].DATAA
Demod2Result[20] => Add1.IN42
Demod2Result[21] => tmpdata2[21].DATAA
Demod2Result[21] => Add1.IN41
Demod2Result[22] => tmpdata2[22].DATAA
Demod2Result[22] => Add1.IN40
Demod2Result[23] => tmpdata2[23].DATAA
Demod2Result[23] => Add1.IN39
Demod2Result[24] => tmpdata2[24].DATAA
Demod2Result[24] => Add1.IN38
Demod2Result[25] => tmpdata2[25].DATAA
Demod2Result[25] => Add1.IN37
Demod2Result[26] => tmpdata2[26].DATAA
Demod2Result[26] => Add1.IN36
Demod2Result[27] => tmpdata2[27].DATAA
Demod2Result[27] => Add1.IN35
Demod2Result[28] => tmpdata2[28].DATAA
Demod2Result[28] => Add1.IN34
Demod2Result[29] => tmpdata2[29].DATAA
Demod2Result[29] => Add1.IN33
Demod2Result[30] => tmpdata2[30].DATAA
Demod2Result[30] => Add1.IN32
Demod2Result[31] => tmpdata2[31].OUTPUTSELECT
Demod2Result[31] => tmpdata2[30].OUTPUTSELECT
Demod2Result[31] => tmpdata2[29].OUTPUTSELECT
Demod2Result[31] => tmpdata2[28].OUTPUTSELECT
Demod2Result[31] => tmpdata2[27].OUTPUTSELECT
Demod2Result[31] => tmpdata2[26].OUTPUTSELECT
Demod2Result[31] => tmpdata2[25].OUTPUTSELECT
Demod2Result[31] => tmpdata2[24].OUTPUTSELECT
Demod2Result[31] => tmpdata2[23].OUTPUTSELECT
Demod2Result[31] => tmpdata2[22].OUTPUTSELECT
Demod2Result[31] => tmpdata2[21].OUTPUTSELECT
Demod2Result[31] => tmpdata2[20].OUTPUTSELECT
Demod2Result[31] => tmpdata2[19].OUTPUTSELECT
Demod2Result[31] => tmpdata2[18].OUTPUTSELECT
Demod2Result[31] => tmpdata2[17].OUTPUTSELECT
Demod2Result[31] => tmpdata2[16].OUTPUTSELECT
Demod2Result[31] => data2[15].OUTPUTSELECT
Demod2Result[31] => data2[14].OUTPUTSELECT
Demod2Result[31] => data2[13].OUTPUTSELECT
Demod2Result[31] => data2[12].OUTPUTSELECT
Demod2Result[31] => data2[11].OUTPUTSELECT
Demod2Result[31] => data2[10].OUTPUTSELECT
Demod2Result[31] => data2[9].OUTPUTSELECT
Demod2Result[31] => data2[8].OUTPUTSELECT
Demod2Result[31] => data2[7].OUTPUTSELECT
Demod2Result[31] => data2[6].OUTPUTSELECT
Demod2Result[31] => data2[5].OUTPUTSELECT
Demod2Result[31] => data2[4].OUTPUTSELECT
Demod2Result[31] => data2[3].OUTPUTSELECT
Demod2Result[31] => data2[2].OUTPUTSELECT
Demod2Result[31] => data2[1].OUTPUTSELECT
Demod2Result[31] => data2[0].OUTPUTSELECT
Demod3Result[0] => ~NO_FANOUT~
Demod3Result[1] => ~NO_FANOUT~
Demod3Result[2] => ~NO_FANOUT~
Demod3Result[3] => ~NO_FANOUT~
Demod3Result[4] => ~NO_FANOUT~
Demod3Result[5] => ~NO_FANOUT~
Demod3Result[6] => ~NO_FANOUT~
Demod3Result[7] => ~NO_FANOUT~
Demod3Result[8] => ~NO_FANOUT~
Demod3Result[9] => ~NO_FANOUT~
Demod3Result[10] => ~NO_FANOUT~
Demod3Result[11] => ~NO_FANOUT~
Demod3Result[12] => ~NO_FANOUT~
Demod3Result[13] => ~NO_FANOUT~
Demod3Result[14] => ~NO_FANOUT~
Demod3Result[15] => ~NO_FANOUT~
Demod3Result[16] => ~NO_FANOUT~
Demod3Result[17] => ~NO_FANOUT~
Demod3Result[18] => ~NO_FANOUT~
Demod3Result[19] => ~NO_FANOUT~
Demod3Result[20] => ~NO_FANOUT~
Demod3Result[21] => ~NO_FANOUT~
Demod3Result[22] => ~NO_FANOUT~
Demod3Result[23] => ~NO_FANOUT~
Demod3Result[24] => ~NO_FANOUT~
Demod3Result[25] => ~NO_FANOUT~
Demod3Result[26] => ~NO_FANOUT~
Demod3Result[27] => ~NO_FANOUT~
Demod3Result[28] => ~NO_FANOUT~
Demod3Result[29] => ~NO_FANOUT~
Demod3Result[30] => ~NO_FANOUT~
Demod3Result[31] => ~NO_FANOUT~
Demod4Result[0] => ~NO_FANOUT~
Demod4Result[1] => ~NO_FANOUT~
Demod4Result[2] => ~NO_FANOUT~
Demod4Result[3] => ~NO_FANOUT~
Demod4Result[4] => ~NO_FANOUT~
Demod4Result[5] => ~NO_FANOUT~
Demod4Result[6] => ~NO_FANOUT~
Demod4Result[7] => ~NO_FANOUT~
Demod4Result[8] => ~NO_FANOUT~
Demod4Result[9] => ~NO_FANOUT~
Demod4Result[10] => ~NO_FANOUT~
Demod4Result[11] => ~NO_FANOUT~
Demod4Result[12] => ~NO_FANOUT~
Demod4Result[13] => ~NO_FANOUT~
Demod4Result[14] => ~NO_FANOUT~
Demod4Result[15] => ~NO_FANOUT~
Demod4Result[16] => ~NO_FANOUT~
Demod4Result[17] => ~NO_FANOUT~
Demod4Result[18] => ~NO_FANOUT~
Demod4Result[19] => ~NO_FANOUT~
Demod4Result[20] => ~NO_FANOUT~
Demod4Result[21] => ~NO_FANOUT~
Demod4Result[22] => ~NO_FANOUT~
Demod4Result[23] => ~NO_FANOUT~
Demod4Result[24] => ~NO_FANOUT~
Demod4Result[25] => ~NO_FANOUT~
Demod4Result[26] => ~NO_FANOUT~
Demod4Result[27] => ~NO_FANOUT~
Demod4Result[28] => ~NO_FANOUT~
Demod4Result[29] => ~NO_FANOUT~
Demod4Result[30] => ~NO_FANOUT~
Demod4Result[31] => ~NO_FANOUT~
USBWrite[0] <= USBWrite[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[1] <= USBWrite[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[2] <= USBWrite[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[3] <= USBWrite[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[4] <= USBWrite[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[5] <= USBWrite[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[6] <= USBWrite[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[7] <= USBWrite[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[8] <= USBWrite[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[9] <= USBWrite[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[10] <= USBWrite[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[11] <= USBWrite[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[12] <= USBWrite[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[13] <= USBWrite[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[14] <= USBWrite[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[15] <= USBWrite[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[16] <= USBWrite[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[17] <= USBWrite[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[18] <= USBWrite[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[19] <= USBWrite[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[20] <= USBWrite[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[21] <= USBWrite[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[22] <= USBWrite[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[23] <= USBWrite[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[24] <= USBWrite[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[25] <= USBWrite[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[26] <= USBWrite[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[27] <= USBWrite[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[28] <= USBWrite[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[29] <= USBWrite[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[30] <= USBWrite[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWrite[31] <= USBWrite[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWRreq <= USBWRreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBFull => Selector0.IN2
USBFull => Busy.DATAB
USBFull => Stat1.DATAB
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWRreq.DATAB
USBFull => Stat1.DATAB
USBFull => USBWRreq.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => USBWrite.OUTPUTSELECT
USBFull => Selector1.IN2
NumFIFO[0] => ~NO_FANOUT~
NumFIFO[1] => ~NO_FANOUT~
NumFIFO[2] => ~NO_FANOUT~
NumFIFO[3] => ~NO_FANOUT~
NumFIFO[4] => ~NO_FANOUT~
NumFIFO[5] => ~NO_FANOUT~
NumFIFO[6] => ~NO_FANOUT~
NumFIFO[7] => ~NO_FANOUT~
NumFIFO[8] => ~NO_FANOUT~
NumFIFO[9] => ~NO_FANOUT~
NumFIFO[10] => ~NO_FANOUT~
NumFIFO[11] => ~NO_FANOUT~
Busy <= Busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
TestLED <= TestLED~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|SwitchCtrl:b2v_inst14
CLK => CLK.IN7
Sync => Sync.IN1
EnExcit => EnExcit.IN1
Rst => Rst.IN1
Command[0] => Command[0].IN1
Command[1] => Command[1].IN1
Command[2] => Command[2].IN1
Command[3] => Command[3].IN1
Command[4] => Command[4].IN1
Command[5] => Command[5].IN1
Command[6] => Command[6].IN1
Command[7] => Command[7].IN1
Command[8] => Command[8].IN1
Command[9] => Command[9].IN1
Command[10] => Command[10].IN1
Command[11] => Command[11].IN1
Command[12] => Command[12].IN1
Command[13] => Command[13].IN1
Command[14] => Command[14].IN1
Command[15] => Command[15].IN1
periodCnt[0] => periodCnt[0].IN1
periodCnt[1] => periodCnt[1].IN1
periodCnt[2] => periodCnt[2].IN1
periodCnt[3] => periodCnt[3].IN1
periodCnt[4] => periodCnt[4].IN1
periodCnt[5] => periodCnt[5].IN1
periodCnt[6] => periodCnt[6].IN1
periodCnt[7] => periodCnt[7].IN1
Ch1En <= Ch1En.DB_MAX_OUTPUT_PORT_TYPE
Ch2En <= Ch2En.DB_MAX_OUTPUT_PORT_TYPE
FrameEnd <= SwitchArray:b2v_inst.FrameEnd
SwitchCtrl[0] <= SwitchMux:b2v_inst14.result
SwitchCtrl[1] <= SwitchMux:b2v_inst14.result
SwitchCtrl[2] <= SwitchMux:b2v_inst14.result
SwitchCtrl[3] <= SwitchMux:b2v_inst14.result
SwitchCtrl[4] <= SwitchMux:b2v_inst14.result
SwitchCtrl[5] <= SwitchMux:b2v_inst14.result
SwitchCtrl[6] <= SwitchMux:b2v_inst14.result
SwitchCtrl[7] <= SwitchMux:b2v_inst14.result
SwitchCtrl[8] <= SwitchMux:b2v_inst14.result
SwitchCtrl[9] <= SwitchMux:b2v_inst14.result
SwitchCtrl[10] <= SwitchMux:b2v_inst14.result
SwitchCtrl[11] <= SwitchMux:b2v_inst14.result
SwitchCtrl[12] <= SwitchMux:b2v_inst14.result
SwitchCtrl[13] <= SwitchMux:b2v_inst14.result
SwitchCtrl[14] <= SwitchMux:b2v_inst14.result
SwitchCtrl[15] <= SwitchMux:b2v_inst14.result
SwitchCtrl[16] <= SwitchMux:b2v_inst14.result
SwitchCtrl[17] <= SwitchMux:b2v_inst14.result
SwitchCtrl[18] <= SwitchMux:b2v_inst14.result
SwitchCtrl[19] <= SwitchMux:b2v_inst14.result
SwitchCtrl[20] <= SwitchMux:b2v_inst14.result
SwitchCtrl[21] <= SwitchMux:b2v_inst14.result
SwitchCtrl[22] <= SwitchMux:b2v_inst14.result
SwitchCtrl[23] <= SwitchMux:b2v_inst14.result
SwitchCtrl[24] <= SwitchMux:b2v_inst14.result
SwitchCtrl[25] <= SwitchMux:b2v_inst14.result
SwitchCtrl[26] <= SwitchMux:b2v_inst14.result
SwitchCtrl[27] <= SwitchMux:b2v_inst14.result
SwitchCtrl[28] <= SwitchMux:b2v_inst14.result
SwitchCtrl[29] <= SwitchMux:b2v_inst14.result
SwitchCtrl[30] <= SwitchMux:b2v_inst14.result
SwitchCtrl[31] <= SwitchMux:b2v_inst14.result
SwitchCtrl[32] <= SwitchMux:b2v_inst14.result
SwitchCtrl[33] <= SwitchMux:b2v_inst14.result
SwitchCtrl[34] <= SwitchMux:b2v_inst14.result
SwitchCtrl[35] <= SwitchMux:b2v_inst14.result
SwitchCtrl[36] <= SwitchMux:b2v_inst14.result
SwitchCtrl[37] <= SwitchMux:b2v_inst14.result
SwitchCtrl[38] <= SwitchMux:b2v_inst14.result
SwitchCtrl[39] <= SwitchMux:b2v_inst14.result
SwitchCtrl[40] <= SwitchMux:b2v_inst14.result
SwitchCtrl[41] <= SwitchMux:b2v_inst14.result
SwitchCtrl[42] <= SwitchMux:b2v_inst14.result
SwitchCtrl[43] <= SwitchMux:b2v_inst14.result
SwitchCtrl[44] <= SwitchMux:b2v_inst14.result
SwitchCtrl[45] <= SwitchMux:b2v_inst14.result
SwitchCtrl[46] <= SwitchMux:b2v_inst14.result
SwitchCtrl[47] <= SwitchMux:b2v_inst14.result
SwitchCtrl[48] <= SwitchMux:b2v_inst14.result
SwitchCtrl[49] <= SwitchMux:b2v_inst14.result
SwitchCtrl[50] <= SwitchMux:b2v_inst14.result
SwitchCtrl[51] <= SwitchMux:b2v_inst14.result
SwitchCtrl[52] <= SwitchMux:b2v_inst14.result
SwitchCtrl[53] <= SwitchMux:b2v_inst14.result
SwitchCtrl[54] <= SwitchMux:b2v_inst14.result
SwitchCtrl[55] <= SwitchMux:b2v_inst14.result
SwitchCtrl[56] <= SwitchMux:b2v_inst14.result
SwitchCtrl[57] <= SwitchMux:b2v_inst14.result
SwitchCtrl[58] <= SwitchMux:b2v_inst14.result
SwitchCtrl[59] <= SwitchMux:b2v_inst14.result
SwitchCtrl[60] <= SwitchMux:b2v_inst14.result
SwitchCtrl[61] <= SwitchMux:b2v_inst14.result
SwitchCtrl[62] <= SwitchMux:b2v_inst14.result
SwitchCtrl[63] <= SwitchMux:b2v_inst14.result


|ECTNew|SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst
Clk => Ch2En~reg0.CLK
Clk => Ch1En~reg0.CLK
Clk => switchSel[0]~reg0.CLK
Clk => switchSel[1]~reg0.CLK
Clk => switchSel[2]~reg0.CLK
Clk => switchSel[3]~reg0.CLK
Clk => measNum[0].CLK
Clk => measNum[1].CLK
Clk => measNum[2].CLK
Clk => measNum[3].CLK
Clk => measNum[4].CLK
Clk => measNum[5].CLK
Clk => measNum[6].CLK
Clk => measNum[7].CLK
Rst => Ch2En~reg0.ACLR
Rst => Ch1En~reg0.ACLR
Rst => switchSel[0]~reg0.ACLR
Rst => switchSel[1]~reg0.ACLR
Rst => switchSel[2]~reg0.ACLR
Rst => switchSel[3]~reg0.ACLR
Rst => measNum[0].ACLR
Rst => measNum[1].ACLR
Rst => measNum[2].ACLR
Rst => measNum[3].ACLR
Rst => measNum[4].ACLR
Rst => measNum[5].ACLR
Rst => measNum[6].ACLR
Rst => measNum[7].ACLR
Rst => switchAddr[0]~reg0.ACLR
Rst => switchAddr[1]~reg0.ACLR
Rst => switchAddr[2]~reg0.ACLR
Rst => switchAddr[3]~reg0.ACLR
Rst => switchAddr[4]~reg0.ACLR
Rst => switchAddr[5]~reg0.ACLR
Rst => switchAddr[6]~reg0.ACLR
Rst => switchAddr[7]~reg0.ACLR
Rst => switchAddr[8]~reg0.ACLR
Rst => tempIndex[0].ACLR
Rst => tempIndex[1].ACLR
Rst => tempIndex[2].ACLR
Rst => tempIndex[3].ACLR
Rst => tempIndex[4].ACLR
Rst => tempIndex[5].ACLR
Rst => tempIndex[6].ACLR
Rst => tempIndex[7].ACLR
Rst => tempIndex[8].ACLR
Rst => FrameEnd~reg0.ACLR
Sync => tempIndex[0].CLK
Sync => tempIndex[1].CLK
Sync => tempIndex[2].CLK
Sync => tempIndex[3].CLK
Sync => tempIndex[4].CLK
Sync => tempIndex[5].CLK
Sync => tempIndex[6].CLK
Sync => tempIndex[7].CLK
Sync => tempIndex[8].CLK
Sync => FrameEnd~reg0.CLK
Sync => switchAddr[0]~reg0.CLK
Sync => switchAddr[1]~reg0.CLK
Sync => switchAddr[2]~reg0.CLK
Sync => switchAddr[3]~reg0.CLK
Sync => switchAddr[4]~reg0.CLK
Sync => switchAddr[5]~reg0.CLK
Sync => switchAddr[6]~reg0.CLK
Sync => switchAddr[7]~reg0.CLK
Sync => switchAddr[8]~reg0.CLK
EnExcit => switchSel.OUTPUTSELECT
EnExcit => switchSel.OUTPUTSELECT
EnExcit => switchSel.OUTPUTSELECT
EnExcit => switchSel.OUTPUTSELECT
EnExcit => Ch1En.OUTPUTSELECT
EnExcit => Ch2En.OUTPUTSELECT
EnExcit => switchAddr.OUTPUTSELECT
EnExcit => switchAddr.OUTPUTSELECT
EnExcit => switchAddr.OUTPUTSELECT
EnExcit => switchAddr.OUTPUTSELECT
EnExcit => switchAddr.OUTPUTSELECT
EnExcit => switchAddr.OUTPUTSELECT
EnExcit => switchAddr.OUTPUTSELECT
EnExcit => switchAddr.OUTPUTSELECT
EnExcit => switchAddr.OUTPUTSELECT
EnExcit => FrameEnd.OUTPUTSELECT
EnExcit => tempIndex.OUTPUTSELECT
EnExcit => tempIndex.OUTPUTSELECT
EnExcit => tempIndex.OUTPUTSELECT
EnExcit => tempIndex.OUTPUTSELECT
EnExcit => tempIndex.OUTPUTSELECT
EnExcit => tempIndex.OUTPUTSELECT
EnExcit => tempIndex.OUTPUTSELECT
EnExcit => tempIndex.OUTPUTSELECT
EnExcit => tempIndex.OUTPUTSELECT
EnExcit => measNum[7].ENA
EnExcit => measNum[6].ENA
EnExcit => measNum[5].ENA
EnExcit => measNum[4].ENA
EnExcit => measNum[3].ENA
EnExcit => measNum[2].ENA
EnExcit => measNum[1].ENA
EnExcit => measNum[0].ENA
periodCnt[0] => Equal16.IN7
periodCnt[0] => Equal18.IN0
periodCnt[1] => Equal16.IN6
periodCnt[1] => Equal18.IN7
periodCnt[2] => Equal16.IN5
periodCnt[2] => Equal18.IN6
periodCnt[3] => Equal16.IN4
periodCnt[3] => Equal18.IN5
periodCnt[4] => Equal16.IN3
periodCnt[4] => Equal18.IN4
periodCnt[5] => Equal16.IN2
periodCnt[5] => Equal18.IN3
periodCnt[6] => Equal16.IN1
periodCnt[6] => Equal18.IN2
periodCnt[7] => Equal16.IN0
periodCnt[7] => Equal18.IN1
Cmd[0] => Equal0.IN63
Cmd[0] => Equal1.IN63
Cmd[0] => Equal2.IN63
Cmd[0] => Equal3.IN63
Cmd[0] => Equal4.IN63
Cmd[0] => Equal5.IN63
Cmd[0] => Equal6.IN63
Cmd[0] => Equal7.IN63
Cmd[0] => Equal8.IN63
Cmd[0] => Equal9.IN63
Cmd[0] => Equal10.IN63
Cmd[0] => Equal11.IN63
Cmd[0] => Equal12.IN63
Cmd[0] => Equal13.IN63
Cmd[0] => Equal14.IN63
Cmd[0] => Equal15.IN63
Cmd[1] => Equal0.IN62
Cmd[1] => Equal1.IN62
Cmd[1] => Equal2.IN62
Cmd[1] => Equal3.IN62
Cmd[1] => Equal4.IN62
Cmd[1] => Equal5.IN62
Cmd[1] => Equal6.IN62
Cmd[1] => Equal7.IN62
Cmd[1] => Equal8.IN62
Cmd[1] => Equal9.IN62
Cmd[1] => Equal10.IN62
Cmd[1] => Equal11.IN62
Cmd[1] => Equal12.IN62
Cmd[1] => Equal13.IN62
Cmd[1] => Equal14.IN62
Cmd[1] => Equal15.IN62
Cmd[2] => Equal0.IN61
Cmd[2] => Equal1.IN61
Cmd[2] => Equal2.IN61
Cmd[2] => Equal3.IN61
Cmd[2] => Equal4.IN61
Cmd[2] => Equal5.IN61
Cmd[2] => Equal6.IN61
Cmd[2] => Equal7.IN61
Cmd[2] => Equal8.IN61
Cmd[2] => Equal9.IN61
Cmd[2] => Equal10.IN61
Cmd[2] => Equal11.IN61
Cmd[2] => Equal12.IN61
Cmd[2] => Equal13.IN61
Cmd[2] => Equal14.IN61
Cmd[2] => Equal15.IN61
Cmd[3] => Equal0.IN60
Cmd[3] => Equal1.IN60
Cmd[3] => Equal2.IN60
Cmd[3] => Equal3.IN60
Cmd[3] => Equal4.IN60
Cmd[3] => Equal5.IN60
Cmd[3] => Equal6.IN60
Cmd[3] => Equal7.IN60
Cmd[3] => Equal8.IN60
Cmd[3] => Equal9.IN60
Cmd[3] => Equal10.IN60
Cmd[3] => Equal11.IN60
Cmd[3] => Equal12.IN60
Cmd[3] => Equal13.IN60
Cmd[3] => Equal14.IN60
Cmd[3] => Equal15.IN60
Cmd[4] => Equal0.IN59
Cmd[4] => Equal1.IN59
Cmd[4] => Equal2.IN59
Cmd[4] => Equal3.IN59
Cmd[4] => Equal4.IN59
Cmd[4] => Equal5.IN59
Cmd[4] => Equal6.IN59
Cmd[4] => Equal7.IN59
Cmd[4] => Equal8.IN59
Cmd[4] => Equal9.IN59
Cmd[4] => Equal10.IN59
Cmd[4] => Equal11.IN59
Cmd[4] => Equal12.IN59
Cmd[4] => Equal13.IN59
Cmd[4] => Equal14.IN59
Cmd[4] => Equal15.IN59
Cmd[5] => Equal0.IN58
Cmd[5] => Equal1.IN58
Cmd[5] => Equal2.IN58
Cmd[5] => Equal3.IN58
Cmd[5] => Equal4.IN58
Cmd[5] => Equal5.IN58
Cmd[5] => Equal6.IN58
Cmd[5] => Equal7.IN58
Cmd[5] => Equal8.IN58
Cmd[5] => Equal9.IN58
Cmd[5] => Equal10.IN58
Cmd[5] => Equal11.IN58
Cmd[5] => Equal12.IN58
Cmd[5] => Equal13.IN58
Cmd[5] => Equal14.IN58
Cmd[5] => Equal15.IN58
Cmd[6] => Equal0.IN57
Cmd[6] => Equal1.IN57
Cmd[6] => Equal2.IN57
Cmd[6] => Equal3.IN57
Cmd[6] => Equal4.IN57
Cmd[6] => Equal5.IN57
Cmd[6] => Equal6.IN57
Cmd[6] => Equal7.IN57
Cmd[6] => Equal8.IN57
Cmd[6] => Equal9.IN57
Cmd[6] => Equal10.IN57
Cmd[6] => Equal11.IN57
Cmd[6] => Equal12.IN57
Cmd[6] => Equal13.IN57
Cmd[6] => Equal14.IN57
Cmd[6] => Equal15.IN57
Cmd[7] => Equal0.IN56
Cmd[7] => Equal1.IN56
Cmd[7] => Equal2.IN56
Cmd[7] => Equal3.IN56
Cmd[7] => Equal4.IN56
Cmd[7] => Equal5.IN56
Cmd[7] => Equal6.IN56
Cmd[7] => Equal7.IN56
Cmd[7] => Equal8.IN56
Cmd[7] => Equal9.IN56
Cmd[7] => Equal10.IN56
Cmd[7] => Equal11.IN56
Cmd[7] => Equal12.IN56
Cmd[7] => Equal13.IN56
Cmd[7] => Equal14.IN56
Cmd[7] => Equal15.IN56
Cmd[8] => Equal0.IN55
Cmd[8] => Equal1.IN55
Cmd[8] => Equal2.IN55
Cmd[8] => Equal3.IN55
Cmd[8] => Equal4.IN55
Cmd[8] => Equal5.IN55
Cmd[8] => Equal6.IN55
Cmd[8] => Equal7.IN55
Cmd[8] => Equal8.IN55
Cmd[8] => Equal9.IN55
Cmd[8] => Equal10.IN55
Cmd[8] => Equal11.IN55
Cmd[8] => Equal12.IN55
Cmd[8] => Equal13.IN55
Cmd[8] => Equal14.IN55
Cmd[8] => Equal15.IN55
Cmd[9] => Equal0.IN54
Cmd[9] => Equal1.IN54
Cmd[9] => Equal2.IN54
Cmd[9] => Equal3.IN54
Cmd[9] => Equal4.IN54
Cmd[9] => Equal5.IN54
Cmd[9] => Equal6.IN54
Cmd[9] => Equal7.IN54
Cmd[9] => Equal8.IN54
Cmd[9] => Equal9.IN54
Cmd[9] => Equal10.IN54
Cmd[9] => Equal11.IN54
Cmd[9] => Equal12.IN54
Cmd[9] => Equal13.IN54
Cmd[9] => Equal14.IN54
Cmd[9] => Equal15.IN54
Cmd[10] => Equal0.IN53
Cmd[10] => Equal1.IN53
Cmd[10] => Equal2.IN53
Cmd[10] => Equal3.IN53
Cmd[10] => Equal4.IN53
Cmd[10] => Equal5.IN53
Cmd[10] => Equal6.IN53
Cmd[10] => Equal7.IN53
Cmd[10] => Equal8.IN53
Cmd[10] => Equal9.IN53
Cmd[10] => Equal10.IN53
Cmd[10] => Equal11.IN53
Cmd[10] => Equal12.IN53
Cmd[10] => Equal13.IN53
Cmd[10] => Equal14.IN53
Cmd[10] => Equal15.IN53
Cmd[11] => Equal0.IN52
Cmd[11] => Equal1.IN52
Cmd[11] => Equal2.IN52
Cmd[11] => Equal3.IN52
Cmd[11] => Equal4.IN52
Cmd[11] => Equal5.IN52
Cmd[11] => Equal6.IN52
Cmd[11] => Equal7.IN52
Cmd[11] => Equal8.IN52
Cmd[11] => Equal9.IN52
Cmd[11] => Equal10.IN52
Cmd[11] => Equal11.IN52
Cmd[11] => Equal12.IN52
Cmd[11] => Equal13.IN52
Cmd[11] => Equal14.IN52
Cmd[11] => Equal15.IN52
Cmd[12] => Equal0.IN51
Cmd[12] => Equal1.IN51
Cmd[12] => Equal2.IN51
Cmd[12] => Equal3.IN51
Cmd[12] => Equal4.IN51
Cmd[12] => Equal5.IN51
Cmd[12] => Equal6.IN51
Cmd[12] => Equal7.IN51
Cmd[12] => Equal8.IN51
Cmd[12] => Equal9.IN51
Cmd[12] => Equal10.IN51
Cmd[12] => Equal11.IN51
Cmd[12] => Equal12.IN51
Cmd[12] => Equal13.IN51
Cmd[12] => Equal14.IN51
Cmd[12] => Equal15.IN51
Cmd[13] => Equal0.IN50
Cmd[13] => Equal1.IN50
Cmd[13] => Equal2.IN50
Cmd[13] => Equal3.IN50
Cmd[13] => Equal4.IN50
Cmd[13] => Equal5.IN50
Cmd[13] => Equal6.IN50
Cmd[13] => Equal7.IN50
Cmd[13] => Equal8.IN50
Cmd[13] => Equal9.IN50
Cmd[13] => Equal10.IN50
Cmd[13] => Equal11.IN50
Cmd[13] => Equal12.IN50
Cmd[13] => Equal13.IN50
Cmd[13] => Equal14.IN50
Cmd[13] => Equal15.IN50
Cmd[14] => Equal0.IN49
Cmd[14] => Equal1.IN49
Cmd[14] => Equal2.IN49
Cmd[14] => Equal3.IN49
Cmd[14] => Equal4.IN49
Cmd[14] => Equal5.IN49
Cmd[14] => Equal6.IN49
Cmd[14] => Equal7.IN49
Cmd[14] => Equal8.IN49
Cmd[14] => Equal9.IN49
Cmd[14] => Equal10.IN49
Cmd[14] => Equal11.IN49
Cmd[14] => Equal12.IN49
Cmd[14] => Equal13.IN49
Cmd[14] => Equal14.IN49
Cmd[14] => Equal15.IN49
Cmd[15] => Equal0.IN48
Cmd[15] => Equal1.IN48
Cmd[15] => Equal2.IN48
Cmd[15] => Equal3.IN48
Cmd[15] => Equal4.IN48
Cmd[15] => Equal5.IN48
Cmd[15] => Equal6.IN48
Cmd[15] => Equal7.IN48
Cmd[15] => Equal8.IN48
Cmd[15] => Equal9.IN48
Cmd[15] => Equal10.IN48
Cmd[15] => Equal11.IN48
Cmd[15] => Equal12.IN48
Cmd[15] => Equal13.IN48
Cmd[15] => Equal14.IN48
Cmd[15] => Equal15.IN48
switchAddr[0] <= switchAddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
switchAddr[1] <= switchAddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
switchAddr[2] <= switchAddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
switchAddr[3] <= switchAddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
switchAddr[4] <= switchAddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
switchAddr[5] <= switchAddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
switchAddr[6] <= switchAddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
switchAddr[7] <= switchAddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
switchAddr[8] <= switchAddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
switchSel[0] <= switchSel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
switchSel[1] <= switchSel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
switchSel[2] <= switchSel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
switchSel[3] <= switchSel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1En <= Ch1En~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2En <= Ch2En~reg0.DB_MAX_OUTPUT_PORT_TYPE
FrameEnd <= FrameEnd~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDataSwitch[0] <= <VCC>
SDataSwitch[1] <= <VCC>
SDataSwitch[2] <= <GND>
SDataSwitch[3] <= <GND>
SDataSwitch[4] <= <GND>
SDataSwitch[5] <= <VCC>
SDataSwitch[6] <= <GND>
SDataSwitch[7] <= <VCC>
SDataSwitch[8] <= <GND>
SDataSwitch[9] <= <VCC>
SDataSwitch[10] <= <GND>
SDataSwitch[11] <= <VCC>
SDataSwitch[12] <= <GND>
SDataSwitch[13] <= <VCC>
SDataSwitch[14] <= <GND>
SDataSwitch[15] <= <VCC>
SDataSwitch[16] <= <GND>
SDataSwitch[17] <= <VCC>
SDataSwitch[18] <= <GND>
SDataSwitch[19] <= <VCC>
SDataSwitch[20] <= <GND>
SDataSwitch[21] <= <VCC>
SDataSwitch[22] <= <GND>
SDataSwitch[23] <= <VCC>
SDataSwitch[24] <= <GND>
SDataSwitch[25] <= <VCC>
SDataSwitch[26] <= <GND>
SDataSwitch[27] <= <VCC>
SDataSwitch[28] <= <GND>
SDataSwitch[29] <= <VCC>
SDataSwitch[30] <= <GND>
SDataSwitch[31] <= <VCC>
SDataSwitch[32] <= <GND>
SDataSwitch[33] <= <VCC>
SDataSwitch[34] <= <GND>
SDataSwitch[35] <= <VCC>
SDataSwitch[36] <= <GND>
SDataSwitch[37] <= <VCC>
SDataSwitch[38] <= <GND>
SDataSwitch[39] <= <VCC>
SDataSwitch[40] <= <GND>
SDataSwitch[41] <= <VCC>
SDataSwitch[42] <= <GND>
SDataSwitch[43] <= <VCC>
SDataSwitch[44] <= <GND>
SDataSwitch[45] <= <VCC>
SDataSwitch[46] <= <GND>
SDataSwitch[47] <= <VCC>
SDataSwitch[48] <= <GND>
SDataSwitch[49] <= <VCC>
SDataSwitch[50] <= <GND>
SDataSwitch[51] <= <VCC>
SDataSwitch[52] <= <GND>
SDataSwitch[53] <= <VCC>
SDataSwitch[54] <= <GND>
SDataSwitch[55] <= <VCC>
SDataSwitch[56] <= <GND>
SDataSwitch[57] <= <VCC>
SDataSwitch[58] <= <GND>
SDataSwitch[59] <= <VCC>
SDataSwitch[60] <= <GND>
SDataSwitch[61] <= <VCC>
SDataSwitch[62] <= <GND>
SDataSwitch[63] <= <VCC>
TDataSwitch[0] <= <VCC>
TDataSwitch[1] <= <VCC>
TDataSwitch[2] <= <GND>
TDataSwitch[3] <= <GND>
TDataSwitch[4] <= <GND>
TDataSwitch[5] <= <VCC>
TDataSwitch[6] <= <GND>
TDataSwitch[7] <= <VCC>
TDataSwitch[8] <= <VCC>
TDataSwitch[9] <= <VCC>
TDataSwitch[10] <= <GND>
TDataSwitch[11] <= <GND>
TDataSwitch[12] <= <GND>
TDataSwitch[13] <= <VCC>
TDataSwitch[14] <= <GND>
TDataSwitch[15] <= <VCC>
TDataSwitch[16] <= <GND>
TDataSwitch[17] <= <VCC>
TDataSwitch[18] <= <GND>
TDataSwitch[19] <= <VCC>
TDataSwitch[20] <= <GND>
TDataSwitch[21] <= <VCC>
TDataSwitch[22] <= <GND>
TDataSwitch[23] <= <VCC>
TDataSwitch[24] <= <GND>
TDataSwitch[25] <= <VCC>
TDataSwitch[26] <= <GND>
TDataSwitch[27] <= <VCC>
TDataSwitch[28] <= <GND>
TDataSwitch[29] <= <VCC>
TDataSwitch[30] <= <GND>
TDataSwitch[31] <= <VCC>
TDataSwitch[32] <= <GND>
TDataSwitch[33] <= <VCC>
TDataSwitch[34] <= <GND>
TDataSwitch[35] <= <VCC>
TDataSwitch[36] <= <GND>
TDataSwitch[37] <= <VCC>
TDataSwitch[38] <= <GND>
TDataSwitch[39] <= <VCC>
TDataSwitch[40] <= <GND>
TDataSwitch[41] <= <VCC>
TDataSwitch[42] <= <GND>
TDataSwitch[43] <= <VCC>
TDataSwitch[44] <= <GND>
TDataSwitch[45] <= <VCC>
TDataSwitch[46] <= <GND>
TDataSwitch[47] <= <VCC>
TDataSwitch[48] <= <GND>
TDataSwitch[49] <= <VCC>
TDataSwitch[50] <= <GND>
TDataSwitch[51] <= <VCC>
TDataSwitch[52] <= <GND>
TDataSwitch[53] <= <VCC>
TDataSwitch[54] <= <GND>
TDataSwitch[55] <= <VCC>
TDataSwitch[56] <= <GND>
TDataSwitch[57] <= <VCC>
TDataSwitch[58] <= <GND>
TDataSwitch[59] <= <VCC>
TDataSwitch[60] <= <GND>
TDataSwitch[61] <= <VCC>
TDataSwitch[62] <= <GND>
TDataSwitch[63] <= <VCC>
allGNDSwitch[0] <= <GND>
allGNDSwitch[1] <= <GND>
allGNDSwitch[2] <= <GND>
allGNDSwitch[3] <= <GND>
allGNDSwitch[4] <= <GND>
allGNDSwitch[5] <= <GND>
allGNDSwitch[6] <= <GND>
allGNDSwitch[7] <= <GND>
allGNDSwitch[8] <= <GND>
allGNDSwitch[9] <= <GND>
allGNDSwitch[10] <= <GND>
allGNDSwitch[11] <= <GND>
allGNDSwitch[12] <= <GND>
allGNDSwitch[13] <= <GND>
allGNDSwitch[14] <= <GND>
allGNDSwitch[15] <= <GND>
allGNDSwitch[16] <= <GND>
allGNDSwitch[17] <= <GND>
allGNDSwitch[18] <= <GND>
allGNDSwitch[19] <= <GND>
allGNDSwitch[20] <= <GND>
allGNDSwitch[21] <= <GND>
allGNDSwitch[22] <= <GND>
allGNDSwitch[23] <= <GND>
allGNDSwitch[24] <= <GND>
allGNDSwitch[25] <= <GND>
allGNDSwitch[26] <= <GND>
allGNDSwitch[27] <= <GND>
allGNDSwitch[28] <= <GND>
allGNDSwitch[29] <= <GND>
allGNDSwitch[30] <= <GND>
allGNDSwitch[31] <= <GND>
allGNDSwitch[32] <= <GND>
allGNDSwitch[33] <= <GND>
allGNDSwitch[34] <= <GND>
allGNDSwitch[35] <= <GND>
allGNDSwitch[36] <= <GND>
allGNDSwitch[37] <= <GND>
allGNDSwitch[38] <= <GND>
allGNDSwitch[39] <= <GND>
allGNDSwitch[40] <= <GND>
allGNDSwitch[41] <= <GND>
allGNDSwitch[42] <= <GND>
allGNDSwitch[43] <= <GND>
allGNDSwitch[44] <= <GND>
allGNDSwitch[45] <= <GND>
allGNDSwitch[46] <= <GND>
allGNDSwitch[47] <= <GND>
allGNDSwitch[48] <= <GND>
allGNDSwitch[49] <= <GND>
allGNDSwitch[50] <= <GND>
allGNDSwitch[51] <= <GND>
allGNDSwitch[52] <= <GND>
allGNDSwitch[53] <= <GND>
allGNDSwitch[54] <= <GND>
allGNDSwitch[55] <= <GND>
allGNDSwitch[56] <= <GND>
allGNDSwitch[57] <= <GND>
allGNDSwitch[58] <= <GND>
allGNDSwitch[59] <= <GND>
allGNDSwitch[60] <= <GND>
allGNDSwitch[61] <= <GND>
allGNDSwitch[62] <= <GND>
allGNDSwitch[63] <= <GND>


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h6c1:auto_generated.address_a[0]
address_a[1] => altsyncram_h6c1:auto_generated.address_a[1]
address_a[2] => altsyncram_h6c1:auto_generated.address_a[2]
address_a[3] => altsyncram_h6c1:auto_generated.address_a[3]
address_a[4] => altsyncram_h6c1:auto_generated.address_a[4]
address_a[5] => altsyncram_h6c1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h6c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_h6c1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h6c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_h6c1:auto_generated.q_a[1]
q_a[2] <= altsyncram_h6c1:auto_generated.q_a[2]
q_a[3] <= altsyncram_h6c1:auto_generated.q_a[3]
q_a[4] <= altsyncram_h6c1:auto_generated.q_a[4]
q_a[5] <= altsyncram_h6c1:auto_generated.q_a[5]
q_a[6] <= altsyncram_h6c1:auto_generated.q_a[6]
q_a[7] <= altsyncram_h6c1:auto_generated.q_a[7]
q_a[8] <= altsyncram_h6c1:auto_generated.q_a[8]
q_a[9] <= altsyncram_h6c1:auto_generated.q_a[9]
q_a[10] <= altsyncram_h6c1:auto_generated.q_a[10]
q_a[11] <= altsyncram_h6c1:auto_generated.q_a[11]
q_a[12] <= altsyncram_h6c1:auto_generated.q_a[12]
q_a[13] <= altsyncram_h6c1:auto_generated.q_a[13]
q_a[14] <= altsyncram_h6c1:auto_generated.q_a[14]
q_a[15] <= altsyncram_h6c1:auto_generated.q_a[15]
q_a[16] <= altsyncram_h6c1:auto_generated.q_a[16]
q_a[17] <= altsyncram_h6c1:auto_generated.q_a[17]
q_a[18] <= altsyncram_h6c1:auto_generated.q_a[18]
q_a[19] <= altsyncram_h6c1:auto_generated.q_a[19]
q_a[20] <= altsyncram_h6c1:auto_generated.q_a[20]
q_a[21] <= altsyncram_h6c1:auto_generated.q_a[21]
q_a[22] <= altsyncram_h6c1:auto_generated.q_a[22]
q_a[23] <= altsyncram_h6c1:auto_generated.q_a[23]
q_a[24] <= altsyncram_h6c1:auto_generated.q_a[24]
q_a[25] <= altsyncram_h6c1:auto_generated.q_a[25]
q_a[26] <= altsyncram_h6c1:auto_generated.q_a[26]
q_a[27] <= altsyncram_h6c1:auto_generated.q_a[27]
q_a[28] <= altsyncram_h6c1:auto_generated.q_a[28]
q_a[29] <= altsyncram_h6c1:auto_generated.q_a[29]
q_a[30] <= altsyncram_h6c1:auto_generated.q_a[30]
q_a[31] <= altsyncram_h6c1:auto_generated.q_a[31]
q_a[32] <= altsyncram_h6c1:auto_generated.q_a[32]
q_a[33] <= altsyncram_h6c1:auto_generated.q_a[33]
q_a[34] <= altsyncram_h6c1:auto_generated.q_a[34]
q_a[35] <= altsyncram_h6c1:auto_generated.q_a[35]
q_a[36] <= altsyncram_h6c1:auto_generated.q_a[36]
q_a[37] <= altsyncram_h6c1:auto_generated.q_a[37]
q_a[38] <= altsyncram_h6c1:auto_generated.q_a[38]
q_a[39] <= altsyncram_h6c1:auto_generated.q_a[39]
q_a[40] <= altsyncram_h6c1:auto_generated.q_a[40]
q_a[41] <= altsyncram_h6c1:auto_generated.q_a[41]
q_a[42] <= altsyncram_h6c1:auto_generated.q_a[42]
q_a[43] <= altsyncram_h6c1:auto_generated.q_a[43]
q_a[44] <= altsyncram_h6c1:auto_generated.q_a[44]
q_a[45] <= altsyncram_h6c1:auto_generated.q_a[45]
q_a[46] <= altsyncram_h6c1:auto_generated.q_a[46]
q_a[47] <= altsyncram_h6c1:auto_generated.q_a[47]
q_a[48] <= altsyncram_h6c1:auto_generated.q_a[48]
q_a[49] <= altsyncram_h6c1:auto_generated.q_a[49]
q_a[50] <= altsyncram_h6c1:auto_generated.q_a[50]
q_a[51] <= altsyncram_h6c1:auto_generated.q_a[51]
q_a[52] <= altsyncram_h6c1:auto_generated.q_a[52]
q_a[53] <= altsyncram_h6c1:auto_generated.q_a[53]
q_a[54] <= altsyncram_h6c1:auto_generated.q_a[54]
q_a[55] <= altsyncram_h6c1:auto_generated.q_a[55]
q_a[56] <= altsyncram_h6c1:auto_generated.q_a[56]
q_a[57] <= altsyncram_h6c1:auto_generated.q_a[57]
q_a[58] <= altsyncram_h6c1:auto_generated.q_a[58]
q_a[59] <= altsyncram_h6c1:auto_generated.q_a[59]
q_a[60] <= altsyncram_h6c1:auto_generated.q_a[60]
q_a[61] <= altsyncram_h6c1:auto_generated.q_a[61]
q_a[62] <= altsyncram_h6c1:auto_generated.q_a[62]
q_a[63] <= altsyncram_h6c1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component|altsyncram_h6c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
clocken0 => ram_block1a52.ENA0
clocken0 => ram_block1a53.ENA0
clocken0 => ram_block1a54.ENA0
clocken0 => ram_block1a55.ENA0
clocken0 => ram_block1a56.ENA0
clocken0 => ram_block1a57.ENA0
clocken0 => ram_block1a58.ENA0
clocken0 => ram_block1a59.ENA0
clocken0 => ram_block1a60.ENA0
clocken0 => ram_block1a61.ENA0
clocken0 => ram_block1a62.ENA0
clocken0 => ram_block1a63.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT


|ECTNew|SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data0x[24] => sub_wire2[24].IN1
data0x[25] => sub_wire2[25].IN1
data0x[26] => sub_wire2[26].IN1
data0x[27] => sub_wire2[27].IN1
data0x[28] => sub_wire2[28].IN1
data0x[29] => sub_wire2[29].IN1
data0x[30] => sub_wire2[30].IN1
data0x[31] => sub_wire2[31].IN1
data0x[32] => sub_wire2[32].IN1
data0x[33] => sub_wire2[33].IN1
data0x[34] => sub_wire2[34].IN1
data0x[35] => sub_wire2[35].IN1
data0x[36] => sub_wire2[36].IN1
data0x[37] => sub_wire2[37].IN1
data0x[38] => sub_wire2[38].IN1
data0x[39] => sub_wire2[39].IN1
data0x[40] => sub_wire2[40].IN1
data0x[41] => sub_wire2[41].IN1
data0x[42] => sub_wire2[42].IN1
data0x[43] => sub_wire2[43].IN1
data0x[44] => sub_wire2[44].IN1
data0x[45] => sub_wire2[45].IN1
data0x[46] => sub_wire2[46].IN1
data0x[47] => sub_wire2[47].IN1
data0x[48] => sub_wire2[48].IN1
data0x[49] => sub_wire2[49].IN1
data0x[50] => sub_wire2[50].IN1
data0x[51] => sub_wire2[51].IN1
data0x[52] => sub_wire2[52].IN1
data0x[53] => sub_wire2[53].IN1
data0x[54] => sub_wire2[54].IN1
data0x[55] => sub_wire2[55].IN1
data0x[56] => sub_wire2[56].IN1
data0x[57] => sub_wire2[57].IN1
data0x[58] => sub_wire2[58].IN1
data0x[59] => sub_wire2[59].IN1
data0x[60] => sub_wire2[60].IN1
data0x[61] => sub_wire2[61].IN1
data0x[62] => sub_wire2[62].IN1
data0x[63] => sub_wire2[63].IN1
data1x[0] => sub_wire2[64].IN1
data1x[1] => sub_wire2[65].IN1
data1x[2] => sub_wire2[66].IN1
data1x[3] => sub_wire2[67].IN1
data1x[4] => sub_wire2[68].IN1
data1x[5] => sub_wire2[69].IN1
data1x[6] => sub_wire2[70].IN1
data1x[7] => sub_wire2[71].IN1
data1x[8] => sub_wire2[72].IN1
data1x[9] => sub_wire2[73].IN1
data1x[10] => sub_wire2[74].IN1
data1x[11] => sub_wire2[75].IN1
data1x[12] => sub_wire2[76].IN1
data1x[13] => sub_wire2[77].IN1
data1x[14] => sub_wire2[78].IN1
data1x[15] => sub_wire2[79].IN1
data1x[16] => sub_wire2[80].IN1
data1x[17] => sub_wire2[81].IN1
data1x[18] => sub_wire2[82].IN1
data1x[19] => sub_wire2[83].IN1
data1x[20] => sub_wire2[84].IN1
data1x[21] => sub_wire2[85].IN1
data1x[22] => sub_wire2[86].IN1
data1x[23] => sub_wire2[87].IN1
data1x[24] => sub_wire2[88].IN1
data1x[25] => sub_wire2[89].IN1
data1x[26] => sub_wire2[90].IN1
data1x[27] => sub_wire2[91].IN1
data1x[28] => sub_wire2[92].IN1
data1x[29] => sub_wire2[93].IN1
data1x[30] => sub_wire2[94].IN1
data1x[31] => sub_wire2[95].IN1
data1x[32] => sub_wire2[96].IN1
data1x[33] => sub_wire2[97].IN1
data1x[34] => sub_wire2[98].IN1
data1x[35] => sub_wire2[99].IN1
data1x[36] => sub_wire2[100].IN1
data1x[37] => sub_wire2[101].IN1
data1x[38] => sub_wire2[102].IN1
data1x[39] => sub_wire2[103].IN1
data1x[40] => sub_wire2[104].IN1
data1x[41] => sub_wire2[105].IN1
data1x[42] => sub_wire2[106].IN1
data1x[43] => sub_wire2[107].IN1
data1x[44] => sub_wire2[108].IN1
data1x[45] => sub_wire2[109].IN1
data1x[46] => sub_wire2[110].IN1
data1x[47] => sub_wire2[111].IN1
data1x[48] => sub_wire2[112].IN1
data1x[49] => sub_wire2[113].IN1
data1x[50] => sub_wire2[114].IN1
data1x[51] => sub_wire2[115].IN1
data1x[52] => sub_wire2[116].IN1
data1x[53] => sub_wire2[117].IN1
data1x[54] => sub_wire2[118].IN1
data1x[55] => sub_wire2[119].IN1
data1x[56] => sub_wire2[120].IN1
data1x[57] => sub_wire2[121].IN1
data1x[58] => sub_wire2[122].IN1
data1x[59] => sub_wire2[123].IN1
data1x[60] => sub_wire2[124].IN1
data1x[61] => sub_wire2[125].IN1
data1x[62] => sub_wire2[126].IN1
data1x[63] => sub_wire2[127].IN1
data2x[0] => sub_wire2[128].IN1
data2x[1] => sub_wire2[129].IN1
data2x[2] => sub_wire2[130].IN1
data2x[3] => sub_wire2[131].IN1
data2x[4] => sub_wire2[132].IN1
data2x[5] => sub_wire2[133].IN1
data2x[6] => sub_wire2[134].IN1
data2x[7] => sub_wire2[135].IN1
data2x[8] => sub_wire2[136].IN1
data2x[9] => sub_wire2[137].IN1
data2x[10] => sub_wire2[138].IN1
data2x[11] => sub_wire2[139].IN1
data2x[12] => sub_wire2[140].IN1
data2x[13] => sub_wire2[141].IN1
data2x[14] => sub_wire2[142].IN1
data2x[15] => sub_wire2[143].IN1
data2x[16] => sub_wire2[144].IN1
data2x[17] => sub_wire2[145].IN1
data2x[18] => sub_wire2[146].IN1
data2x[19] => sub_wire2[147].IN1
data2x[20] => sub_wire2[148].IN1
data2x[21] => sub_wire2[149].IN1
data2x[22] => sub_wire2[150].IN1
data2x[23] => sub_wire2[151].IN1
data2x[24] => sub_wire2[152].IN1
data2x[25] => sub_wire2[153].IN1
data2x[26] => sub_wire2[154].IN1
data2x[27] => sub_wire2[155].IN1
data2x[28] => sub_wire2[156].IN1
data2x[29] => sub_wire2[157].IN1
data2x[30] => sub_wire2[158].IN1
data2x[31] => sub_wire2[159].IN1
data2x[32] => sub_wire2[160].IN1
data2x[33] => sub_wire2[161].IN1
data2x[34] => sub_wire2[162].IN1
data2x[35] => sub_wire2[163].IN1
data2x[36] => sub_wire2[164].IN1
data2x[37] => sub_wire2[165].IN1
data2x[38] => sub_wire2[166].IN1
data2x[39] => sub_wire2[167].IN1
data2x[40] => sub_wire2[168].IN1
data2x[41] => sub_wire2[169].IN1
data2x[42] => sub_wire2[170].IN1
data2x[43] => sub_wire2[171].IN1
data2x[44] => sub_wire2[172].IN1
data2x[45] => sub_wire2[173].IN1
data2x[46] => sub_wire2[174].IN1
data2x[47] => sub_wire2[175].IN1
data2x[48] => sub_wire2[176].IN1
data2x[49] => sub_wire2[177].IN1
data2x[50] => sub_wire2[178].IN1
data2x[51] => sub_wire2[179].IN1
data2x[52] => sub_wire2[180].IN1
data2x[53] => sub_wire2[181].IN1
data2x[54] => sub_wire2[182].IN1
data2x[55] => sub_wire2[183].IN1
data2x[56] => sub_wire2[184].IN1
data2x[57] => sub_wire2[185].IN1
data2x[58] => sub_wire2[186].IN1
data2x[59] => sub_wire2[187].IN1
data2x[60] => sub_wire2[188].IN1
data2x[61] => sub_wire2[189].IN1
data2x[62] => sub_wire2[190].IN1
data2x[63] => sub_wire2[191].IN1
data3x[0] => sub_wire2[192].IN1
data3x[1] => sub_wire2[193].IN1
data3x[2] => sub_wire2[194].IN1
data3x[3] => sub_wire2[195].IN1
data3x[4] => sub_wire2[196].IN1
data3x[5] => sub_wire2[197].IN1
data3x[6] => sub_wire2[198].IN1
data3x[7] => sub_wire2[199].IN1
data3x[8] => sub_wire2[200].IN1
data3x[9] => sub_wire2[201].IN1
data3x[10] => sub_wire2[202].IN1
data3x[11] => sub_wire2[203].IN1
data3x[12] => sub_wire2[204].IN1
data3x[13] => sub_wire2[205].IN1
data3x[14] => sub_wire2[206].IN1
data3x[15] => sub_wire2[207].IN1
data3x[16] => sub_wire2[208].IN1
data3x[17] => sub_wire2[209].IN1
data3x[18] => sub_wire2[210].IN1
data3x[19] => sub_wire2[211].IN1
data3x[20] => sub_wire2[212].IN1
data3x[21] => sub_wire2[213].IN1
data3x[22] => sub_wire2[214].IN1
data3x[23] => sub_wire2[215].IN1
data3x[24] => sub_wire2[216].IN1
data3x[25] => sub_wire2[217].IN1
data3x[26] => sub_wire2[218].IN1
data3x[27] => sub_wire2[219].IN1
data3x[28] => sub_wire2[220].IN1
data3x[29] => sub_wire2[221].IN1
data3x[30] => sub_wire2[222].IN1
data3x[31] => sub_wire2[223].IN1
data3x[32] => sub_wire2[224].IN1
data3x[33] => sub_wire2[225].IN1
data3x[34] => sub_wire2[226].IN1
data3x[35] => sub_wire2[227].IN1
data3x[36] => sub_wire2[228].IN1
data3x[37] => sub_wire2[229].IN1
data3x[38] => sub_wire2[230].IN1
data3x[39] => sub_wire2[231].IN1
data3x[40] => sub_wire2[232].IN1
data3x[41] => sub_wire2[233].IN1
data3x[42] => sub_wire2[234].IN1
data3x[43] => sub_wire2[235].IN1
data3x[44] => sub_wire2[236].IN1
data3x[45] => sub_wire2[237].IN1
data3x[46] => sub_wire2[238].IN1
data3x[47] => sub_wire2[239].IN1
data3x[48] => sub_wire2[240].IN1
data3x[49] => sub_wire2[241].IN1
data3x[50] => sub_wire2[242].IN1
data3x[51] => sub_wire2[243].IN1
data3x[52] => sub_wire2[244].IN1
data3x[53] => sub_wire2[245].IN1
data3x[54] => sub_wire2[246].IN1
data3x[55] => sub_wire2[247].IN1
data3x[56] => sub_wire2[248].IN1
data3x[57] => sub_wire2[249].IN1
data3x[58] => sub_wire2[250].IN1
data3x[59] => sub_wire2[251].IN1
data3x[60] => sub_wire2[252].IN1
data3x[61] => sub_wire2[253].IN1
data3x[62] => sub_wire2[254].IN1
data3x[63] => sub_wire2[255].IN1
data4x[0] => sub_wire2[256].IN1
data4x[1] => sub_wire2[257].IN1
data4x[2] => sub_wire2[258].IN1
data4x[3] => sub_wire2[259].IN1
data4x[4] => sub_wire2[260].IN1
data4x[5] => sub_wire2[261].IN1
data4x[6] => sub_wire2[262].IN1
data4x[7] => sub_wire2[263].IN1
data4x[8] => sub_wire2[264].IN1
data4x[9] => sub_wire2[265].IN1
data4x[10] => sub_wire2[266].IN1
data4x[11] => sub_wire2[267].IN1
data4x[12] => sub_wire2[268].IN1
data4x[13] => sub_wire2[269].IN1
data4x[14] => sub_wire2[270].IN1
data4x[15] => sub_wire2[271].IN1
data4x[16] => sub_wire2[272].IN1
data4x[17] => sub_wire2[273].IN1
data4x[18] => sub_wire2[274].IN1
data4x[19] => sub_wire2[275].IN1
data4x[20] => sub_wire2[276].IN1
data4x[21] => sub_wire2[277].IN1
data4x[22] => sub_wire2[278].IN1
data4x[23] => sub_wire2[279].IN1
data4x[24] => sub_wire2[280].IN1
data4x[25] => sub_wire2[281].IN1
data4x[26] => sub_wire2[282].IN1
data4x[27] => sub_wire2[283].IN1
data4x[28] => sub_wire2[284].IN1
data4x[29] => sub_wire2[285].IN1
data4x[30] => sub_wire2[286].IN1
data4x[31] => sub_wire2[287].IN1
data4x[32] => sub_wire2[288].IN1
data4x[33] => sub_wire2[289].IN1
data4x[34] => sub_wire2[290].IN1
data4x[35] => sub_wire2[291].IN1
data4x[36] => sub_wire2[292].IN1
data4x[37] => sub_wire2[293].IN1
data4x[38] => sub_wire2[294].IN1
data4x[39] => sub_wire2[295].IN1
data4x[40] => sub_wire2[296].IN1
data4x[41] => sub_wire2[297].IN1
data4x[42] => sub_wire2[298].IN1
data4x[43] => sub_wire2[299].IN1
data4x[44] => sub_wire2[300].IN1
data4x[45] => sub_wire2[301].IN1
data4x[46] => sub_wire2[302].IN1
data4x[47] => sub_wire2[303].IN1
data4x[48] => sub_wire2[304].IN1
data4x[49] => sub_wire2[305].IN1
data4x[50] => sub_wire2[306].IN1
data4x[51] => sub_wire2[307].IN1
data4x[52] => sub_wire2[308].IN1
data4x[53] => sub_wire2[309].IN1
data4x[54] => sub_wire2[310].IN1
data4x[55] => sub_wire2[311].IN1
data4x[56] => sub_wire2[312].IN1
data4x[57] => sub_wire2[313].IN1
data4x[58] => sub_wire2[314].IN1
data4x[59] => sub_wire2[315].IN1
data4x[60] => sub_wire2[316].IN1
data4x[61] => sub_wire2[317].IN1
data4x[62] => sub_wire2[318].IN1
data4x[63] => sub_wire2[319].IN1
data5x[0] => sub_wire2[320].IN1
data5x[1] => sub_wire2[321].IN1
data5x[2] => sub_wire2[322].IN1
data5x[3] => sub_wire2[323].IN1
data5x[4] => sub_wire2[324].IN1
data5x[5] => sub_wire2[325].IN1
data5x[6] => sub_wire2[326].IN1
data5x[7] => sub_wire2[327].IN1
data5x[8] => sub_wire2[328].IN1
data5x[9] => sub_wire2[329].IN1
data5x[10] => sub_wire2[330].IN1
data5x[11] => sub_wire2[331].IN1
data5x[12] => sub_wire2[332].IN1
data5x[13] => sub_wire2[333].IN1
data5x[14] => sub_wire2[334].IN1
data5x[15] => sub_wire2[335].IN1
data5x[16] => sub_wire2[336].IN1
data5x[17] => sub_wire2[337].IN1
data5x[18] => sub_wire2[338].IN1
data5x[19] => sub_wire2[339].IN1
data5x[20] => sub_wire2[340].IN1
data5x[21] => sub_wire2[341].IN1
data5x[22] => sub_wire2[342].IN1
data5x[23] => sub_wire2[343].IN1
data5x[24] => sub_wire2[344].IN1
data5x[25] => sub_wire2[345].IN1
data5x[26] => sub_wire2[346].IN1
data5x[27] => sub_wire2[347].IN1
data5x[28] => sub_wire2[348].IN1
data5x[29] => sub_wire2[349].IN1
data5x[30] => sub_wire2[350].IN1
data5x[31] => sub_wire2[351].IN1
data5x[32] => sub_wire2[352].IN1
data5x[33] => sub_wire2[353].IN1
data5x[34] => sub_wire2[354].IN1
data5x[35] => sub_wire2[355].IN1
data5x[36] => sub_wire2[356].IN1
data5x[37] => sub_wire2[357].IN1
data5x[38] => sub_wire2[358].IN1
data5x[39] => sub_wire2[359].IN1
data5x[40] => sub_wire2[360].IN1
data5x[41] => sub_wire2[361].IN1
data5x[42] => sub_wire2[362].IN1
data5x[43] => sub_wire2[363].IN1
data5x[44] => sub_wire2[364].IN1
data5x[45] => sub_wire2[365].IN1
data5x[46] => sub_wire2[366].IN1
data5x[47] => sub_wire2[367].IN1
data5x[48] => sub_wire2[368].IN1
data5x[49] => sub_wire2[369].IN1
data5x[50] => sub_wire2[370].IN1
data5x[51] => sub_wire2[371].IN1
data5x[52] => sub_wire2[372].IN1
data5x[53] => sub_wire2[373].IN1
data5x[54] => sub_wire2[374].IN1
data5x[55] => sub_wire2[375].IN1
data5x[56] => sub_wire2[376].IN1
data5x[57] => sub_wire2[377].IN1
data5x[58] => sub_wire2[378].IN1
data5x[59] => sub_wire2[379].IN1
data5x[60] => sub_wire2[380].IN1
data5x[61] => sub_wire2[381].IN1
data5x[62] => sub_wire2[382].IN1
data5x[63] => sub_wire2[383].IN1
data6x[0] => sub_wire2[384].IN1
data6x[1] => sub_wire2[385].IN1
data6x[2] => sub_wire2[386].IN1
data6x[3] => sub_wire2[387].IN1
data6x[4] => sub_wire2[388].IN1
data6x[5] => sub_wire2[389].IN1
data6x[6] => sub_wire2[390].IN1
data6x[7] => sub_wire2[391].IN1
data6x[8] => sub_wire2[392].IN1
data6x[9] => sub_wire2[393].IN1
data6x[10] => sub_wire2[394].IN1
data6x[11] => sub_wire2[395].IN1
data6x[12] => sub_wire2[396].IN1
data6x[13] => sub_wire2[397].IN1
data6x[14] => sub_wire2[398].IN1
data6x[15] => sub_wire2[399].IN1
data6x[16] => sub_wire2[400].IN1
data6x[17] => sub_wire2[401].IN1
data6x[18] => sub_wire2[402].IN1
data6x[19] => sub_wire2[403].IN1
data6x[20] => sub_wire2[404].IN1
data6x[21] => sub_wire2[405].IN1
data6x[22] => sub_wire2[406].IN1
data6x[23] => sub_wire2[407].IN1
data6x[24] => sub_wire2[408].IN1
data6x[25] => sub_wire2[409].IN1
data6x[26] => sub_wire2[410].IN1
data6x[27] => sub_wire2[411].IN1
data6x[28] => sub_wire2[412].IN1
data6x[29] => sub_wire2[413].IN1
data6x[30] => sub_wire2[414].IN1
data6x[31] => sub_wire2[415].IN1
data6x[32] => sub_wire2[416].IN1
data6x[33] => sub_wire2[417].IN1
data6x[34] => sub_wire2[418].IN1
data6x[35] => sub_wire2[419].IN1
data6x[36] => sub_wire2[420].IN1
data6x[37] => sub_wire2[421].IN1
data6x[38] => sub_wire2[422].IN1
data6x[39] => sub_wire2[423].IN1
data6x[40] => sub_wire2[424].IN1
data6x[41] => sub_wire2[425].IN1
data6x[42] => sub_wire2[426].IN1
data6x[43] => sub_wire2[427].IN1
data6x[44] => sub_wire2[428].IN1
data6x[45] => sub_wire2[429].IN1
data6x[46] => sub_wire2[430].IN1
data6x[47] => sub_wire2[431].IN1
data6x[48] => sub_wire2[432].IN1
data6x[49] => sub_wire2[433].IN1
data6x[50] => sub_wire2[434].IN1
data6x[51] => sub_wire2[435].IN1
data6x[52] => sub_wire2[436].IN1
data6x[53] => sub_wire2[437].IN1
data6x[54] => sub_wire2[438].IN1
data6x[55] => sub_wire2[439].IN1
data6x[56] => sub_wire2[440].IN1
data6x[57] => sub_wire2[441].IN1
data6x[58] => sub_wire2[442].IN1
data6x[59] => sub_wire2[443].IN1
data6x[60] => sub_wire2[444].IN1
data6x[61] => sub_wire2[445].IN1
data6x[62] => sub_wire2[446].IN1
data6x[63] => sub_wire2[447].IN1
data7x[0] => sub_wire2[448].IN1
data7x[1] => sub_wire2[449].IN1
data7x[2] => sub_wire2[450].IN1
data7x[3] => sub_wire2[451].IN1
data7x[4] => sub_wire2[452].IN1
data7x[5] => sub_wire2[453].IN1
data7x[6] => sub_wire2[454].IN1
data7x[7] => sub_wire2[455].IN1
data7x[8] => sub_wire2[456].IN1
data7x[9] => sub_wire2[457].IN1
data7x[10] => sub_wire2[458].IN1
data7x[11] => sub_wire2[459].IN1
data7x[12] => sub_wire2[460].IN1
data7x[13] => sub_wire2[461].IN1
data7x[14] => sub_wire2[462].IN1
data7x[15] => sub_wire2[463].IN1
data7x[16] => sub_wire2[464].IN1
data7x[17] => sub_wire2[465].IN1
data7x[18] => sub_wire2[466].IN1
data7x[19] => sub_wire2[467].IN1
data7x[20] => sub_wire2[468].IN1
data7x[21] => sub_wire2[469].IN1
data7x[22] => sub_wire2[470].IN1
data7x[23] => sub_wire2[471].IN1
data7x[24] => sub_wire2[472].IN1
data7x[25] => sub_wire2[473].IN1
data7x[26] => sub_wire2[474].IN1
data7x[27] => sub_wire2[475].IN1
data7x[28] => sub_wire2[476].IN1
data7x[29] => sub_wire2[477].IN1
data7x[30] => sub_wire2[478].IN1
data7x[31] => sub_wire2[479].IN1
data7x[32] => sub_wire2[480].IN1
data7x[33] => sub_wire2[481].IN1
data7x[34] => sub_wire2[482].IN1
data7x[35] => sub_wire2[483].IN1
data7x[36] => sub_wire2[484].IN1
data7x[37] => sub_wire2[485].IN1
data7x[38] => sub_wire2[486].IN1
data7x[39] => sub_wire2[487].IN1
data7x[40] => sub_wire2[488].IN1
data7x[41] => sub_wire2[489].IN1
data7x[42] => sub_wire2[490].IN1
data7x[43] => sub_wire2[491].IN1
data7x[44] => sub_wire2[492].IN1
data7x[45] => sub_wire2[493].IN1
data7x[46] => sub_wire2[494].IN1
data7x[47] => sub_wire2[495].IN1
data7x[48] => sub_wire2[496].IN1
data7x[49] => sub_wire2[497].IN1
data7x[50] => sub_wire2[498].IN1
data7x[51] => sub_wire2[499].IN1
data7x[52] => sub_wire2[500].IN1
data7x[53] => sub_wire2[501].IN1
data7x[54] => sub_wire2[502].IN1
data7x[55] => sub_wire2[503].IN1
data7x[56] => sub_wire2[504].IN1
data7x[57] => sub_wire2[505].IN1
data7x[58] => sub_wire2[506].IN1
data7x[59] => sub_wire2[507].IN1
data7x[60] => sub_wire2[508].IN1
data7x[61] => sub_wire2[509].IN1
data7x[62] => sub_wire2[510].IN1
data7x[63] => sub_wire2[511].IN1
data8x[0] => sub_wire2[512].IN1
data8x[1] => sub_wire2[513].IN1
data8x[2] => sub_wire2[514].IN1
data8x[3] => sub_wire2[515].IN1
data8x[4] => sub_wire2[516].IN1
data8x[5] => sub_wire2[517].IN1
data8x[6] => sub_wire2[518].IN1
data8x[7] => sub_wire2[519].IN1
data8x[8] => sub_wire2[520].IN1
data8x[9] => sub_wire2[521].IN1
data8x[10] => sub_wire2[522].IN1
data8x[11] => sub_wire2[523].IN1
data8x[12] => sub_wire2[524].IN1
data8x[13] => sub_wire2[525].IN1
data8x[14] => sub_wire2[526].IN1
data8x[15] => sub_wire2[527].IN1
data8x[16] => sub_wire2[528].IN1
data8x[17] => sub_wire2[529].IN1
data8x[18] => sub_wire2[530].IN1
data8x[19] => sub_wire2[531].IN1
data8x[20] => sub_wire2[532].IN1
data8x[21] => sub_wire2[533].IN1
data8x[22] => sub_wire2[534].IN1
data8x[23] => sub_wire2[535].IN1
data8x[24] => sub_wire2[536].IN1
data8x[25] => sub_wire2[537].IN1
data8x[26] => sub_wire2[538].IN1
data8x[27] => sub_wire2[539].IN1
data8x[28] => sub_wire2[540].IN1
data8x[29] => sub_wire2[541].IN1
data8x[30] => sub_wire2[542].IN1
data8x[31] => sub_wire2[543].IN1
data8x[32] => sub_wire2[544].IN1
data8x[33] => sub_wire2[545].IN1
data8x[34] => sub_wire2[546].IN1
data8x[35] => sub_wire2[547].IN1
data8x[36] => sub_wire2[548].IN1
data8x[37] => sub_wire2[549].IN1
data8x[38] => sub_wire2[550].IN1
data8x[39] => sub_wire2[551].IN1
data8x[40] => sub_wire2[552].IN1
data8x[41] => sub_wire2[553].IN1
data8x[42] => sub_wire2[554].IN1
data8x[43] => sub_wire2[555].IN1
data8x[44] => sub_wire2[556].IN1
data8x[45] => sub_wire2[557].IN1
data8x[46] => sub_wire2[558].IN1
data8x[47] => sub_wire2[559].IN1
data8x[48] => sub_wire2[560].IN1
data8x[49] => sub_wire2[561].IN1
data8x[50] => sub_wire2[562].IN1
data8x[51] => sub_wire2[563].IN1
data8x[52] => sub_wire2[564].IN1
data8x[53] => sub_wire2[565].IN1
data8x[54] => sub_wire2[566].IN1
data8x[55] => sub_wire2[567].IN1
data8x[56] => sub_wire2[568].IN1
data8x[57] => sub_wire2[569].IN1
data8x[58] => sub_wire2[570].IN1
data8x[59] => sub_wire2[571].IN1
data8x[60] => sub_wire2[572].IN1
data8x[61] => sub_wire2[573].IN1
data8x[62] => sub_wire2[574].IN1
data8x[63] => sub_wire2[575].IN1
data9x[0] => sub_wire2[576].IN1
data9x[1] => sub_wire2[577].IN1
data9x[2] => sub_wire2[578].IN1
data9x[3] => sub_wire2[579].IN1
data9x[4] => sub_wire2[580].IN1
data9x[5] => sub_wire2[581].IN1
data9x[6] => sub_wire2[582].IN1
data9x[7] => sub_wire2[583].IN1
data9x[8] => sub_wire2[584].IN1
data9x[9] => sub_wire2[585].IN1
data9x[10] => sub_wire2[586].IN1
data9x[11] => sub_wire2[587].IN1
data9x[12] => sub_wire2[588].IN1
data9x[13] => sub_wire2[589].IN1
data9x[14] => sub_wire2[590].IN1
data9x[15] => sub_wire2[591].IN1
data9x[16] => sub_wire2[592].IN1
data9x[17] => sub_wire2[593].IN1
data9x[18] => sub_wire2[594].IN1
data9x[19] => sub_wire2[595].IN1
data9x[20] => sub_wire2[596].IN1
data9x[21] => sub_wire2[597].IN1
data9x[22] => sub_wire2[598].IN1
data9x[23] => sub_wire2[599].IN1
data9x[24] => sub_wire2[600].IN1
data9x[25] => sub_wire2[601].IN1
data9x[26] => sub_wire2[602].IN1
data9x[27] => sub_wire2[603].IN1
data9x[28] => sub_wire2[604].IN1
data9x[29] => sub_wire2[605].IN1
data9x[30] => sub_wire2[606].IN1
data9x[31] => sub_wire2[607].IN1
data9x[32] => sub_wire2[608].IN1
data9x[33] => sub_wire2[609].IN1
data9x[34] => sub_wire2[610].IN1
data9x[35] => sub_wire2[611].IN1
data9x[36] => sub_wire2[612].IN1
data9x[37] => sub_wire2[613].IN1
data9x[38] => sub_wire2[614].IN1
data9x[39] => sub_wire2[615].IN1
data9x[40] => sub_wire2[616].IN1
data9x[41] => sub_wire2[617].IN1
data9x[42] => sub_wire2[618].IN1
data9x[43] => sub_wire2[619].IN1
data9x[44] => sub_wire2[620].IN1
data9x[45] => sub_wire2[621].IN1
data9x[46] => sub_wire2[622].IN1
data9x[47] => sub_wire2[623].IN1
data9x[48] => sub_wire2[624].IN1
data9x[49] => sub_wire2[625].IN1
data9x[50] => sub_wire2[626].IN1
data9x[51] => sub_wire2[627].IN1
data9x[52] => sub_wire2[628].IN1
data9x[53] => sub_wire2[629].IN1
data9x[54] => sub_wire2[630].IN1
data9x[55] => sub_wire2[631].IN1
data9x[56] => sub_wire2[632].IN1
data9x[57] => sub_wire2[633].IN1
data9x[58] => sub_wire2[634].IN1
data9x[59] => sub_wire2[635].IN1
data9x[60] => sub_wire2[636].IN1
data9x[61] => sub_wire2[637].IN1
data9x[62] => sub_wire2[638].IN1
data9x[63] => sub_wire2[639].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
sel[3] => sel[3].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result
result[32] <= lpm_mux:LPM_MUX_component.result
result[33] <= lpm_mux:LPM_MUX_component.result
result[34] <= lpm_mux:LPM_MUX_component.result
result[35] <= lpm_mux:LPM_MUX_component.result
result[36] <= lpm_mux:LPM_MUX_component.result
result[37] <= lpm_mux:LPM_MUX_component.result
result[38] <= lpm_mux:LPM_MUX_component.result
result[39] <= lpm_mux:LPM_MUX_component.result
result[40] <= lpm_mux:LPM_MUX_component.result
result[41] <= lpm_mux:LPM_MUX_component.result
result[42] <= lpm_mux:LPM_MUX_component.result
result[43] <= lpm_mux:LPM_MUX_component.result
result[44] <= lpm_mux:LPM_MUX_component.result
result[45] <= lpm_mux:LPM_MUX_component.result
result[46] <= lpm_mux:LPM_MUX_component.result
result[47] <= lpm_mux:LPM_MUX_component.result
result[48] <= lpm_mux:LPM_MUX_component.result
result[49] <= lpm_mux:LPM_MUX_component.result
result[50] <= lpm_mux:LPM_MUX_component.result
result[51] <= lpm_mux:LPM_MUX_component.result
result[52] <= lpm_mux:LPM_MUX_component.result
result[53] <= lpm_mux:LPM_MUX_component.result
result[54] <= lpm_mux:LPM_MUX_component.result
result[55] <= lpm_mux:LPM_MUX_component.result
result[56] <= lpm_mux:LPM_MUX_component.result
result[57] <= lpm_mux:LPM_MUX_component.result
result[58] <= lpm_mux:LPM_MUX_component.result
result[59] <= lpm_mux:LPM_MUX_component.result
result[60] <= lpm_mux:LPM_MUX_component.result
result[61] <= lpm_mux:LPM_MUX_component.result
result[62] <= lpm_mux:LPM_MUX_component.result
result[63] <= lpm_mux:LPM_MUX_component.result


|ECTNew|SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component
data[0][0] => mux_9tc:auto_generated.data[0]
data[0][1] => mux_9tc:auto_generated.data[1]
data[0][2] => mux_9tc:auto_generated.data[2]
data[0][3] => mux_9tc:auto_generated.data[3]
data[0][4] => mux_9tc:auto_generated.data[4]
data[0][5] => mux_9tc:auto_generated.data[5]
data[0][6] => mux_9tc:auto_generated.data[6]
data[0][7] => mux_9tc:auto_generated.data[7]
data[0][8] => mux_9tc:auto_generated.data[8]
data[0][9] => mux_9tc:auto_generated.data[9]
data[0][10] => mux_9tc:auto_generated.data[10]
data[0][11] => mux_9tc:auto_generated.data[11]
data[0][12] => mux_9tc:auto_generated.data[12]
data[0][13] => mux_9tc:auto_generated.data[13]
data[0][14] => mux_9tc:auto_generated.data[14]
data[0][15] => mux_9tc:auto_generated.data[15]
data[0][16] => mux_9tc:auto_generated.data[16]
data[0][17] => mux_9tc:auto_generated.data[17]
data[0][18] => mux_9tc:auto_generated.data[18]
data[0][19] => mux_9tc:auto_generated.data[19]
data[0][20] => mux_9tc:auto_generated.data[20]
data[0][21] => mux_9tc:auto_generated.data[21]
data[0][22] => mux_9tc:auto_generated.data[22]
data[0][23] => mux_9tc:auto_generated.data[23]
data[0][24] => mux_9tc:auto_generated.data[24]
data[0][25] => mux_9tc:auto_generated.data[25]
data[0][26] => mux_9tc:auto_generated.data[26]
data[0][27] => mux_9tc:auto_generated.data[27]
data[0][28] => mux_9tc:auto_generated.data[28]
data[0][29] => mux_9tc:auto_generated.data[29]
data[0][30] => mux_9tc:auto_generated.data[30]
data[0][31] => mux_9tc:auto_generated.data[31]
data[0][32] => mux_9tc:auto_generated.data[32]
data[0][33] => mux_9tc:auto_generated.data[33]
data[0][34] => mux_9tc:auto_generated.data[34]
data[0][35] => mux_9tc:auto_generated.data[35]
data[0][36] => mux_9tc:auto_generated.data[36]
data[0][37] => mux_9tc:auto_generated.data[37]
data[0][38] => mux_9tc:auto_generated.data[38]
data[0][39] => mux_9tc:auto_generated.data[39]
data[0][40] => mux_9tc:auto_generated.data[40]
data[0][41] => mux_9tc:auto_generated.data[41]
data[0][42] => mux_9tc:auto_generated.data[42]
data[0][43] => mux_9tc:auto_generated.data[43]
data[0][44] => mux_9tc:auto_generated.data[44]
data[0][45] => mux_9tc:auto_generated.data[45]
data[0][46] => mux_9tc:auto_generated.data[46]
data[0][47] => mux_9tc:auto_generated.data[47]
data[0][48] => mux_9tc:auto_generated.data[48]
data[0][49] => mux_9tc:auto_generated.data[49]
data[0][50] => mux_9tc:auto_generated.data[50]
data[0][51] => mux_9tc:auto_generated.data[51]
data[0][52] => mux_9tc:auto_generated.data[52]
data[0][53] => mux_9tc:auto_generated.data[53]
data[0][54] => mux_9tc:auto_generated.data[54]
data[0][55] => mux_9tc:auto_generated.data[55]
data[0][56] => mux_9tc:auto_generated.data[56]
data[0][57] => mux_9tc:auto_generated.data[57]
data[0][58] => mux_9tc:auto_generated.data[58]
data[0][59] => mux_9tc:auto_generated.data[59]
data[0][60] => mux_9tc:auto_generated.data[60]
data[0][61] => mux_9tc:auto_generated.data[61]
data[0][62] => mux_9tc:auto_generated.data[62]
data[0][63] => mux_9tc:auto_generated.data[63]
data[1][0] => mux_9tc:auto_generated.data[64]
data[1][1] => mux_9tc:auto_generated.data[65]
data[1][2] => mux_9tc:auto_generated.data[66]
data[1][3] => mux_9tc:auto_generated.data[67]
data[1][4] => mux_9tc:auto_generated.data[68]
data[1][5] => mux_9tc:auto_generated.data[69]
data[1][6] => mux_9tc:auto_generated.data[70]
data[1][7] => mux_9tc:auto_generated.data[71]
data[1][8] => mux_9tc:auto_generated.data[72]
data[1][9] => mux_9tc:auto_generated.data[73]
data[1][10] => mux_9tc:auto_generated.data[74]
data[1][11] => mux_9tc:auto_generated.data[75]
data[1][12] => mux_9tc:auto_generated.data[76]
data[1][13] => mux_9tc:auto_generated.data[77]
data[1][14] => mux_9tc:auto_generated.data[78]
data[1][15] => mux_9tc:auto_generated.data[79]
data[1][16] => mux_9tc:auto_generated.data[80]
data[1][17] => mux_9tc:auto_generated.data[81]
data[1][18] => mux_9tc:auto_generated.data[82]
data[1][19] => mux_9tc:auto_generated.data[83]
data[1][20] => mux_9tc:auto_generated.data[84]
data[1][21] => mux_9tc:auto_generated.data[85]
data[1][22] => mux_9tc:auto_generated.data[86]
data[1][23] => mux_9tc:auto_generated.data[87]
data[1][24] => mux_9tc:auto_generated.data[88]
data[1][25] => mux_9tc:auto_generated.data[89]
data[1][26] => mux_9tc:auto_generated.data[90]
data[1][27] => mux_9tc:auto_generated.data[91]
data[1][28] => mux_9tc:auto_generated.data[92]
data[1][29] => mux_9tc:auto_generated.data[93]
data[1][30] => mux_9tc:auto_generated.data[94]
data[1][31] => mux_9tc:auto_generated.data[95]
data[1][32] => mux_9tc:auto_generated.data[96]
data[1][33] => mux_9tc:auto_generated.data[97]
data[1][34] => mux_9tc:auto_generated.data[98]
data[1][35] => mux_9tc:auto_generated.data[99]
data[1][36] => mux_9tc:auto_generated.data[100]
data[1][37] => mux_9tc:auto_generated.data[101]
data[1][38] => mux_9tc:auto_generated.data[102]
data[1][39] => mux_9tc:auto_generated.data[103]
data[1][40] => mux_9tc:auto_generated.data[104]
data[1][41] => mux_9tc:auto_generated.data[105]
data[1][42] => mux_9tc:auto_generated.data[106]
data[1][43] => mux_9tc:auto_generated.data[107]
data[1][44] => mux_9tc:auto_generated.data[108]
data[1][45] => mux_9tc:auto_generated.data[109]
data[1][46] => mux_9tc:auto_generated.data[110]
data[1][47] => mux_9tc:auto_generated.data[111]
data[1][48] => mux_9tc:auto_generated.data[112]
data[1][49] => mux_9tc:auto_generated.data[113]
data[1][50] => mux_9tc:auto_generated.data[114]
data[1][51] => mux_9tc:auto_generated.data[115]
data[1][52] => mux_9tc:auto_generated.data[116]
data[1][53] => mux_9tc:auto_generated.data[117]
data[1][54] => mux_9tc:auto_generated.data[118]
data[1][55] => mux_9tc:auto_generated.data[119]
data[1][56] => mux_9tc:auto_generated.data[120]
data[1][57] => mux_9tc:auto_generated.data[121]
data[1][58] => mux_9tc:auto_generated.data[122]
data[1][59] => mux_9tc:auto_generated.data[123]
data[1][60] => mux_9tc:auto_generated.data[124]
data[1][61] => mux_9tc:auto_generated.data[125]
data[1][62] => mux_9tc:auto_generated.data[126]
data[1][63] => mux_9tc:auto_generated.data[127]
data[2][0] => mux_9tc:auto_generated.data[128]
data[2][1] => mux_9tc:auto_generated.data[129]
data[2][2] => mux_9tc:auto_generated.data[130]
data[2][3] => mux_9tc:auto_generated.data[131]
data[2][4] => mux_9tc:auto_generated.data[132]
data[2][5] => mux_9tc:auto_generated.data[133]
data[2][6] => mux_9tc:auto_generated.data[134]
data[2][7] => mux_9tc:auto_generated.data[135]
data[2][8] => mux_9tc:auto_generated.data[136]
data[2][9] => mux_9tc:auto_generated.data[137]
data[2][10] => mux_9tc:auto_generated.data[138]
data[2][11] => mux_9tc:auto_generated.data[139]
data[2][12] => mux_9tc:auto_generated.data[140]
data[2][13] => mux_9tc:auto_generated.data[141]
data[2][14] => mux_9tc:auto_generated.data[142]
data[2][15] => mux_9tc:auto_generated.data[143]
data[2][16] => mux_9tc:auto_generated.data[144]
data[2][17] => mux_9tc:auto_generated.data[145]
data[2][18] => mux_9tc:auto_generated.data[146]
data[2][19] => mux_9tc:auto_generated.data[147]
data[2][20] => mux_9tc:auto_generated.data[148]
data[2][21] => mux_9tc:auto_generated.data[149]
data[2][22] => mux_9tc:auto_generated.data[150]
data[2][23] => mux_9tc:auto_generated.data[151]
data[2][24] => mux_9tc:auto_generated.data[152]
data[2][25] => mux_9tc:auto_generated.data[153]
data[2][26] => mux_9tc:auto_generated.data[154]
data[2][27] => mux_9tc:auto_generated.data[155]
data[2][28] => mux_9tc:auto_generated.data[156]
data[2][29] => mux_9tc:auto_generated.data[157]
data[2][30] => mux_9tc:auto_generated.data[158]
data[2][31] => mux_9tc:auto_generated.data[159]
data[2][32] => mux_9tc:auto_generated.data[160]
data[2][33] => mux_9tc:auto_generated.data[161]
data[2][34] => mux_9tc:auto_generated.data[162]
data[2][35] => mux_9tc:auto_generated.data[163]
data[2][36] => mux_9tc:auto_generated.data[164]
data[2][37] => mux_9tc:auto_generated.data[165]
data[2][38] => mux_9tc:auto_generated.data[166]
data[2][39] => mux_9tc:auto_generated.data[167]
data[2][40] => mux_9tc:auto_generated.data[168]
data[2][41] => mux_9tc:auto_generated.data[169]
data[2][42] => mux_9tc:auto_generated.data[170]
data[2][43] => mux_9tc:auto_generated.data[171]
data[2][44] => mux_9tc:auto_generated.data[172]
data[2][45] => mux_9tc:auto_generated.data[173]
data[2][46] => mux_9tc:auto_generated.data[174]
data[2][47] => mux_9tc:auto_generated.data[175]
data[2][48] => mux_9tc:auto_generated.data[176]
data[2][49] => mux_9tc:auto_generated.data[177]
data[2][50] => mux_9tc:auto_generated.data[178]
data[2][51] => mux_9tc:auto_generated.data[179]
data[2][52] => mux_9tc:auto_generated.data[180]
data[2][53] => mux_9tc:auto_generated.data[181]
data[2][54] => mux_9tc:auto_generated.data[182]
data[2][55] => mux_9tc:auto_generated.data[183]
data[2][56] => mux_9tc:auto_generated.data[184]
data[2][57] => mux_9tc:auto_generated.data[185]
data[2][58] => mux_9tc:auto_generated.data[186]
data[2][59] => mux_9tc:auto_generated.data[187]
data[2][60] => mux_9tc:auto_generated.data[188]
data[2][61] => mux_9tc:auto_generated.data[189]
data[2][62] => mux_9tc:auto_generated.data[190]
data[2][63] => mux_9tc:auto_generated.data[191]
data[3][0] => mux_9tc:auto_generated.data[192]
data[3][1] => mux_9tc:auto_generated.data[193]
data[3][2] => mux_9tc:auto_generated.data[194]
data[3][3] => mux_9tc:auto_generated.data[195]
data[3][4] => mux_9tc:auto_generated.data[196]
data[3][5] => mux_9tc:auto_generated.data[197]
data[3][6] => mux_9tc:auto_generated.data[198]
data[3][7] => mux_9tc:auto_generated.data[199]
data[3][8] => mux_9tc:auto_generated.data[200]
data[3][9] => mux_9tc:auto_generated.data[201]
data[3][10] => mux_9tc:auto_generated.data[202]
data[3][11] => mux_9tc:auto_generated.data[203]
data[3][12] => mux_9tc:auto_generated.data[204]
data[3][13] => mux_9tc:auto_generated.data[205]
data[3][14] => mux_9tc:auto_generated.data[206]
data[3][15] => mux_9tc:auto_generated.data[207]
data[3][16] => mux_9tc:auto_generated.data[208]
data[3][17] => mux_9tc:auto_generated.data[209]
data[3][18] => mux_9tc:auto_generated.data[210]
data[3][19] => mux_9tc:auto_generated.data[211]
data[3][20] => mux_9tc:auto_generated.data[212]
data[3][21] => mux_9tc:auto_generated.data[213]
data[3][22] => mux_9tc:auto_generated.data[214]
data[3][23] => mux_9tc:auto_generated.data[215]
data[3][24] => mux_9tc:auto_generated.data[216]
data[3][25] => mux_9tc:auto_generated.data[217]
data[3][26] => mux_9tc:auto_generated.data[218]
data[3][27] => mux_9tc:auto_generated.data[219]
data[3][28] => mux_9tc:auto_generated.data[220]
data[3][29] => mux_9tc:auto_generated.data[221]
data[3][30] => mux_9tc:auto_generated.data[222]
data[3][31] => mux_9tc:auto_generated.data[223]
data[3][32] => mux_9tc:auto_generated.data[224]
data[3][33] => mux_9tc:auto_generated.data[225]
data[3][34] => mux_9tc:auto_generated.data[226]
data[3][35] => mux_9tc:auto_generated.data[227]
data[3][36] => mux_9tc:auto_generated.data[228]
data[3][37] => mux_9tc:auto_generated.data[229]
data[3][38] => mux_9tc:auto_generated.data[230]
data[3][39] => mux_9tc:auto_generated.data[231]
data[3][40] => mux_9tc:auto_generated.data[232]
data[3][41] => mux_9tc:auto_generated.data[233]
data[3][42] => mux_9tc:auto_generated.data[234]
data[3][43] => mux_9tc:auto_generated.data[235]
data[3][44] => mux_9tc:auto_generated.data[236]
data[3][45] => mux_9tc:auto_generated.data[237]
data[3][46] => mux_9tc:auto_generated.data[238]
data[3][47] => mux_9tc:auto_generated.data[239]
data[3][48] => mux_9tc:auto_generated.data[240]
data[3][49] => mux_9tc:auto_generated.data[241]
data[3][50] => mux_9tc:auto_generated.data[242]
data[3][51] => mux_9tc:auto_generated.data[243]
data[3][52] => mux_9tc:auto_generated.data[244]
data[3][53] => mux_9tc:auto_generated.data[245]
data[3][54] => mux_9tc:auto_generated.data[246]
data[3][55] => mux_9tc:auto_generated.data[247]
data[3][56] => mux_9tc:auto_generated.data[248]
data[3][57] => mux_9tc:auto_generated.data[249]
data[3][58] => mux_9tc:auto_generated.data[250]
data[3][59] => mux_9tc:auto_generated.data[251]
data[3][60] => mux_9tc:auto_generated.data[252]
data[3][61] => mux_9tc:auto_generated.data[253]
data[3][62] => mux_9tc:auto_generated.data[254]
data[3][63] => mux_9tc:auto_generated.data[255]
data[4][0] => mux_9tc:auto_generated.data[256]
data[4][1] => mux_9tc:auto_generated.data[257]
data[4][2] => mux_9tc:auto_generated.data[258]
data[4][3] => mux_9tc:auto_generated.data[259]
data[4][4] => mux_9tc:auto_generated.data[260]
data[4][5] => mux_9tc:auto_generated.data[261]
data[4][6] => mux_9tc:auto_generated.data[262]
data[4][7] => mux_9tc:auto_generated.data[263]
data[4][8] => mux_9tc:auto_generated.data[264]
data[4][9] => mux_9tc:auto_generated.data[265]
data[4][10] => mux_9tc:auto_generated.data[266]
data[4][11] => mux_9tc:auto_generated.data[267]
data[4][12] => mux_9tc:auto_generated.data[268]
data[4][13] => mux_9tc:auto_generated.data[269]
data[4][14] => mux_9tc:auto_generated.data[270]
data[4][15] => mux_9tc:auto_generated.data[271]
data[4][16] => mux_9tc:auto_generated.data[272]
data[4][17] => mux_9tc:auto_generated.data[273]
data[4][18] => mux_9tc:auto_generated.data[274]
data[4][19] => mux_9tc:auto_generated.data[275]
data[4][20] => mux_9tc:auto_generated.data[276]
data[4][21] => mux_9tc:auto_generated.data[277]
data[4][22] => mux_9tc:auto_generated.data[278]
data[4][23] => mux_9tc:auto_generated.data[279]
data[4][24] => mux_9tc:auto_generated.data[280]
data[4][25] => mux_9tc:auto_generated.data[281]
data[4][26] => mux_9tc:auto_generated.data[282]
data[4][27] => mux_9tc:auto_generated.data[283]
data[4][28] => mux_9tc:auto_generated.data[284]
data[4][29] => mux_9tc:auto_generated.data[285]
data[4][30] => mux_9tc:auto_generated.data[286]
data[4][31] => mux_9tc:auto_generated.data[287]
data[4][32] => mux_9tc:auto_generated.data[288]
data[4][33] => mux_9tc:auto_generated.data[289]
data[4][34] => mux_9tc:auto_generated.data[290]
data[4][35] => mux_9tc:auto_generated.data[291]
data[4][36] => mux_9tc:auto_generated.data[292]
data[4][37] => mux_9tc:auto_generated.data[293]
data[4][38] => mux_9tc:auto_generated.data[294]
data[4][39] => mux_9tc:auto_generated.data[295]
data[4][40] => mux_9tc:auto_generated.data[296]
data[4][41] => mux_9tc:auto_generated.data[297]
data[4][42] => mux_9tc:auto_generated.data[298]
data[4][43] => mux_9tc:auto_generated.data[299]
data[4][44] => mux_9tc:auto_generated.data[300]
data[4][45] => mux_9tc:auto_generated.data[301]
data[4][46] => mux_9tc:auto_generated.data[302]
data[4][47] => mux_9tc:auto_generated.data[303]
data[4][48] => mux_9tc:auto_generated.data[304]
data[4][49] => mux_9tc:auto_generated.data[305]
data[4][50] => mux_9tc:auto_generated.data[306]
data[4][51] => mux_9tc:auto_generated.data[307]
data[4][52] => mux_9tc:auto_generated.data[308]
data[4][53] => mux_9tc:auto_generated.data[309]
data[4][54] => mux_9tc:auto_generated.data[310]
data[4][55] => mux_9tc:auto_generated.data[311]
data[4][56] => mux_9tc:auto_generated.data[312]
data[4][57] => mux_9tc:auto_generated.data[313]
data[4][58] => mux_9tc:auto_generated.data[314]
data[4][59] => mux_9tc:auto_generated.data[315]
data[4][60] => mux_9tc:auto_generated.data[316]
data[4][61] => mux_9tc:auto_generated.data[317]
data[4][62] => mux_9tc:auto_generated.data[318]
data[4][63] => mux_9tc:auto_generated.data[319]
data[5][0] => mux_9tc:auto_generated.data[320]
data[5][1] => mux_9tc:auto_generated.data[321]
data[5][2] => mux_9tc:auto_generated.data[322]
data[5][3] => mux_9tc:auto_generated.data[323]
data[5][4] => mux_9tc:auto_generated.data[324]
data[5][5] => mux_9tc:auto_generated.data[325]
data[5][6] => mux_9tc:auto_generated.data[326]
data[5][7] => mux_9tc:auto_generated.data[327]
data[5][8] => mux_9tc:auto_generated.data[328]
data[5][9] => mux_9tc:auto_generated.data[329]
data[5][10] => mux_9tc:auto_generated.data[330]
data[5][11] => mux_9tc:auto_generated.data[331]
data[5][12] => mux_9tc:auto_generated.data[332]
data[5][13] => mux_9tc:auto_generated.data[333]
data[5][14] => mux_9tc:auto_generated.data[334]
data[5][15] => mux_9tc:auto_generated.data[335]
data[5][16] => mux_9tc:auto_generated.data[336]
data[5][17] => mux_9tc:auto_generated.data[337]
data[5][18] => mux_9tc:auto_generated.data[338]
data[5][19] => mux_9tc:auto_generated.data[339]
data[5][20] => mux_9tc:auto_generated.data[340]
data[5][21] => mux_9tc:auto_generated.data[341]
data[5][22] => mux_9tc:auto_generated.data[342]
data[5][23] => mux_9tc:auto_generated.data[343]
data[5][24] => mux_9tc:auto_generated.data[344]
data[5][25] => mux_9tc:auto_generated.data[345]
data[5][26] => mux_9tc:auto_generated.data[346]
data[5][27] => mux_9tc:auto_generated.data[347]
data[5][28] => mux_9tc:auto_generated.data[348]
data[5][29] => mux_9tc:auto_generated.data[349]
data[5][30] => mux_9tc:auto_generated.data[350]
data[5][31] => mux_9tc:auto_generated.data[351]
data[5][32] => mux_9tc:auto_generated.data[352]
data[5][33] => mux_9tc:auto_generated.data[353]
data[5][34] => mux_9tc:auto_generated.data[354]
data[5][35] => mux_9tc:auto_generated.data[355]
data[5][36] => mux_9tc:auto_generated.data[356]
data[5][37] => mux_9tc:auto_generated.data[357]
data[5][38] => mux_9tc:auto_generated.data[358]
data[5][39] => mux_9tc:auto_generated.data[359]
data[5][40] => mux_9tc:auto_generated.data[360]
data[5][41] => mux_9tc:auto_generated.data[361]
data[5][42] => mux_9tc:auto_generated.data[362]
data[5][43] => mux_9tc:auto_generated.data[363]
data[5][44] => mux_9tc:auto_generated.data[364]
data[5][45] => mux_9tc:auto_generated.data[365]
data[5][46] => mux_9tc:auto_generated.data[366]
data[5][47] => mux_9tc:auto_generated.data[367]
data[5][48] => mux_9tc:auto_generated.data[368]
data[5][49] => mux_9tc:auto_generated.data[369]
data[5][50] => mux_9tc:auto_generated.data[370]
data[5][51] => mux_9tc:auto_generated.data[371]
data[5][52] => mux_9tc:auto_generated.data[372]
data[5][53] => mux_9tc:auto_generated.data[373]
data[5][54] => mux_9tc:auto_generated.data[374]
data[5][55] => mux_9tc:auto_generated.data[375]
data[5][56] => mux_9tc:auto_generated.data[376]
data[5][57] => mux_9tc:auto_generated.data[377]
data[5][58] => mux_9tc:auto_generated.data[378]
data[5][59] => mux_9tc:auto_generated.data[379]
data[5][60] => mux_9tc:auto_generated.data[380]
data[5][61] => mux_9tc:auto_generated.data[381]
data[5][62] => mux_9tc:auto_generated.data[382]
data[5][63] => mux_9tc:auto_generated.data[383]
data[6][0] => mux_9tc:auto_generated.data[384]
data[6][1] => mux_9tc:auto_generated.data[385]
data[6][2] => mux_9tc:auto_generated.data[386]
data[6][3] => mux_9tc:auto_generated.data[387]
data[6][4] => mux_9tc:auto_generated.data[388]
data[6][5] => mux_9tc:auto_generated.data[389]
data[6][6] => mux_9tc:auto_generated.data[390]
data[6][7] => mux_9tc:auto_generated.data[391]
data[6][8] => mux_9tc:auto_generated.data[392]
data[6][9] => mux_9tc:auto_generated.data[393]
data[6][10] => mux_9tc:auto_generated.data[394]
data[6][11] => mux_9tc:auto_generated.data[395]
data[6][12] => mux_9tc:auto_generated.data[396]
data[6][13] => mux_9tc:auto_generated.data[397]
data[6][14] => mux_9tc:auto_generated.data[398]
data[6][15] => mux_9tc:auto_generated.data[399]
data[6][16] => mux_9tc:auto_generated.data[400]
data[6][17] => mux_9tc:auto_generated.data[401]
data[6][18] => mux_9tc:auto_generated.data[402]
data[6][19] => mux_9tc:auto_generated.data[403]
data[6][20] => mux_9tc:auto_generated.data[404]
data[6][21] => mux_9tc:auto_generated.data[405]
data[6][22] => mux_9tc:auto_generated.data[406]
data[6][23] => mux_9tc:auto_generated.data[407]
data[6][24] => mux_9tc:auto_generated.data[408]
data[6][25] => mux_9tc:auto_generated.data[409]
data[6][26] => mux_9tc:auto_generated.data[410]
data[6][27] => mux_9tc:auto_generated.data[411]
data[6][28] => mux_9tc:auto_generated.data[412]
data[6][29] => mux_9tc:auto_generated.data[413]
data[6][30] => mux_9tc:auto_generated.data[414]
data[6][31] => mux_9tc:auto_generated.data[415]
data[6][32] => mux_9tc:auto_generated.data[416]
data[6][33] => mux_9tc:auto_generated.data[417]
data[6][34] => mux_9tc:auto_generated.data[418]
data[6][35] => mux_9tc:auto_generated.data[419]
data[6][36] => mux_9tc:auto_generated.data[420]
data[6][37] => mux_9tc:auto_generated.data[421]
data[6][38] => mux_9tc:auto_generated.data[422]
data[6][39] => mux_9tc:auto_generated.data[423]
data[6][40] => mux_9tc:auto_generated.data[424]
data[6][41] => mux_9tc:auto_generated.data[425]
data[6][42] => mux_9tc:auto_generated.data[426]
data[6][43] => mux_9tc:auto_generated.data[427]
data[6][44] => mux_9tc:auto_generated.data[428]
data[6][45] => mux_9tc:auto_generated.data[429]
data[6][46] => mux_9tc:auto_generated.data[430]
data[6][47] => mux_9tc:auto_generated.data[431]
data[6][48] => mux_9tc:auto_generated.data[432]
data[6][49] => mux_9tc:auto_generated.data[433]
data[6][50] => mux_9tc:auto_generated.data[434]
data[6][51] => mux_9tc:auto_generated.data[435]
data[6][52] => mux_9tc:auto_generated.data[436]
data[6][53] => mux_9tc:auto_generated.data[437]
data[6][54] => mux_9tc:auto_generated.data[438]
data[6][55] => mux_9tc:auto_generated.data[439]
data[6][56] => mux_9tc:auto_generated.data[440]
data[6][57] => mux_9tc:auto_generated.data[441]
data[6][58] => mux_9tc:auto_generated.data[442]
data[6][59] => mux_9tc:auto_generated.data[443]
data[6][60] => mux_9tc:auto_generated.data[444]
data[6][61] => mux_9tc:auto_generated.data[445]
data[6][62] => mux_9tc:auto_generated.data[446]
data[6][63] => mux_9tc:auto_generated.data[447]
data[7][0] => mux_9tc:auto_generated.data[448]
data[7][1] => mux_9tc:auto_generated.data[449]
data[7][2] => mux_9tc:auto_generated.data[450]
data[7][3] => mux_9tc:auto_generated.data[451]
data[7][4] => mux_9tc:auto_generated.data[452]
data[7][5] => mux_9tc:auto_generated.data[453]
data[7][6] => mux_9tc:auto_generated.data[454]
data[7][7] => mux_9tc:auto_generated.data[455]
data[7][8] => mux_9tc:auto_generated.data[456]
data[7][9] => mux_9tc:auto_generated.data[457]
data[7][10] => mux_9tc:auto_generated.data[458]
data[7][11] => mux_9tc:auto_generated.data[459]
data[7][12] => mux_9tc:auto_generated.data[460]
data[7][13] => mux_9tc:auto_generated.data[461]
data[7][14] => mux_9tc:auto_generated.data[462]
data[7][15] => mux_9tc:auto_generated.data[463]
data[7][16] => mux_9tc:auto_generated.data[464]
data[7][17] => mux_9tc:auto_generated.data[465]
data[7][18] => mux_9tc:auto_generated.data[466]
data[7][19] => mux_9tc:auto_generated.data[467]
data[7][20] => mux_9tc:auto_generated.data[468]
data[7][21] => mux_9tc:auto_generated.data[469]
data[7][22] => mux_9tc:auto_generated.data[470]
data[7][23] => mux_9tc:auto_generated.data[471]
data[7][24] => mux_9tc:auto_generated.data[472]
data[7][25] => mux_9tc:auto_generated.data[473]
data[7][26] => mux_9tc:auto_generated.data[474]
data[7][27] => mux_9tc:auto_generated.data[475]
data[7][28] => mux_9tc:auto_generated.data[476]
data[7][29] => mux_9tc:auto_generated.data[477]
data[7][30] => mux_9tc:auto_generated.data[478]
data[7][31] => mux_9tc:auto_generated.data[479]
data[7][32] => mux_9tc:auto_generated.data[480]
data[7][33] => mux_9tc:auto_generated.data[481]
data[7][34] => mux_9tc:auto_generated.data[482]
data[7][35] => mux_9tc:auto_generated.data[483]
data[7][36] => mux_9tc:auto_generated.data[484]
data[7][37] => mux_9tc:auto_generated.data[485]
data[7][38] => mux_9tc:auto_generated.data[486]
data[7][39] => mux_9tc:auto_generated.data[487]
data[7][40] => mux_9tc:auto_generated.data[488]
data[7][41] => mux_9tc:auto_generated.data[489]
data[7][42] => mux_9tc:auto_generated.data[490]
data[7][43] => mux_9tc:auto_generated.data[491]
data[7][44] => mux_9tc:auto_generated.data[492]
data[7][45] => mux_9tc:auto_generated.data[493]
data[7][46] => mux_9tc:auto_generated.data[494]
data[7][47] => mux_9tc:auto_generated.data[495]
data[7][48] => mux_9tc:auto_generated.data[496]
data[7][49] => mux_9tc:auto_generated.data[497]
data[7][50] => mux_9tc:auto_generated.data[498]
data[7][51] => mux_9tc:auto_generated.data[499]
data[7][52] => mux_9tc:auto_generated.data[500]
data[7][53] => mux_9tc:auto_generated.data[501]
data[7][54] => mux_9tc:auto_generated.data[502]
data[7][55] => mux_9tc:auto_generated.data[503]
data[7][56] => mux_9tc:auto_generated.data[504]
data[7][57] => mux_9tc:auto_generated.data[505]
data[7][58] => mux_9tc:auto_generated.data[506]
data[7][59] => mux_9tc:auto_generated.data[507]
data[7][60] => mux_9tc:auto_generated.data[508]
data[7][61] => mux_9tc:auto_generated.data[509]
data[7][62] => mux_9tc:auto_generated.data[510]
data[7][63] => mux_9tc:auto_generated.data[511]
data[8][0] => mux_9tc:auto_generated.data[512]
data[8][1] => mux_9tc:auto_generated.data[513]
data[8][2] => mux_9tc:auto_generated.data[514]
data[8][3] => mux_9tc:auto_generated.data[515]
data[8][4] => mux_9tc:auto_generated.data[516]
data[8][5] => mux_9tc:auto_generated.data[517]
data[8][6] => mux_9tc:auto_generated.data[518]
data[8][7] => mux_9tc:auto_generated.data[519]
data[8][8] => mux_9tc:auto_generated.data[520]
data[8][9] => mux_9tc:auto_generated.data[521]
data[8][10] => mux_9tc:auto_generated.data[522]
data[8][11] => mux_9tc:auto_generated.data[523]
data[8][12] => mux_9tc:auto_generated.data[524]
data[8][13] => mux_9tc:auto_generated.data[525]
data[8][14] => mux_9tc:auto_generated.data[526]
data[8][15] => mux_9tc:auto_generated.data[527]
data[8][16] => mux_9tc:auto_generated.data[528]
data[8][17] => mux_9tc:auto_generated.data[529]
data[8][18] => mux_9tc:auto_generated.data[530]
data[8][19] => mux_9tc:auto_generated.data[531]
data[8][20] => mux_9tc:auto_generated.data[532]
data[8][21] => mux_9tc:auto_generated.data[533]
data[8][22] => mux_9tc:auto_generated.data[534]
data[8][23] => mux_9tc:auto_generated.data[535]
data[8][24] => mux_9tc:auto_generated.data[536]
data[8][25] => mux_9tc:auto_generated.data[537]
data[8][26] => mux_9tc:auto_generated.data[538]
data[8][27] => mux_9tc:auto_generated.data[539]
data[8][28] => mux_9tc:auto_generated.data[540]
data[8][29] => mux_9tc:auto_generated.data[541]
data[8][30] => mux_9tc:auto_generated.data[542]
data[8][31] => mux_9tc:auto_generated.data[543]
data[8][32] => mux_9tc:auto_generated.data[544]
data[8][33] => mux_9tc:auto_generated.data[545]
data[8][34] => mux_9tc:auto_generated.data[546]
data[8][35] => mux_9tc:auto_generated.data[547]
data[8][36] => mux_9tc:auto_generated.data[548]
data[8][37] => mux_9tc:auto_generated.data[549]
data[8][38] => mux_9tc:auto_generated.data[550]
data[8][39] => mux_9tc:auto_generated.data[551]
data[8][40] => mux_9tc:auto_generated.data[552]
data[8][41] => mux_9tc:auto_generated.data[553]
data[8][42] => mux_9tc:auto_generated.data[554]
data[8][43] => mux_9tc:auto_generated.data[555]
data[8][44] => mux_9tc:auto_generated.data[556]
data[8][45] => mux_9tc:auto_generated.data[557]
data[8][46] => mux_9tc:auto_generated.data[558]
data[8][47] => mux_9tc:auto_generated.data[559]
data[8][48] => mux_9tc:auto_generated.data[560]
data[8][49] => mux_9tc:auto_generated.data[561]
data[8][50] => mux_9tc:auto_generated.data[562]
data[8][51] => mux_9tc:auto_generated.data[563]
data[8][52] => mux_9tc:auto_generated.data[564]
data[8][53] => mux_9tc:auto_generated.data[565]
data[8][54] => mux_9tc:auto_generated.data[566]
data[8][55] => mux_9tc:auto_generated.data[567]
data[8][56] => mux_9tc:auto_generated.data[568]
data[8][57] => mux_9tc:auto_generated.data[569]
data[8][58] => mux_9tc:auto_generated.data[570]
data[8][59] => mux_9tc:auto_generated.data[571]
data[8][60] => mux_9tc:auto_generated.data[572]
data[8][61] => mux_9tc:auto_generated.data[573]
data[8][62] => mux_9tc:auto_generated.data[574]
data[8][63] => mux_9tc:auto_generated.data[575]
data[9][0] => mux_9tc:auto_generated.data[576]
data[9][1] => mux_9tc:auto_generated.data[577]
data[9][2] => mux_9tc:auto_generated.data[578]
data[9][3] => mux_9tc:auto_generated.data[579]
data[9][4] => mux_9tc:auto_generated.data[580]
data[9][5] => mux_9tc:auto_generated.data[581]
data[9][6] => mux_9tc:auto_generated.data[582]
data[9][7] => mux_9tc:auto_generated.data[583]
data[9][8] => mux_9tc:auto_generated.data[584]
data[9][9] => mux_9tc:auto_generated.data[585]
data[9][10] => mux_9tc:auto_generated.data[586]
data[9][11] => mux_9tc:auto_generated.data[587]
data[9][12] => mux_9tc:auto_generated.data[588]
data[9][13] => mux_9tc:auto_generated.data[589]
data[9][14] => mux_9tc:auto_generated.data[590]
data[9][15] => mux_9tc:auto_generated.data[591]
data[9][16] => mux_9tc:auto_generated.data[592]
data[9][17] => mux_9tc:auto_generated.data[593]
data[9][18] => mux_9tc:auto_generated.data[594]
data[9][19] => mux_9tc:auto_generated.data[595]
data[9][20] => mux_9tc:auto_generated.data[596]
data[9][21] => mux_9tc:auto_generated.data[597]
data[9][22] => mux_9tc:auto_generated.data[598]
data[9][23] => mux_9tc:auto_generated.data[599]
data[9][24] => mux_9tc:auto_generated.data[600]
data[9][25] => mux_9tc:auto_generated.data[601]
data[9][26] => mux_9tc:auto_generated.data[602]
data[9][27] => mux_9tc:auto_generated.data[603]
data[9][28] => mux_9tc:auto_generated.data[604]
data[9][29] => mux_9tc:auto_generated.data[605]
data[9][30] => mux_9tc:auto_generated.data[606]
data[9][31] => mux_9tc:auto_generated.data[607]
data[9][32] => mux_9tc:auto_generated.data[608]
data[9][33] => mux_9tc:auto_generated.data[609]
data[9][34] => mux_9tc:auto_generated.data[610]
data[9][35] => mux_9tc:auto_generated.data[611]
data[9][36] => mux_9tc:auto_generated.data[612]
data[9][37] => mux_9tc:auto_generated.data[613]
data[9][38] => mux_9tc:auto_generated.data[614]
data[9][39] => mux_9tc:auto_generated.data[615]
data[9][40] => mux_9tc:auto_generated.data[616]
data[9][41] => mux_9tc:auto_generated.data[617]
data[9][42] => mux_9tc:auto_generated.data[618]
data[9][43] => mux_9tc:auto_generated.data[619]
data[9][44] => mux_9tc:auto_generated.data[620]
data[9][45] => mux_9tc:auto_generated.data[621]
data[9][46] => mux_9tc:auto_generated.data[622]
data[9][47] => mux_9tc:auto_generated.data[623]
data[9][48] => mux_9tc:auto_generated.data[624]
data[9][49] => mux_9tc:auto_generated.data[625]
data[9][50] => mux_9tc:auto_generated.data[626]
data[9][51] => mux_9tc:auto_generated.data[627]
data[9][52] => mux_9tc:auto_generated.data[628]
data[9][53] => mux_9tc:auto_generated.data[629]
data[9][54] => mux_9tc:auto_generated.data[630]
data[9][55] => mux_9tc:auto_generated.data[631]
data[9][56] => mux_9tc:auto_generated.data[632]
data[9][57] => mux_9tc:auto_generated.data[633]
data[9][58] => mux_9tc:auto_generated.data[634]
data[9][59] => mux_9tc:auto_generated.data[635]
data[9][60] => mux_9tc:auto_generated.data[636]
data[9][61] => mux_9tc:auto_generated.data[637]
data[9][62] => mux_9tc:auto_generated.data[638]
data[9][63] => mux_9tc:auto_generated.data[639]
sel[0] => mux_9tc:auto_generated.sel[0]
sel[1] => mux_9tc:auto_generated.sel[1]
sel[2] => mux_9tc:auto_generated.sel[2]
sel[3] => mux_9tc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9tc:auto_generated.result[0]
result[1] <= mux_9tc:auto_generated.result[1]
result[2] <= mux_9tc:auto_generated.result[2]
result[3] <= mux_9tc:auto_generated.result[3]
result[4] <= mux_9tc:auto_generated.result[4]
result[5] <= mux_9tc:auto_generated.result[5]
result[6] <= mux_9tc:auto_generated.result[6]
result[7] <= mux_9tc:auto_generated.result[7]
result[8] <= mux_9tc:auto_generated.result[8]
result[9] <= mux_9tc:auto_generated.result[9]
result[10] <= mux_9tc:auto_generated.result[10]
result[11] <= mux_9tc:auto_generated.result[11]
result[12] <= mux_9tc:auto_generated.result[12]
result[13] <= mux_9tc:auto_generated.result[13]
result[14] <= mux_9tc:auto_generated.result[14]
result[15] <= mux_9tc:auto_generated.result[15]
result[16] <= mux_9tc:auto_generated.result[16]
result[17] <= mux_9tc:auto_generated.result[17]
result[18] <= mux_9tc:auto_generated.result[18]
result[19] <= mux_9tc:auto_generated.result[19]
result[20] <= mux_9tc:auto_generated.result[20]
result[21] <= mux_9tc:auto_generated.result[21]
result[22] <= mux_9tc:auto_generated.result[22]
result[23] <= mux_9tc:auto_generated.result[23]
result[24] <= mux_9tc:auto_generated.result[24]
result[25] <= mux_9tc:auto_generated.result[25]
result[26] <= mux_9tc:auto_generated.result[26]
result[27] <= mux_9tc:auto_generated.result[27]
result[28] <= mux_9tc:auto_generated.result[28]
result[29] <= mux_9tc:auto_generated.result[29]
result[30] <= mux_9tc:auto_generated.result[30]
result[31] <= mux_9tc:auto_generated.result[31]
result[32] <= mux_9tc:auto_generated.result[32]
result[33] <= mux_9tc:auto_generated.result[33]
result[34] <= mux_9tc:auto_generated.result[34]
result[35] <= mux_9tc:auto_generated.result[35]
result[36] <= mux_9tc:auto_generated.result[36]
result[37] <= mux_9tc:auto_generated.result[37]
result[38] <= mux_9tc:auto_generated.result[38]
result[39] <= mux_9tc:auto_generated.result[39]
result[40] <= mux_9tc:auto_generated.result[40]
result[41] <= mux_9tc:auto_generated.result[41]
result[42] <= mux_9tc:auto_generated.result[42]
result[43] <= mux_9tc:auto_generated.result[43]
result[44] <= mux_9tc:auto_generated.result[44]
result[45] <= mux_9tc:auto_generated.result[45]
result[46] <= mux_9tc:auto_generated.result[46]
result[47] <= mux_9tc:auto_generated.result[47]
result[48] <= mux_9tc:auto_generated.result[48]
result[49] <= mux_9tc:auto_generated.result[49]
result[50] <= mux_9tc:auto_generated.result[50]
result[51] <= mux_9tc:auto_generated.result[51]
result[52] <= mux_9tc:auto_generated.result[52]
result[53] <= mux_9tc:auto_generated.result[53]
result[54] <= mux_9tc:auto_generated.result[54]
result[55] <= mux_9tc:auto_generated.result[55]
result[56] <= mux_9tc:auto_generated.result[56]
result[57] <= mux_9tc:auto_generated.result[57]
result[58] <= mux_9tc:auto_generated.result[58]
result[59] <= mux_9tc:auto_generated.result[59]
result[60] <= mux_9tc:auto_generated.result[60]
result[61] <= mux_9tc:auto_generated.result[61]
result[62] <= mux_9tc:auto_generated.result[62]
result[63] <= mux_9tc:auto_generated.result[63]


|ECTNew|SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[63] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[76] => _.IN1
data[77] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[92] => _.IN1
data[93] => _.IN1
data[94] => _.IN1
data[95] => _.IN1
data[96] => _.IN1
data[97] => _.IN1
data[98] => _.IN1
data[99] => _.IN1
data[100] => _.IN1
data[101] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[119] => _.IN1
data[120] => _.IN1
data[121] => _.IN1
data[122] => _.IN1
data[123] => _.IN1
data[124] => _.IN1
data[125] => _.IN1
data[126] => _.IN1
data[127] => _.IN1
data[128] => _.IN1
data[129] => _.IN1
data[130] => _.IN1
data[131] => _.IN1
data[132] => _.IN1
data[133] => _.IN1
data[134] => _.IN1
data[135] => _.IN1
data[136] => _.IN1
data[137] => _.IN1
data[138] => _.IN1
data[139] => _.IN1
data[140] => _.IN1
data[141] => _.IN1
data[142] => _.IN1
data[143] => _.IN1
data[144] => _.IN1
data[145] => _.IN1
data[146] => _.IN1
data[147] => _.IN1
data[148] => _.IN1
data[149] => _.IN1
data[150] => _.IN1
data[151] => _.IN1
data[152] => _.IN1
data[153] => _.IN1
data[154] => _.IN1
data[155] => _.IN1
data[156] => _.IN1
data[157] => _.IN1
data[158] => _.IN1
data[159] => _.IN1
data[160] => _.IN1
data[161] => _.IN1
data[162] => _.IN1
data[163] => _.IN1
data[164] => _.IN1
data[165] => _.IN1
data[166] => _.IN1
data[167] => _.IN1
data[168] => _.IN1
data[169] => _.IN1
data[170] => _.IN1
data[171] => _.IN1
data[172] => _.IN1
data[173] => _.IN1
data[174] => _.IN1
data[175] => _.IN1
data[176] => _.IN1
data[177] => _.IN1
data[178] => _.IN1
data[179] => _.IN1
data[180] => _.IN1
data[181] => _.IN1
data[182] => _.IN1
data[183] => _.IN1
data[184] => _.IN1
data[185] => _.IN1
data[186] => _.IN1
data[187] => _.IN1
data[188] => _.IN1
data[189] => _.IN1
data[190] => _.IN1
data[191] => _.IN1
data[192] => _.IN1
data[193] => _.IN1
data[194] => _.IN1
data[195] => _.IN1
data[196] => _.IN1
data[197] => _.IN1
data[198] => _.IN1
data[199] => _.IN1
data[200] => _.IN1
data[201] => _.IN1
data[202] => _.IN1
data[203] => _.IN1
data[204] => _.IN1
data[205] => _.IN1
data[206] => _.IN1
data[207] => _.IN1
data[208] => _.IN1
data[209] => _.IN1
data[210] => _.IN1
data[211] => _.IN1
data[212] => _.IN1
data[213] => _.IN1
data[214] => _.IN1
data[215] => _.IN1
data[216] => _.IN1
data[217] => _.IN1
data[218] => _.IN1
data[219] => _.IN1
data[220] => _.IN1
data[221] => _.IN1
data[222] => _.IN1
data[223] => _.IN1
data[224] => _.IN1
data[225] => _.IN1
data[226] => _.IN1
data[227] => _.IN1
data[228] => _.IN1
data[229] => _.IN1
data[230] => _.IN1
data[231] => _.IN1
data[232] => _.IN1
data[233] => _.IN1
data[234] => _.IN1
data[235] => _.IN1
data[236] => _.IN1
data[237] => _.IN1
data[238] => _.IN1
data[239] => _.IN1
data[240] => _.IN1
data[241] => _.IN1
data[242] => _.IN1
data[243] => _.IN1
data[244] => _.IN1
data[245] => _.IN1
data[246] => _.IN1
data[247] => _.IN1
data[248] => _.IN1
data[249] => _.IN1
data[250] => _.IN1
data[251] => _.IN1
data[252] => _.IN1
data[253] => _.IN1
data[254] => _.IN1
data[255] => _.IN1
data[256] => _.IN1
data[257] => _.IN1
data[258] => _.IN1
data[259] => _.IN1
data[260] => _.IN1
data[261] => _.IN1
data[262] => _.IN1
data[263] => _.IN1
data[264] => _.IN1
data[265] => _.IN1
data[266] => _.IN1
data[267] => _.IN1
data[268] => _.IN1
data[269] => _.IN1
data[270] => _.IN1
data[271] => _.IN1
data[272] => _.IN1
data[273] => _.IN1
data[274] => _.IN1
data[275] => _.IN1
data[276] => _.IN1
data[277] => _.IN1
data[278] => _.IN1
data[279] => _.IN1
data[280] => _.IN1
data[281] => _.IN1
data[282] => _.IN1
data[283] => _.IN1
data[284] => _.IN1
data[285] => _.IN1
data[286] => _.IN1
data[287] => _.IN1
data[288] => _.IN1
data[289] => _.IN1
data[290] => _.IN1
data[291] => _.IN1
data[292] => _.IN1
data[293] => _.IN1
data[294] => _.IN1
data[295] => _.IN1
data[296] => _.IN1
data[297] => _.IN1
data[298] => _.IN1
data[299] => _.IN1
data[300] => _.IN1
data[301] => _.IN1
data[302] => _.IN1
data[303] => _.IN1
data[304] => _.IN1
data[305] => _.IN1
data[306] => _.IN1
data[307] => _.IN1
data[308] => _.IN1
data[309] => _.IN1
data[310] => _.IN1
data[311] => _.IN1
data[312] => _.IN1
data[313] => _.IN1
data[314] => _.IN1
data[315] => _.IN1
data[316] => _.IN1
data[317] => _.IN1
data[318] => _.IN1
data[319] => _.IN1
data[320] => _.IN1
data[321] => _.IN1
data[322] => _.IN1
data[323] => _.IN1
data[324] => _.IN1
data[325] => _.IN1
data[326] => _.IN1
data[327] => _.IN1
data[328] => _.IN1
data[329] => _.IN1
data[330] => _.IN1
data[331] => _.IN1
data[332] => _.IN1
data[333] => _.IN1
data[334] => _.IN1
data[335] => _.IN1
data[336] => _.IN1
data[337] => _.IN1
data[338] => _.IN1
data[339] => _.IN1
data[340] => _.IN1
data[341] => _.IN1
data[342] => _.IN1
data[343] => _.IN1
data[344] => _.IN1
data[345] => _.IN1
data[346] => _.IN1
data[347] => _.IN1
data[348] => _.IN1
data[349] => _.IN1
data[350] => _.IN1
data[351] => _.IN1
data[352] => _.IN1
data[353] => _.IN1
data[354] => _.IN1
data[355] => _.IN1
data[356] => _.IN1
data[357] => _.IN1
data[358] => _.IN1
data[359] => _.IN1
data[360] => _.IN1
data[361] => _.IN1
data[362] => _.IN1
data[363] => _.IN1
data[364] => _.IN1
data[365] => _.IN1
data[366] => _.IN1
data[367] => _.IN1
data[368] => _.IN1
data[369] => _.IN1
data[370] => _.IN1
data[371] => _.IN1
data[372] => _.IN1
data[373] => _.IN1
data[374] => _.IN1
data[375] => _.IN1
data[376] => _.IN1
data[377] => _.IN1
data[378] => _.IN1
data[379] => _.IN1
data[380] => _.IN1
data[381] => _.IN1
data[382] => _.IN1
data[383] => _.IN1
data[384] => _.IN1
data[385] => _.IN1
data[386] => _.IN1
data[387] => _.IN1
data[388] => _.IN1
data[389] => _.IN1
data[390] => _.IN1
data[391] => _.IN1
data[392] => _.IN1
data[393] => _.IN1
data[394] => _.IN1
data[395] => _.IN1
data[396] => _.IN1
data[397] => _.IN1
data[398] => _.IN1
data[399] => _.IN1
data[400] => _.IN1
data[401] => _.IN1
data[402] => _.IN1
data[403] => _.IN1
data[404] => _.IN1
data[405] => _.IN1
data[406] => _.IN1
data[407] => _.IN1
data[408] => _.IN1
data[409] => _.IN1
data[410] => _.IN1
data[411] => _.IN1
data[412] => _.IN1
data[413] => _.IN1
data[414] => _.IN1
data[415] => _.IN1
data[416] => _.IN1
data[417] => _.IN1
data[418] => _.IN1
data[419] => _.IN1
data[420] => _.IN1
data[421] => _.IN1
data[422] => _.IN1
data[423] => _.IN1
data[424] => _.IN1
data[425] => _.IN1
data[426] => _.IN1
data[427] => _.IN1
data[428] => _.IN1
data[429] => _.IN1
data[430] => _.IN1
data[431] => _.IN1
data[432] => _.IN1
data[433] => _.IN1
data[434] => _.IN1
data[435] => _.IN1
data[436] => _.IN1
data[437] => _.IN1
data[438] => _.IN1
data[439] => _.IN1
data[440] => _.IN1
data[441] => _.IN1
data[442] => _.IN1
data[443] => _.IN1
data[444] => _.IN1
data[445] => _.IN1
data[446] => _.IN1
data[447] => _.IN1
data[448] => _.IN1
data[449] => _.IN1
data[450] => _.IN1
data[451] => _.IN1
data[452] => _.IN1
data[453] => _.IN1
data[454] => _.IN1
data[455] => _.IN1
data[456] => _.IN1
data[457] => _.IN1
data[458] => _.IN1
data[459] => _.IN1
data[460] => _.IN1
data[461] => _.IN1
data[462] => _.IN1
data[463] => _.IN1
data[464] => _.IN1
data[465] => _.IN1
data[466] => _.IN1
data[467] => _.IN1
data[468] => _.IN1
data[469] => _.IN1
data[470] => _.IN1
data[471] => _.IN1
data[472] => _.IN1
data[473] => _.IN1
data[474] => _.IN1
data[475] => _.IN1
data[476] => _.IN1
data[477] => _.IN1
data[478] => _.IN1
data[479] => _.IN1
data[480] => _.IN1
data[481] => _.IN1
data[482] => _.IN1
data[483] => _.IN1
data[484] => _.IN1
data[485] => _.IN1
data[486] => _.IN1
data[487] => _.IN1
data[488] => _.IN1
data[489] => _.IN1
data[490] => _.IN1
data[491] => _.IN1
data[492] => _.IN1
data[493] => _.IN1
data[494] => _.IN1
data[495] => _.IN1
data[496] => _.IN1
data[497] => _.IN1
data[498] => _.IN1
data[499] => _.IN1
data[500] => _.IN1
data[501] => _.IN1
data[502] => _.IN1
data[503] => _.IN1
data[504] => _.IN1
data[505] => _.IN1
data[506] => _.IN1
data[507] => _.IN1
data[508] => _.IN1
data[509] => _.IN1
data[510] => _.IN1
data[511] => _.IN1
data[512] => w_mux_outputs33w[2].IN0
data[513] => w_mux_outputs133w[2].IN0
data[514] => w_mux_outputs233w[2].IN0
data[515] => w_mux_outputs333w[2].IN0
data[516] => w_mux_outputs433w[2].IN0
data[517] => w_mux_outputs533w[2].IN0
data[518] => w_mux_outputs633w[2].IN0
data[519] => w_mux_outputs733w[2].IN0
data[520] => w_mux_outputs833w[2].IN0
data[521] => w_mux_outputs933w[2].IN0
data[522] => w_mux_outputs1033w[2].IN0
data[523] => w_mux_outputs1133w[2].IN0
data[524] => w_mux_outputs1233w[2].IN0
data[525] => w_mux_outputs1333w[2].IN0
data[526] => w_mux_outputs1433w[2].IN0
data[527] => w_mux_outputs1533w[2].IN0
data[528] => w_mux_outputs1633w[2].IN0
data[529] => w_mux_outputs1733w[2].IN0
data[530] => w_mux_outputs1833w[2].IN0
data[531] => w_mux_outputs1933w[2].IN0
data[532] => w_mux_outputs2033w[2].IN0
data[533] => w_mux_outputs2133w[2].IN0
data[534] => w_mux_outputs2233w[2].IN0
data[535] => w_mux_outputs2333w[2].IN0
data[536] => w_mux_outputs2433w[2].IN0
data[537] => w_mux_outputs2533w[2].IN0
data[538] => w_mux_outputs2633w[2].IN0
data[539] => w_mux_outputs2733w[2].IN0
data[540] => w_mux_outputs2833w[2].IN0
data[541] => w_mux_outputs2933w[2].IN0
data[542] => w_mux_outputs3033w[2].IN0
data[543] => w_mux_outputs3133w[2].IN0
data[544] => w_mux_outputs3233w[2].IN0
data[545] => w_mux_outputs3333w[2].IN0
data[546] => w_mux_outputs3433w[2].IN0
data[547] => w_mux_outputs3533w[2].IN0
data[548] => w_mux_outputs3633w[2].IN0
data[549] => w_mux_outputs3733w[2].IN0
data[550] => w_mux_outputs3833w[2].IN0
data[551] => w_mux_outputs3933w[2].IN0
data[552] => w_mux_outputs4033w[2].IN0
data[553] => w_mux_outputs4133w[2].IN0
data[554] => w_mux_outputs4233w[2].IN0
data[555] => w_mux_outputs4333w[2].IN0
data[556] => w_mux_outputs4433w[2].IN0
data[557] => w_mux_outputs4533w[2].IN0
data[558] => w_mux_outputs4633w[2].IN0
data[559] => w_mux_outputs4733w[2].IN0
data[560] => w_mux_outputs4833w[2].IN0
data[561] => w_mux_outputs4933w[2].IN0
data[562] => w_mux_outputs5033w[2].IN0
data[563] => w_mux_outputs5133w[2].IN0
data[564] => w_mux_outputs5233w[2].IN0
data[565] => w_mux_outputs5333w[2].IN0
data[566] => w_mux_outputs5433w[2].IN0
data[567] => w_mux_outputs5533w[2].IN0
data[568] => w_mux_outputs5633w[2].IN0
data[569] => w_mux_outputs5733w[2].IN0
data[570] => w_mux_outputs5833w[2].IN0
data[571] => w_mux_outputs5933w[2].IN0
data[572] => w_mux_outputs6033w[2].IN0
data[573] => w_mux_outputs6133w[2].IN0
data[574] => w_mux_outputs6233w[2].IN0
data[575] => w_mux_outputs6333w[2].IN0
data[576] => w_mux_outputs33w[2].IN0
data[577] => w_mux_outputs133w[2].IN0
data[578] => w_mux_outputs233w[2].IN0
data[579] => w_mux_outputs333w[2].IN0
data[580] => w_mux_outputs433w[2].IN0
data[581] => w_mux_outputs533w[2].IN0
data[582] => w_mux_outputs633w[2].IN0
data[583] => w_mux_outputs733w[2].IN0
data[584] => w_mux_outputs833w[2].IN0
data[585] => w_mux_outputs933w[2].IN0
data[586] => w_mux_outputs1033w[2].IN0
data[587] => w_mux_outputs1133w[2].IN0
data[588] => w_mux_outputs1233w[2].IN0
data[589] => w_mux_outputs1333w[2].IN0
data[590] => w_mux_outputs1433w[2].IN0
data[591] => w_mux_outputs1533w[2].IN0
data[592] => w_mux_outputs1633w[2].IN0
data[593] => w_mux_outputs1733w[2].IN0
data[594] => w_mux_outputs1833w[2].IN0
data[595] => w_mux_outputs1933w[2].IN0
data[596] => w_mux_outputs2033w[2].IN0
data[597] => w_mux_outputs2133w[2].IN0
data[598] => w_mux_outputs2233w[2].IN0
data[599] => w_mux_outputs2333w[2].IN0
data[600] => w_mux_outputs2433w[2].IN0
data[601] => w_mux_outputs2533w[2].IN0
data[602] => w_mux_outputs2633w[2].IN0
data[603] => w_mux_outputs2733w[2].IN0
data[604] => w_mux_outputs2833w[2].IN0
data[605] => w_mux_outputs2933w[2].IN0
data[606] => w_mux_outputs3033w[2].IN0
data[607] => w_mux_outputs3133w[2].IN0
data[608] => w_mux_outputs3233w[2].IN0
data[609] => w_mux_outputs3333w[2].IN0
data[610] => w_mux_outputs3433w[2].IN0
data[611] => w_mux_outputs3533w[2].IN0
data[612] => w_mux_outputs3633w[2].IN0
data[613] => w_mux_outputs3733w[2].IN0
data[614] => w_mux_outputs3833w[2].IN0
data[615] => w_mux_outputs3933w[2].IN0
data[616] => w_mux_outputs4033w[2].IN0
data[617] => w_mux_outputs4133w[2].IN0
data[618] => w_mux_outputs4233w[2].IN0
data[619] => w_mux_outputs4333w[2].IN0
data[620] => w_mux_outputs4433w[2].IN0
data[621] => w_mux_outputs4533w[2].IN0
data[622] => w_mux_outputs4633w[2].IN0
data[623] => w_mux_outputs4733w[2].IN0
data[624] => w_mux_outputs4833w[2].IN0
data[625] => w_mux_outputs4933w[2].IN0
data[626] => w_mux_outputs5033w[2].IN0
data[627] => w_mux_outputs5133w[2].IN0
data[628] => w_mux_outputs5233w[2].IN0
data[629] => w_mux_outputs5333w[2].IN0
data[630] => w_mux_outputs5433w[2].IN0
data[631] => w_mux_outputs5533w[2].IN0
data[632] => w_mux_outputs5633w[2].IN0
data[633] => w_mux_outputs5733w[2].IN0
data[634] => w_mux_outputs5833w[2].IN0
data[635] => w_mux_outputs5933w[2].IN0
data[636] => w_mux_outputs6033w[2].IN0
data[637] => w_mux_outputs6133w[2].IN0
data[638] => w_mux_outputs6233w[2].IN0
data[639] => w_mux_outputs6333w[2].IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= muxlut_result1w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= muxlut_result2w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= muxlut_result3w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= muxlut_result4w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= muxlut_result5w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= muxlut_result6w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= muxlut_result7w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= muxlut_result8w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= muxlut_result9w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= muxlut_result10w.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= muxlut_result11w.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= muxlut_result12w.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= muxlut_result13w.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= muxlut_result14w.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= muxlut_result15w.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= muxlut_result16w.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= muxlut_result17w.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= muxlut_result18w.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= muxlut_result19w.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= muxlut_result20w.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= muxlut_result21w.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= muxlut_result22w.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= muxlut_result23w.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= muxlut_result24w.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= muxlut_result25w.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= muxlut_result26w.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= muxlut_result27w.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= muxlut_result28w.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= muxlut_result29w.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= muxlut_result30w.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= muxlut_result31w.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= muxlut_result32w.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= muxlut_result33w.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= muxlut_result34w.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= muxlut_result35w.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= muxlut_result36w.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= muxlut_result37w.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= muxlut_result38w.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= muxlut_result39w.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= muxlut_result40w.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= muxlut_result41w.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= muxlut_result42w.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= muxlut_result43w.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= muxlut_result44w.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= muxlut_result45w.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= muxlut_result46w.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= muxlut_result47w.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= muxlut_result48w.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= muxlut_result49w.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= muxlut_result50w.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= muxlut_result51w.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= muxlut_result52w.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= muxlut_result53w.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= muxlut_result54w.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= muxlut_result55w.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= muxlut_result56w.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= muxlut_result57w.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= muxlut_result58w.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= muxlut_result59w.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= muxlut_result60w.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= muxlut_result61w.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= muxlut_result62w.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= muxlut_result63w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1033w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1133w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1233w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1333w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1433w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1533w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1633w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1733w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs133w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1833w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1933w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs2033w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs2133w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs2233w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs2333w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs2433w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs2533w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs2633w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs2733w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs233w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs2833w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs2933w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs3033w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs3133w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs3233w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs3333w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs3433w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs3533w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs3633w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs3733w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs333w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs3833w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs3933w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs4033w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs4133w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs4233w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs4333w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs4433w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs4533w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs4633w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs4733w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs433w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs4833w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs4933w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs5033w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs5133w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs5233w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs5333w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs5433w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs5533w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs5633w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs5733w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs533w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs5833w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs5933w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs6033w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs6133w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs6233w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs6333w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs633w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs733w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs33w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs833w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs933w[2].IN1
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pjc1:auto_generated.address_a[0]
address_a[1] => altsyncram_pjc1:auto_generated.address_a[1]
address_a[2] => altsyncram_pjc1:auto_generated.address_a[2]
address_a[3] => altsyncram_pjc1:auto_generated.address_a[3]
address_a[4] => altsyncram_pjc1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pjc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_pjc1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pjc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pjc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pjc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_pjc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_pjc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_pjc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_pjc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_pjc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_pjc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_pjc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_pjc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_pjc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_pjc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_pjc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_pjc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_pjc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_pjc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_pjc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_pjc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_pjc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_pjc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_pjc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_pjc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_pjc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_pjc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_pjc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_pjc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_pjc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_pjc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_pjc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_pjc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_pjc1:auto_generated.q_a[31]
q_a[32] <= altsyncram_pjc1:auto_generated.q_a[32]
q_a[33] <= altsyncram_pjc1:auto_generated.q_a[33]
q_a[34] <= altsyncram_pjc1:auto_generated.q_a[34]
q_a[35] <= altsyncram_pjc1:auto_generated.q_a[35]
q_a[36] <= altsyncram_pjc1:auto_generated.q_a[36]
q_a[37] <= altsyncram_pjc1:auto_generated.q_a[37]
q_a[38] <= altsyncram_pjc1:auto_generated.q_a[38]
q_a[39] <= altsyncram_pjc1:auto_generated.q_a[39]
q_a[40] <= altsyncram_pjc1:auto_generated.q_a[40]
q_a[41] <= altsyncram_pjc1:auto_generated.q_a[41]
q_a[42] <= altsyncram_pjc1:auto_generated.q_a[42]
q_a[43] <= altsyncram_pjc1:auto_generated.q_a[43]
q_a[44] <= altsyncram_pjc1:auto_generated.q_a[44]
q_a[45] <= altsyncram_pjc1:auto_generated.q_a[45]
q_a[46] <= altsyncram_pjc1:auto_generated.q_a[46]
q_a[47] <= altsyncram_pjc1:auto_generated.q_a[47]
q_a[48] <= altsyncram_pjc1:auto_generated.q_a[48]
q_a[49] <= altsyncram_pjc1:auto_generated.q_a[49]
q_a[50] <= altsyncram_pjc1:auto_generated.q_a[50]
q_a[51] <= altsyncram_pjc1:auto_generated.q_a[51]
q_a[52] <= altsyncram_pjc1:auto_generated.q_a[52]
q_a[53] <= altsyncram_pjc1:auto_generated.q_a[53]
q_a[54] <= altsyncram_pjc1:auto_generated.q_a[54]
q_a[55] <= altsyncram_pjc1:auto_generated.q_a[55]
q_a[56] <= altsyncram_pjc1:auto_generated.q_a[56]
q_a[57] <= altsyncram_pjc1:auto_generated.q_a[57]
q_a[58] <= altsyncram_pjc1:auto_generated.q_a[58]
q_a[59] <= altsyncram_pjc1:auto_generated.q_a[59]
q_a[60] <= altsyncram_pjc1:auto_generated.q_a[60]
q_a[61] <= altsyncram_pjc1:auto_generated.q_a[61]
q_a[62] <= altsyncram_pjc1:auto_generated.q_a[62]
q_a[63] <= altsyncram_pjc1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
clocken0 => ram_block1a52.ENA0
clocken0 => ram_block1a53.ENA0
clocken0 => ram_block1a54.ENA0
clocken0 => ram_block1a55.ENA0
clocken0 => ram_block1a56.ENA0
clocken0 => ram_block1a57.ENA0
clocken0 => ram_block1a58.ENA0
clocken0 => ram_block1a59.ENA0
clocken0 => ram_block1a60.ENA0
clocken0 => ram_block1a61.ENA0
clocken0 => ram_block1a62.ENA0
clocken0 => ram_block1a63.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_05c1:auto_generated.address_a[0]
address_a[1] => altsyncram_05c1:auto_generated.address_a[1]
address_a[2] => altsyncram_05c1:auto_generated.address_a[2]
address_a[3] => altsyncram_05c1:auto_generated.address_a[3]
address_a[4] => altsyncram_05c1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_05c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_05c1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_05c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_05c1:auto_generated.q_a[1]
q_a[2] <= altsyncram_05c1:auto_generated.q_a[2]
q_a[3] <= altsyncram_05c1:auto_generated.q_a[3]
q_a[4] <= altsyncram_05c1:auto_generated.q_a[4]
q_a[5] <= altsyncram_05c1:auto_generated.q_a[5]
q_a[6] <= altsyncram_05c1:auto_generated.q_a[6]
q_a[7] <= altsyncram_05c1:auto_generated.q_a[7]
q_a[8] <= altsyncram_05c1:auto_generated.q_a[8]
q_a[9] <= altsyncram_05c1:auto_generated.q_a[9]
q_a[10] <= altsyncram_05c1:auto_generated.q_a[10]
q_a[11] <= altsyncram_05c1:auto_generated.q_a[11]
q_a[12] <= altsyncram_05c1:auto_generated.q_a[12]
q_a[13] <= altsyncram_05c1:auto_generated.q_a[13]
q_a[14] <= altsyncram_05c1:auto_generated.q_a[14]
q_a[15] <= altsyncram_05c1:auto_generated.q_a[15]
q_a[16] <= altsyncram_05c1:auto_generated.q_a[16]
q_a[17] <= altsyncram_05c1:auto_generated.q_a[17]
q_a[18] <= altsyncram_05c1:auto_generated.q_a[18]
q_a[19] <= altsyncram_05c1:auto_generated.q_a[19]
q_a[20] <= altsyncram_05c1:auto_generated.q_a[20]
q_a[21] <= altsyncram_05c1:auto_generated.q_a[21]
q_a[22] <= altsyncram_05c1:auto_generated.q_a[22]
q_a[23] <= altsyncram_05c1:auto_generated.q_a[23]
q_a[24] <= altsyncram_05c1:auto_generated.q_a[24]
q_a[25] <= altsyncram_05c1:auto_generated.q_a[25]
q_a[26] <= altsyncram_05c1:auto_generated.q_a[26]
q_a[27] <= altsyncram_05c1:auto_generated.q_a[27]
q_a[28] <= altsyncram_05c1:auto_generated.q_a[28]
q_a[29] <= altsyncram_05c1:auto_generated.q_a[29]
q_a[30] <= altsyncram_05c1:auto_generated.q_a[30]
q_a[31] <= altsyncram_05c1:auto_generated.q_a[31]
q_a[32] <= altsyncram_05c1:auto_generated.q_a[32]
q_a[33] <= altsyncram_05c1:auto_generated.q_a[33]
q_a[34] <= altsyncram_05c1:auto_generated.q_a[34]
q_a[35] <= altsyncram_05c1:auto_generated.q_a[35]
q_a[36] <= altsyncram_05c1:auto_generated.q_a[36]
q_a[37] <= altsyncram_05c1:auto_generated.q_a[37]
q_a[38] <= altsyncram_05c1:auto_generated.q_a[38]
q_a[39] <= altsyncram_05c1:auto_generated.q_a[39]
q_a[40] <= altsyncram_05c1:auto_generated.q_a[40]
q_a[41] <= altsyncram_05c1:auto_generated.q_a[41]
q_a[42] <= altsyncram_05c1:auto_generated.q_a[42]
q_a[43] <= altsyncram_05c1:auto_generated.q_a[43]
q_a[44] <= altsyncram_05c1:auto_generated.q_a[44]
q_a[45] <= altsyncram_05c1:auto_generated.q_a[45]
q_a[46] <= altsyncram_05c1:auto_generated.q_a[46]
q_a[47] <= altsyncram_05c1:auto_generated.q_a[47]
q_a[48] <= altsyncram_05c1:auto_generated.q_a[48]
q_a[49] <= altsyncram_05c1:auto_generated.q_a[49]
q_a[50] <= altsyncram_05c1:auto_generated.q_a[50]
q_a[51] <= altsyncram_05c1:auto_generated.q_a[51]
q_a[52] <= altsyncram_05c1:auto_generated.q_a[52]
q_a[53] <= altsyncram_05c1:auto_generated.q_a[53]
q_a[54] <= altsyncram_05c1:auto_generated.q_a[54]
q_a[55] <= altsyncram_05c1:auto_generated.q_a[55]
q_a[56] <= altsyncram_05c1:auto_generated.q_a[56]
q_a[57] <= altsyncram_05c1:auto_generated.q_a[57]
q_a[58] <= altsyncram_05c1:auto_generated.q_a[58]
q_a[59] <= altsyncram_05c1:auto_generated.q_a[59]
q_a[60] <= altsyncram_05c1:auto_generated.q_a[60]
q_a[61] <= altsyncram_05c1:auto_generated.q_a[61]
q_a[62] <= altsyncram_05c1:auto_generated.q_a[62]
q_a[63] <= altsyncram_05c1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component|altsyncram_05c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
clocken0 => ram_block1a52.ENA0
clocken0 => ram_block1a53.ENA0
clocken0 => ram_block1a54.ENA0
clocken0 => ram_block1a55.ENA0
clocken0 => ram_block1a56.ENA0
clocken0 => ram_block1a57.ENA0
clocken0 => ram_block1a58.ENA0
clocken0 => ram_block1a59.ENA0
clocken0 => ram_block1a60.ENA0
clocken0 => ram_block1a61.ENA0
clocken0 => ram_block1a62.ENA0
clocken0 => ram_block1a63.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_smc1:auto_generated.address_a[0]
address_a[1] => altsyncram_smc1:auto_generated.address_a[1]
address_a[2] => altsyncram_smc1:auto_generated.address_a[2]
address_a[3] => altsyncram_smc1:auto_generated.address_a[3]
address_a[4] => altsyncram_smc1:auto_generated.address_a[4]
address_a[5] => altsyncram_smc1:auto_generated.address_a[5]
address_a[6] => altsyncram_smc1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_smc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_smc1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_smc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_smc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_smc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_smc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_smc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_smc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_smc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_smc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_smc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_smc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_smc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_smc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_smc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_smc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_smc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_smc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_smc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_smc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_smc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_smc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_smc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_smc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_smc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_smc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_smc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_smc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_smc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_smc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_smc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_smc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_smc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_smc1:auto_generated.q_a[31]
q_a[32] <= altsyncram_smc1:auto_generated.q_a[32]
q_a[33] <= altsyncram_smc1:auto_generated.q_a[33]
q_a[34] <= altsyncram_smc1:auto_generated.q_a[34]
q_a[35] <= altsyncram_smc1:auto_generated.q_a[35]
q_a[36] <= altsyncram_smc1:auto_generated.q_a[36]
q_a[37] <= altsyncram_smc1:auto_generated.q_a[37]
q_a[38] <= altsyncram_smc1:auto_generated.q_a[38]
q_a[39] <= altsyncram_smc1:auto_generated.q_a[39]
q_a[40] <= altsyncram_smc1:auto_generated.q_a[40]
q_a[41] <= altsyncram_smc1:auto_generated.q_a[41]
q_a[42] <= altsyncram_smc1:auto_generated.q_a[42]
q_a[43] <= altsyncram_smc1:auto_generated.q_a[43]
q_a[44] <= altsyncram_smc1:auto_generated.q_a[44]
q_a[45] <= altsyncram_smc1:auto_generated.q_a[45]
q_a[46] <= altsyncram_smc1:auto_generated.q_a[46]
q_a[47] <= altsyncram_smc1:auto_generated.q_a[47]
q_a[48] <= altsyncram_smc1:auto_generated.q_a[48]
q_a[49] <= altsyncram_smc1:auto_generated.q_a[49]
q_a[50] <= altsyncram_smc1:auto_generated.q_a[50]
q_a[51] <= altsyncram_smc1:auto_generated.q_a[51]
q_a[52] <= altsyncram_smc1:auto_generated.q_a[52]
q_a[53] <= altsyncram_smc1:auto_generated.q_a[53]
q_a[54] <= altsyncram_smc1:auto_generated.q_a[54]
q_a[55] <= altsyncram_smc1:auto_generated.q_a[55]
q_a[56] <= altsyncram_smc1:auto_generated.q_a[56]
q_a[57] <= altsyncram_smc1:auto_generated.q_a[57]
q_a[58] <= altsyncram_smc1:auto_generated.q_a[58]
q_a[59] <= altsyncram_smc1:auto_generated.q_a[59]
q_a[60] <= altsyncram_smc1:auto_generated.q_a[60]
q_a[61] <= altsyncram_smc1:auto_generated.q_a[61]
q_a[62] <= altsyncram_smc1:auto_generated.q_a[62]
q_a[63] <= altsyncram_smc1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component|altsyncram_smc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
clocken0 => ram_block1a52.ENA0
clocken0 => ram_block1a53.ENA0
clocken0 => ram_block1a54.ENA0
clocken0 => ram_block1a55.ENA0
clocken0 => ram_block1a56.ENA0
clocken0 => ram_block1a57.ENA0
clocken0 => ram_block1a58.ENA0
clocken0 => ram_block1a59.ENA0
clocken0 => ram_block1a60.ENA0
clocken0 => ram_block1a61.ENA0
clocken0 => ram_block1a62.ENA0
clocken0 => ram_block1a63.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k5c1:auto_generated.address_a[0]
address_a[1] => altsyncram_k5c1:auto_generated.address_a[1]
address_a[2] => altsyncram_k5c1:auto_generated.address_a[2]
address_a[3] => altsyncram_k5c1:auto_generated.address_a[3]
address_a[4] => altsyncram_k5c1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k5c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_k5c1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k5c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_k5c1:auto_generated.q_a[1]
q_a[2] <= altsyncram_k5c1:auto_generated.q_a[2]
q_a[3] <= altsyncram_k5c1:auto_generated.q_a[3]
q_a[4] <= altsyncram_k5c1:auto_generated.q_a[4]
q_a[5] <= altsyncram_k5c1:auto_generated.q_a[5]
q_a[6] <= altsyncram_k5c1:auto_generated.q_a[6]
q_a[7] <= altsyncram_k5c1:auto_generated.q_a[7]
q_a[8] <= altsyncram_k5c1:auto_generated.q_a[8]
q_a[9] <= altsyncram_k5c1:auto_generated.q_a[9]
q_a[10] <= altsyncram_k5c1:auto_generated.q_a[10]
q_a[11] <= altsyncram_k5c1:auto_generated.q_a[11]
q_a[12] <= altsyncram_k5c1:auto_generated.q_a[12]
q_a[13] <= altsyncram_k5c1:auto_generated.q_a[13]
q_a[14] <= altsyncram_k5c1:auto_generated.q_a[14]
q_a[15] <= altsyncram_k5c1:auto_generated.q_a[15]
q_a[16] <= altsyncram_k5c1:auto_generated.q_a[16]
q_a[17] <= altsyncram_k5c1:auto_generated.q_a[17]
q_a[18] <= altsyncram_k5c1:auto_generated.q_a[18]
q_a[19] <= altsyncram_k5c1:auto_generated.q_a[19]
q_a[20] <= altsyncram_k5c1:auto_generated.q_a[20]
q_a[21] <= altsyncram_k5c1:auto_generated.q_a[21]
q_a[22] <= altsyncram_k5c1:auto_generated.q_a[22]
q_a[23] <= altsyncram_k5c1:auto_generated.q_a[23]
q_a[24] <= altsyncram_k5c1:auto_generated.q_a[24]
q_a[25] <= altsyncram_k5c1:auto_generated.q_a[25]
q_a[26] <= altsyncram_k5c1:auto_generated.q_a[26]
q_a[27] <= altsyncram_k5c1:auto_generated.q_a[27]
q_a[28] <= altsyncram_k5c1:auto_generated.q_a[28]
q_a[29] <= altsyncram_k5c1:auto_generated.q_a[29]
q_a[30] <= altsyncram_k5c1:auto_generated.q_a[30]
q_a[31] <= altsyncram_k5c1:auto_generated.q_a[31]
q_a[32] <= altsyncram_k5c1:auto_generated.q_a[32]
q_a[33] <= altsyncram_k5c1:auto_generated.q_a[33]
q_a[34] <= altsyncram_k5c1:auto_generated.q_a[34]
q_a[35] <= altsyncram_k5c1:auto_generated.q_a[35]
q_a[36] <= altsyncram_k5c1:auto_generated.q_a[36]
q_a[37] <= altsyncram_k5c1:auto_generated.q_a[37]
q_a[38] <= altsyncram_k5c1:auto_generated.q_a[38]
q_a[39] <= altsyncram_k5c1:auto_generated.q_a[39]
q_a[40] <= altsyncram_k5c1:auto_generated.q_a[40]
q_a[41] <= altsyncram_k5c1:auto_generated.q_a[41]
q_a[42] <= altsyncram_k5c1:auto_generated.q_a[42]
q_a[43] <= altsyncram_k5c1:auto_generated.q_a[43]
q_a[44] <= altsyncram_k5c1:auto_generated.q_a[44]
q_a[45] <= altsyncram_k5c1:auto_generated.q_a[45]
q_a[46] <= altsyncram_k5c1:auto_generated.q_a[46]
q_a[47] <= altsyncram_k5c1:auto_generated.q_a[47]
q_a[48] <= altsyncram_k5c1:auto_generated.q_a[48]
q_a[49] <= altsyncram_k5c1:auto_generated.q_a[49]
q_a[50] <= altsyncram_k5c1:auto_generated.q_a[50]
q_a[51] <= altsyncram_k5c1:auto_generated.q_a[51]
q_a[52] <= altsyncram_k5c1:auto_generated.q_a[52]
q_a[53] <= altsyncram_k5c1:auto_generated.q_a[53]
q_a[54] <= altsyncram_k5c1:auto_generated.q_a[54]
q_a[55] <= altsyncram_k5c1:auto_generated.q_a[55]
q_a[56] <= altsyncram_k5c1:auto_generated.q_a[56]
q_a[57] <= altsyncram_k5c1:auto_generated.q_a[57]
q_a[58] <= altsyncram_k5c1:auto_generated.q_a[58]
q_a[59] <= altsyncram_k5c1:auto_generated.q_a[59]
q_a[60] <= altsyncram_k5c1:auto_generated.q_a[60]
q_a[61] <= altsyncram_k5c1:auto_generated.q_a[61]
q_a[62] <= altsyncram_k5c1:auto_generated.q_a[62]
q_a[63] <= altsyncram_k5c1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
clocken0 => ram_block1a52.ENA0
clocken0 => ram_block1a53.ENA0
clocken0 => ram_block1a54.ENA0
clocken0 => ram_block1a55.ENA0
clocken0 => ram_block1a56.ENA0
clocken0 => ram_block1a57.ENA0
clocken0 => ram_block1a58.ENA0
clocken0 => ram_block1a59.ENA0
clocken0 => ram_block1a60.ENA0
clocken0 => ram_block1a61.ENA0
clocken0 => ram_block1a62.ENA0
clocken0 => ram_block1a63.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_n8c1:auto_generated.address_a[0]
address_a[1] => altsyncram_n8c1:auto_generated.address_a[1]
address_a[2] => altsyncram_n8c1:auto_generated.address_a[2]
address_a[3] => altsyncram_n8c1:auto_generated.address_a[3]
address_a[4] => altsyncram_n8c1:auto_generated.address_a[4]
address_a[5] => altsyncram_n8c1:auto_generated.address_a[5]
address_a[6] => altsyncram_n8c1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n8c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_n8c1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n8c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_n8c1:auto_generated.q_a[1]
q_a[2] <= altsyncram_n8c1:auto_generated.q_a[2]
q_a[3] <= altsyncram_n8c1:auto_generated.q_a[3]
q_a[4] <= altsyncram_n8c1:auto_generated.q_a[4]
q_a[5] <= altsyncram_n8c1:auto_generated.q_a[5]
q_a[6] <= altsyncram_n8c1:auto_generated.q_a[6]
q_a[7] <= altsyncram_n8c1:auto_generated.q_a[7]
q_a[8] <= altsyncram_n8c1:auto_generated.q_a[8]
q_a[9] <= altsyncram_n8c1:auto_generated.q_a[9]
q_a[10] <= altsyncram_n8c1:auto_generated.q_a[10]
q_a[11] <= altsyncram_n8c1:auto_generated.q_a[11]
q_a[12] <= altsyncram_n8c1:auto_generated.q_a[12]
q_a[13] <= altsyncram_n8c1:auto_generated.q_a[13]
q_a[14] <= altsyncram_n8c1:auto_generated.q_a[14]
q_a[15] <= altsyncram_n8c1:auto_generated.q_a[15]
q_a[16] <= altsyncram_n8c1:auto_generated.q_a[16]
q_a[17] <= altsyncram_n8c1:auto_generated.q_a[17]
q_a[18] <= altsyncram_n8c1:auto_generated.q_a[18]
q_a[19] <= altsyncram_n8c1:auto_generated.q_a[19]
q_a[20] <= altsyncram_n8c1:auto_generated.q_a[20]
q_a[21] <= altsyncram_n8c1:auto_generated.q_a[21]
q_a[22] <= altsyncram_n8c1:auto_generated.q_a[22]
q_a[23] <= altsyncram_n8c1:auto_generated.q_a[23]
q_a[24] <= altsyncram_n8c1:auto_generated.q_a[24]
q_a[25] <= altsyncram_n8c1:auto_generated.q_a[25]
q_a[26] <= altsyncram_n8c1:auto_generated.q_a[26]
q_a[27] <= altsyncram_n8c1:auto_generated.q_a[27]
q_a[28] <= altsyncram_n8c1:auto_generated.q_a[28]
q_a[29] <= altsyncram_n8c1:auto_generated.q_a[29]
q_a[30] <= altsyncram_n8c1:auto_generated.q_a[30]
q_a[31] <= altsyncram_n8c1:auto_generated.q_a[31]
q_a[32] <= altsyncram_n8c1:auto_generated.q_a[32]
q_a[33] <= altsyncram_n8c1:auto_generated.q_a[33]
q_a[34] <= altsyncram_n8c1:auto_generated.q_a[34]
q_a[35] <= altsyncram_n8c1:auto_generated.q_a[35]
q_a[36] <= altsyncram_n8c1:auto_generated.q_a[36]
q_a[37] <= altsyncram_n8c1:auto_generated.q_a[37]
q_a[38] <= altsyncram_n8c1:auto_generated.q_a[38]
q_a[39] <= altsyncram_n8c1:auto_generated.q_a[39]
q_a[40] <= altsyncram_n8c1:auto_generated.q_a[40]
q_a[41] <= altsyncram_n8c1:auto_generated.q_a[41]
q_a[42] <= altsyncram_n8c1:auto_generated.q_a[42]
q_a[43] <= altsyncram_n8c1:auto_generated.q_a[43]
q_a[44] <= altsyncram_n8c1:auto_generated.q_a[44]
q_a[45] <= altsyncram_n8c1:auto_generated.q_a[45]
q_a[46] <= altsyncram_n8c1:auto_generated.q_a[46]
q_a[47] <= altsyncram_n8c1:auto_generated.q_a[47]
q_a[48] <= altsyncram_n8c1:auto_generated.q_a[48]
q_a[49] <= altsyncram_n8c1:auto_generated.q_a[49]
q_a[50] <= altsyncram_n8c1:auto_generated.q_a[50]
q_a[51] <= altsyncram_n8c1:auto_generated.q_a[51]
q_a[52] <= altsyncram_n8c1:auto_generated.q_a[52]
q_a[53] <= altsyncram_n8c1:auto_generated.q_a[53]
q_a[54] <= altsyncram_n8c1:auto_generated.q_a[54]
q_a[55] <= altsyncram_n8c1:auto_generated.q_a[55]
q_a[56] <= altsyncram_n8c1:auto_generated.q_a[56]
q_a[57] <= altsyncram_n8c1:auto_generated.q_a[57]
q_a[58] <= altsyncram_n8c1:auto_generated.q_a[58]
q_a[59] <= altsyncram_n8c1:auto_generated.q_a[59]
q_a[60] <= altsyncram_n8c1:auto_generated.q_a[60]
q_a[61] <= altsyncram_n8c1:auto_generated.q_a[61]
q_a[62] <= altsyncram_n8c1:auto_generated.q_a[62]
q_a[63] <= altsyncram_n8c1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component|altsyncram_n8c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
clocken0 => ram_block1a52.ENA0
clocken0 => ram_block1a53.ENA0
clocken0 => ram_block1a54.ENA0
clocken0 => ram_block1a55.ENA0
clocken0 => ram_block1a56.ENA0
clocken0 => ram_block1a57.ENA0
clocken0 => ram_block1a58.ENA0
clocken0 => ram_block1a59.ENA0
clocken0 => ram_block1a60.ENA0
clocken0 => ram_block1a61.ENA0
clocken0 => ram_block1a62.ENA0
clocken0 => ram_block1a63.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT


|ECTNew|USBCtrl:b2v_inst15
IFCLK => RReady~reg0.CLK
IFCLK => Receive[0]~reg0.CLK
IFCLK => Receive[1]~reg0.CLK
IFCLK => Receive[2]~reg0.CLK
IFCLK => Receive[3]~reg0.CLK
IFCLK => Receive[4]~reg0.CLK
IFCLK => Receive[5]~reg0.CLK
IFCLK => Receive[6]~reg0.CLK
IFCLK => Receive[7]~reg0.CLK
IFCLK => Receive[8]~reg0.CLK
IFCLK => Receive[9]~reg0.CLK
IFCLK => Receive[10]~reg0.CLK
IFCLK => Receive[11]~reg0.CLK
IFCLK => Receive[12]~reg0.CLK
IFCLK => Receive[13]~reg0.CLK
IFCLK => Receive[14]~reg0.CLK
IFCLK => Receive[15]~reg0.CLK
IFCLK => Done.CLK
IFCLK => USBRreq~reg0.CLK
IFCLK => PKTEND~reg0.CLK
IFCLK => tempData[0].CLK
IFCLK => tempData[1].CLK
IFCLK => tempData[2].CLK
IFCLK => tempData[3].CLK
IFCLK => tempData[4].CLK
IFCLK => tempData[5].CLK
IFCLK => tempData[6].CLK
IFCLK => tempData[7].CLK
IFCLK => tempData[8].CLK
IFCLK => tempData[9].CLK
IFCLK => tempData[10].CLK
IFCLK => tempData[11].CLK
IFCLK => tempData[12].CLK
IFCLK => tempData[13].CLK
IFCLK => tempData[14].CLK
IFCLK => tempData[15].CLK
IFCLK => UDatOut[0].CLK
IFCLK => UDatOut[1].CLK
IFCLK => UDatOut[2].CLK
IFCLK => UDatOut[3].CLK
IFCLK => UDatOut[4].CLK
IFCLK => UDatOut[5].CLK
IFCLK => UDatOut[6].CLK
IFCLK => UDatOut[7].CLK
IFCLK => UDatOut[8].CLK
IFCLK => UDatOut[9].CLK
IFCLK => UDatOut[10].CLK
IFCLK => UDatOut[11].CLK
IFCLK => UDatOut[12].CLK
IFCLK => UDatOut[13].CLK
IFCLK => UDatOut[14].CLK
IFCLK => UDatOut[15].CLK
IFCLK => WEnable.CLK
IFCLK => StatR~1.DATAIN
IFCLK => StatW~1.DATAIN
RST => PKTEND~reg0.PRESET
RST => tempData[0].ACLR
RST => tempData[1].ACLR
RST => tempData[2].ACLR
RST => tempData[3].ACLR
RST => tempData[4].ACLR
RST => tempData[5].ACLR
RST => tempData[6].ACLR
RST => tempData[7].ACLR
RST => tempData[8].ACLR
RST => tempData[9].ACLR
RST => tempData[10].ACLR
RST => tempData[11].ACLR
RST => tempData[12].ACLR
RST => tempData[13].ACLR
RST => tempData[14].ACLR
RST => tempData[15].ACLR
RST => UDatOut[0].ACLR
RST => UDatOut[1].ACLR
RST => UDatOut[2].ACLR
RST => UDatOut[3].ACLR
RST => UDatOut[4].ACLR
RST => UDatOut[5].ACLR
RST => UDatOut[6].ACLR
RST => UDatOut[7].ACLR
RST => UDatOut[8].ACLR
RST => UDatOut[9].ACLR
RST => UDatOut[10].ACLR
RST => UDatOut[11].ACLR
RST => UDatOut[12].ACLR
RST => UDatOut[13].ACLR
RST => UDatOut[14].ACLR
RST => UDatOut[15].ACLR
RST => RReady~reg0.ACLR
RST => Receive[0]~reg0.ACLR
RST => Receive[1]~reg0.ACLR
RST => Receive[2]~reg0.ACLR
RST => Receive[3]~reg0.ACLR
RST => Receive[4]~reg0.ACLR
RST => Receive[5]~reg0.ACLR
RST => Receive[6]~reg0.ACLR
RST => Receive[7]~reg0.ACLR
RST => Receive[8]~reg0.ACLR
RST => Receive[9]~reg0.ACLR
RST => Receive[10]~reg0.ACLR
RST => Receive[11]~reg0.ACLR
RST => Receive[12]~reg0.ACLR
RST => Receive[13]~reg0.ACLR
RST => Receive[14]~reg0.ACLR
RST => Receive[15]~reg0.ACLR
RST => WEnable.ACLR
RST => StatR~3.DATAIN
RST => StatW~3.DATAIN
RST => USBRreq~reg0.ENA
RST => Done.ENA
WState[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
WState[1] <= WState.DB_MAX_OUTPUT_PORT_TYPE
WState[2] <= WState.DB_MAX_OUTPUT_PORT_TYPE
WState[3] <= <GND>
Send[0] => tempData.DATAB
Send[1] => tempData.DATAB
Send[2] => tempData.DATAB
Send[3] => tempData.DATAB
Send[4] => tempData.DATAB
Send[5] => tempData.DATAB
Send[6] => tempData.DATAB
Send[7] => tempData.DATAB
Send[8] => tempData.DATAB
Send[9] => tempData.DATAB
Send[10] => tempData.DATAB
Send[11] => tempData.DATAB
Send[12] => tempData.DATAB
Send[13] => tempData.DATAB
Send[14] => tempData.DATAB
Send[15] => tempData.DATAB
RState[0] <= RState.DB_MAX_OUTPUT_PORT_TYPE
RState[1] <= RState.DB_MAX_OUTPUT_PORT_TYPE
RState[2] <= <GND>
RState[3] <= <GND>
Receive[0] <= Receive[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Receive[1] <= Receive[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Receive[2] <= Receive[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Receive[3] <= Receive[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Receive[4] <= Receive[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Receive[5] <= Receive[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Receive[6] <= Receive[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Receive[7] <= Receive[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Receive[8] <= Receive[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Receive[9] <= Receive[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Receive[10] <= Receive[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Receive[11] <= Receive[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Receive[12] <= Receive[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Receive[13] <= Receive[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Receive[14] <= Receive[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Receive[15] <= Receive[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RReady <= RReady~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBDat[0] <> USBDat[0]
USBDat[1] <> USBDat[1]
USBDat[2] <> USBDat[2]
USBDat[3] <> USBDat[3]
USBDat[4] <> USBDat[4]
USBDat[5] <> USBDat[5]
USBDat[6] <> USBDat[6]
USBDat[7] <> USBDat[7]
USBDat[8] <> USBDat[8]
USBDat[9] <> USBDat[9]
USBDat[10] <> USBDat[10]
USBDat[11] <> USBDat[11]
USBDat[12] <> USBDat[12]
USBDat[13] <> USBDat[13]
USBDat[14] <> USBDat[14]
USBDat[15] <> USBDat[15]
FIFOEmp => always3.IN1
FIFOFull => always2.IN1
FIFOPf => ~NO_FANOUT~
USBFlagD => ~NO_FANOUT~
USBInt0 <= <VCC>
USBSloe <= USBSloe.DB_MAX_OUTPUT_PORT_TYPE
USBSlrd <= USBSlrd.DB_MAX_OUTPUT_PORT_TYPE
USBSlwr <= FIFOAddr[1].DB_MAX_OUTPUT_PORT_TYPE
FIFOAddr[0] <= <GND>
FIFOAddr[1] <= FIFOAddr[1].DB_MAX_OUTPUT_PORT_TYPE
PKTEND <= PKTEND~reg0.DB_MAX_OUTPUT_PORT_TYPE
TestLED <= <VCC>
USBEmpty => always1.IN1
USBEmpty => always1.IN1
USBNum[0] => LessThan0.IN28
USBNum[1] => LessThan0.IN27
USBNum[2] => LessThan0.IN26
USBNum[3] => LessThan0.IN25
USBNum[4] => LessThan0.IN24
USBNum[5] => LessThan0.IN23
USBNum[6] => LessThan0.IN22
USBNum[7] => LessThan0.IN21
USBNum[8] => LessThan0.IN20
USBNum[9] => LessThan0.IN19
USBNum[10] => LessThan0.IN18
USBNum[11] => LessThan0.IN17
USBNum[12] => LessThan0.IN16
USBNum[13] => LessThan0.IN15
USBRreq <= USBRreq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|altpll0:b2v_inst16
areset => areset.IN1
inclk0 => sub_wire8[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|ECTNew|altpll0:b2v_inst16|altpll:altpll_component
inclk[0] => altpll0_altpll3:auto_generated.inclk[0]
inclk[1] => altpll0_altpll3:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll0_altpll3:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll0_altpll3:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ECTNew|altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDSCtrl:b2v_inst17
PhaseInc[0] <= <GND>
PhaseInc[1] <= <VCC>
PhaseInc[2] <= <GND>
PhaseInc[3] <= <GND>
PhaseInc[4] <= <VCC>
PhaseInc[5] <= <GND>
PhaseInc[6] <= <VCC>
PhaseInc[7] <= <GND>
PhaseInc[8] <= <GND>
PhaseInc[9] <= <GND>
PhaseInc[10] <= <GND>
PhaseInc[11] <= <VCC>
PhaseInc[12] <= <VCC>
PhaseInc[13] <= <VCC>
PhaseInc[14] <= <GND>
PhaseInc[15] <= <VCC>
PhaseInc[16] <= <GND>
PhaseInc[17] <= <VCC>
PhaseInc[18] <= <VCC>
PhaseInc[19] <= <VCC>
PhaseInc[20] <= <VCC>
PhaseInc[21] <= <GND>
PhaseInc[22] <= <GND>
PhaseInc[23] <= <GND>
PhaseInc[24] <= <VCC>
PhaseInc[25] <= <GND>
PhaseInc[26] <= <VCC>
PhaseInc[27] <= <GND>
PhaseInc[28] <= <GND>
PhaseInc[29] <= <GND>
PhaseInc[30] <= <GND>
PhaseInc[31] <= <GND>
PhaseMod[0] <= <GND>
PhaseMod[1] <= <GND>
PhaseMod[2] <= <GND>
PhaseMod[3] <= <GND>
PhaseMod[4] <= <GND>
PhaseMod[5] <= <GND>
PhaseMod[6] <= <GND>
PhaseMod[7] <= <GND>
PhaseMod[8] <= <GND>
PhaseMod[9] <= <GND>
PhaseMod[10] <= <GND>
PhaseMod[11] <= <GND>
PhaseMod[12] <= <GND>
PhaseMod[13] <= <GND>
PhaseMod[14] <= <GND>
PhaseMod[15] <= <GND>
FreqMod[0] <= <GND>
FreqMod[1] <= <GND>
FreqMod[2] <= <GND>
FreqMod[3] <= <GND>
FreqMod[4] <= <GND>
FreqMod[5] <= <GND>
FreqMod[6] <= <GND>
FreqMod[7] <= <GND>
FreqMod[8] <= <GND>
FreqMod[9] <= <GND>
FreqMod[10] <= <GND>
FreqMod[11] <= <GND>
FreqMod[12] <= <GND>
FreqMod[13] <= <GND>
FreqMod[14] <= <GND>
FreqMod[15] <= <GND>
FreqMod[16] <= <GND>
FreqMod[17] <= <GND>
FreqMod[18] <= <GND>
FreqMod[19] <= <GND>
FreqMod[20] <= <GND>
FreqMod[21] <= <GND>
FreqMod[22] <= <GND>
FreqMod[23] <= <GND>
FreqMod[24] <= <GND>
FreqMod[25] <= <GND>
FreqMod[26] <= <GND>
FreqMod[27] <= <GND>
FreqMod[28] <= <GND>
FreqMod[29] <= <GND>
FreqMod[30] <= <GND>
FreqMod[31] <= <GND>


|ECTNew|HoldZeroCtrl:b2v_inst20
Sync => periodCnt[0]~reg0.CLK
Sync => periodCnt[1]~reg0.CLK
Sync => periodCnt[2]~reg0.CLK
Sync => periodCnt[3]~reg0.CLK
Sync => periodCnt[4]~reg0.CLK
Sync => periodCnt[5]~reg0.CLK
Sync => periodCnt[6]~reg0.CLK
Sync => periodCnt[7]~reg0.CLK
Rst => periodCnt[0]~reg0.ACLR
Rst => periodCnt[1]~reg0.ACLR
Rst => periodCnt[2]~reg0.ACLR
Rst => periodCnt[3]~reg0.ACLR
Rst => periodCnt[4]~reg0.ACLR
Rst => periodCnt[5]~reg0.ACLR
Rst => periodCnt[6]~reg0.ACLR
Rst => periodCnt[7]~reg0.ACLR
DDSIn[0] => DDSOut[0].DATAIN
DDSIn[1] => DDSOut[1].DATAIN
DDSIn[2] => DDSOut[2].DATAIN
DDSIn[3] => DDSOut[3].DATAIN
DDSIn[4] => DDSOut[4].DATAIN
DDSIn[5] => DDSOut[5].DATAIN
DDSIn[6] => DDSOut[6].DATAIN
DDSIn[7] => DDSOut[7].DATAIN
DDSIn[8] => DDSOut[8].DATAIN
DDSIn[9] => DDSOut[9].DATAIN
DDSIn[10] => DDSOut[10].DATAIN
DDSIn[11] => DDSOut[11].DATAIN
DDSIn[12] => DDSOut[12].DATAIN
DDSIn[13] => DDSOut[13].DATAIN
EnExcit => periodCnt.OUTPUTSELECT
EnExcit => periodCnt.OUTPUTSELECT
EnExcit => periodCnt.OUTPUTSELECT
EnExcit => periodCnt.OUTPUTSELECT
EnExcit => periodCnt.OUTPUTSELECT
EnExcit => periodCnt.OUTPUTSELECT
EnExcit => periodCnt.OUTPUTSELECT
EnExcit => periodCnt.OUTPUTSELECT
DDSOut[0] <= DDSIn[0].DB_MAX_OUTPUT_PORT_TYPE
DDSOut[1] <= DDSIn[1].DB_MAX_OUTPUT_PORT_TYPE
DDSOut[2] <= DDSIn[2].DB_MAX_OUTPUT_PORT_TYPE
DDSOut[3] <= DDSIn[3].DB_MAX_OUTPUT_PORT_TYPE
DDSOut[4] <= DDSIn[4].DB_MAX_OUTPUT_PORT_TYPE
DDSOut[5] <= DDSIn[5].DB_MAX_OUTPUT_PORT_TYPE
DDSOut[6] <= DDSIn[6].DB_MAX_OUTPUT_PORT_TYPE
DDSOut[7] <= DDSIn[7].DB_MAX_OUTPUT_PORT_TYPE
DDSOut[8] <= DDSIn[8].DB_MAX_OUTPUT_PORT_TYPE
DDSOut[9] <= DDSIn[9].DB_MAX_OUTPUT_PORT_TYPE
DDSOut[10] <= DDSIn[10].DB_MAX_OUTPUT_PORT_TYPE
DDSOut[11] <= DDSIn[11].DB_MAX_OUTPUT_PORT_TYPE
DDSOut[12] <= DDSIn[12].DB_MAX_OUTPUT_PORT_TYPE
DDSOut[13] <= DDSIn[13].DB_MAX_OUTPUT_PORT_TYPE
periodCnt[0] <= periodCnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
periodCnt[1] <= periodCnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
periodCnt[2] <= periodCnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
periodCnt[3] <= periodCnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
periodCnt[4] <= periodCnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
periodCnt[5] <= periodCnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
periodCnt[6] <= periodCnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
periodCnt[7] <= periodCnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|USBFIFO:b2v_inst21
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_bpl1:auto_generated.aclr
data[0] => dcfifo_bpl1:auto_generated.data[0]
data[1] => dcfifo_bpl1:auto_generated.data[1]
data[2] => dcfifo_bpl1:auto_generated.data[2]
data[3] => dcfifo_bpl1:auto_generated.data[3]
data[4] => dcfifo_bpl1:auto_generated.data[4]
data[5] => dcfifo_bpl1:auto_generated.data[5]
data[6] => dcfifo_bpl1:auto_generated.data[6]
data[7] => dcfifo_bpl1:auto_generated.data[7]
data[8] => dcfifo_bpl1:auto_generated.data[8]
data[9] => dcfifo_bpl1:auto_generated.data[9]
data[10] => dcfifo_bpl1:auto_generated.data[10]
data[11] => dcfifo_bpl1:auto_generated.data[11]
data[12] => dcfifo_bpl1:auto_generated.data[12]
data[13] => dcfifo_bpl1:auto_generated.data[13]
data[14] => dcfifo_bpl1:auto_generated.data[14]
data[15] => dcfifo_bpl1:auto_generated.data[15]
data[16] => dcfifo_bpl1:auto_generated.data[16]
data[17] => dcfifo_bpl1:auto_generated.data[17]
data[18] => dcfifo_bpl1:auto_generated.data[18]
data[19] => dcfifo_bpl1:auto_generated.data[19]
data[20] => dcfifo_bpl1:auto_generated.data[20]
data[21] => dcfifo_bpl1:auto_generated.data[21]
data[22] => dcfifo_bpl1:auto_generated.data[22]
data[23] => dcfifo_bpl1:auto_generated.data[23]
data[24] => dcfifo_bpl1:auto_generated.data[24]
data[25] => dcfifo_bpl1:auto_generated.data[25]
data[26] => dcfifo_bpl1:auto_generated.data[26]
data[27] => dcfifo_bpl1:auto_generated.data[27]
data[28] => dcfifo_bpl1:auto_generated.data[28]
data[29] => dcfifo_bpl1:auto_generated.data[29]
data[30] => dcfifo_bpl1:auto_generated.data[30]
data[31] => dcfifo_bpl1:auto_generated.data[31]
data[32] => dcfifo_bpl1:auto_generated.data[32]
data[33] => dcfifo_bpl1:auto_generated.data[33]
data[34] => dcfifo_bpl1:auto_generated.data[34]
data[35] => dcfifo_bpl1:auto_generated.data[35]
data[36] => dcfifo_bpl1:auto_generated.data[36]
data[37] => dcfifo_bpl1:auto_generated.data[37]
data[38] => dcfifo_bpl1:auto_generated.data[38]
data[39] => dcfifo_bpl1:auto_generated.data[39]
data[40] => dcfifo_bpl1:auto_generated.data[40]
data[41] => dcfifo_bpl1:auto_generated.data[41]
data[42] => dcfifo_bpl1:auto_generated.data[42]
data[43] => dcfifo_bpl1:auto_generated.data[43]
data[44] => dcfifo_bpl1:auto_generated.data[44]
data[45] => dcfifo_bpl1:auto_generated.data[45]
data[46] => dcfifo_bpl1:auto_generated.data[46]
data[47] => dcfifo_bpl1:auto_generated.data[47]
data[48] => dcfifo_bpl1:auto_generated.data[48]
data[49] => dcfifo_bpl1:auto_generated.data[49]
data[50] => dcfifo_bpl1:auto_generated.data[50]
data[51] => dcfifo_bpl1:auto_generated.data[51]
data[52] => dcfifo_bpl1:auto_generated.data[52]
data[53] => dcfifo_bpl1:auto_generated.data[53]
data[54] => dcfifo_bpl1:auto_generated.data[54]
data[55] => dcfifo_bpl1:auto_generated.data[55]
data[56] => dcfifo_bpl1:auto_generated.data[56]
data[57] => dcfifo_bpl1:auto_generated.data[57]
data[58] => dcfifo_bpl1:auto_generated.data[58]
data[59] => dcfifo_bpl1:auto_generated.data[59]
data[60] => dcfifo_bpl1:auto_generated.data[60]
data[61] => dcfifo_bpl1:auto_generated.data[61]
data[62] => dcfifo_bpl1:auto_generated.data[62]
data[63] => dcfifo_bpl1:auto_generated.data[63]
q[0] <= dcfifo_bpl1:auto_generated.q[0]
q[1] <= dcfifo_bpl1:auto_generated.q[1]
q[2] <= dcfifo_bpl1:auto_generated.q[2]
q[3] <= dcfifo_bpl1:auto_generated.q[3]
q[4] <= dcfifo_bpl1:auto_generated.q[4]
q[5] <= dcfifo_bpl1:auto_generated.q[5]
q[6] <= dcfifo_bpl1:auto_generated.q[6]
q[7] <= dcfifo_bpl1:auto_generated.q[7]
q[8] <= dcfifo_bpl1:auto_generated.q[8]
q[9] <= dcfifo_bpl1:auto_generated.q[9]
q[10] <= dcfifo_bpl1:auto_generated.q[10]
q[11] <= dcfifo_bpl1:auto_generated.q[11]
q[12] <= dcfifo_bpl1:auto_generated.q[12]
q[13] <= dcfifo_bpl1:auto_generated.q[13]
q[14] <= dcfifo_bpl1:auto_generated.q[14]
q[15] <= dcfifo_bpl1:auto_generated.q[15]
rdclk => dcfifo_bpl1:auto_generated.rdclk
rdempty <= dcfifo_bpl1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_bpl1:auto_generated.rdreq
rdusedw[0] <= dcfifo_bpl1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_bpl1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_bpl1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_bpl1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_bpl1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_bpl1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_bpl1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_bpl1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_bpl1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_bpl1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_bpl1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_bpl1:auto_generated.rdusedw[11]
rdusedw[12] <= dcfifo_bpl1:auto_generated.rdusedw[12]
rdusedw[13] <= dcfifo_bpl1:auto_generated.rdusedw[13]
wrclk => dcfifo_bpl1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_bpl1:auto_generated.wrfull
wrreq => dcfifo_bpl1:auto_generated.wrreq
wrusedw[0] <= dcfifo_bpl1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_bpl1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_bpl1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_bpl1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_bpl1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_bpl1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_bpl1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_bpl1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_bpl1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_bpl1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_bpl1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_bpl1:auto_generated.wrusedw[11]


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated
aclr => a_graycounter_u57:rdptr_g1p.aclr
aclr => altsyncram_el31:fifo_ram.aclr1
aclr => rdptr_b[1].IN0
aclr => rdptr_g[12].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_t2e:cntr_b.aset
data[0] => altsyncram_el31:fifo_ram.data_a[0]
data[1] => altsyncram_el31:fifo_ram.data_a[1]
data[2] => altsyncram_el31:fifo_ram.data_a[2]
data[3] => altsyncram_el31:fifo_ram.data_a[3]
data[4] => altsyncram_el31:fifo_ram.data_a[4]
data[5] => altsyncram_el31:fifo_ram.data_a[5]
data[6] => altsyncram_el31:fifo_ram.data_a[6]
data[7] => altsyncram_el31:fifo_ram.data_a[7]
data[8] => altsyncram_el31:fifo_ram.data_a[8]
data[9] => altsyncram_el31:fifo_ram.data_a[9]
data[10] => altsyncram_el31:fifo_ram.data_a[10]
data[11] => altsyncram_el31:fifo_ram.data_a[11]
data[12] => altsyncram_el31:fifo_ram.data_a[12]
data[13] => altsyncram_el31:fifo_ram.data_a[13]
data[14] => altsyncram_el31:fifo_ram.data_a[14]
data[15] => altsyncram_el31:fifo_ram.data_a[15]
data[16] => altsyncram_el31:fifo_ram.data_a[16]
data[17] => altsyncram_el31:fifo_ram.data_a[17]
data[18] => altsyncram_el31:fifo_ram.data_a[18]
data[19] => altsyncram_el31:fifo_ram.data_a[19]
data[20] => altsyncram_el31:fifo_ram.data_a[20]
data[21] => altsyncram_el31:fifo_ram.data_a[21]
data[22] => altsyncram_el31:fifo_ram.data_a[22]
data[23] => altsyncram_el31:fifo_ram.data_a[23]
data[24] => altsyncram_el31:fifo_ram.data_a[24]
data[25] => altsyncram_el31:fifo_ram.data_a[25]
data[26] => altsyncram_el31:fifo_ram.data_a[26]
data[27] => altsyncram_el31:fifo_ram.data_a[27]
data[28] => altsyncram_el31:fifo_ram.data_a[28]
data[29] => altsyncram_el31:fifo_ram.data_a[29]
data[30] => altsyncram_el31:fifo_ram.data_a[30]
data[31] => altsyncram_el31:fifo_ram.data_a[31]
data[32] => altsyncram_el31:fifo_ram.data_a[32]
data[33] => altsyncram_el31:fifo_ram.data_a[33]
data[34] => altsyncram_el31:fifo_ram.data_a[34]
data[35] => altsyncram_el31:fifo_ram.data_a[35]
data[36] => altsyncram_el31:fifo_ram.data_a[36]
data[37] => altsyncram_el31:fifo_ram.data_a[37]
data[38] => altsyncram_el31:fifo_ram.data_a[38]
data[39] => altsyncram_el31:fifo_ram.data_a[39]
data[40] => altsyncram_el31:fifo_ram.data_a[40]
data[41] => altsyncram_el31:fifo_ram.data_a[41]
data[42] => altsyncram_el31:fifo_ram.data_a[42]
data[43] => altsyncram_el31:fifo_ram.data_a[43]
data[44] => altsyncram_el31:fifo_ram.data_a[44]
data[45] => altsyncram_el31:fifo_ram.data_a[45]
data[46] => altsyncram_el31:fifo_ram.data_a[46]
data[47] => altsyncram_el31:fifo_ram.data_a[47]
data[48] => altsyncram_el31:fifo_ram.data_a[48]
data[49] => altsyncram_el31:fifo_ram.data_a[49]
data[50] => altsyncram_el31:fifo_ram.data_a[50]
data[51] => altsyncram_el31:fifo_ram.data_a[51]
data[52] => altsyncram_el31:fifo_ram.data_a[52]
data[53] => altsyncram_el31:fifo_ram.data_a[53]
data[54] => altsyncram_el31:fifo_ram.data_a[54]
data[55] => altsyncram_el31:fifo_ram.data_a[55]
data[56] => altsyncram_el31:fifo_ram.data_a[56]
data[57] => altsyncram_el31:fifo_ram.data_a[57]
data[58] => altsyncram_el31:fifo_ram.data_a[58]
data[59] => altsyncram_el31:fifo_ram.data_a[59]
data[60] => altsyncram_el31:fifo_ram.data_a[60]
data[61] => altsyncram_el31:fifo_ram.data_a[61]
data[62] => altsyncram_el31:fifo_ram.data_a[62]
data[63] => altsyncram_el31:fifo_ram.data_a[63]
q[0] <= altsyncram_el31:fifo_ram.q_b[0]
q[1] <= altsyncram_el31:fifo_ram.q_b[1]
q[2] <= altsyncram_el31:fifo_ram.q_b[2]
q[3] <= altsyncram_el31:fifo_ram.q_b[3]
q[4] <= altsyncram_el31:fifo_ram.q_b[4]
q[5] <= altsyncram_el31:fifo_ram.q_b[5]
q[6] <= altsyncram_el31:fifo_ram.q_b[6]
q[7] <= altsyncram_el31:fifo_ram.q_b[7]
q[8] <= altsyncram_el31:fifo_ram.q_b[8]
q[9] <= altsyncram_el31:fifo_ram.q_b[9]
q[10] <= altsyncram_el31:fifo_ram.q_b[10]
q[11] <= altsyncram_el31:fifo_ram.q_b[11]
q[12] <= altsyncram_el31:fifo_ram.q_b[12]
q[13] <= altsyncram_el31:fifo_ram.q_b[13]
q[14] <= altsyncram_el31:fifo_ram.q_b[14]
q[15] <= altsyncram_el31:fifo_ram.q_b[15]
rdclk => a_graycounter_u57:rdptr_g1p.clock
rdclk => altsyncram_el31:fifo_ram.clock1
rdclk => dffpipe_7f9:rs_brp.clock
rdclk => dffpipe_se9:rs_bwp.clock
rdclk => alt_synch_pipe_4md:rs_dgwp.clock
rdclk => cntr_t2e:cntr_b.clock
rdclk => rdptr_b[1].CLK
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_rjc:wrptr_g1p.clock
wrclk => altsyncram_el31:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => dffpipe_se9:ws_brp.clock
wrclk => dffpipe_se9:ws_bwp.clock
wrclk => alt_synch_pipe_5md:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_gray2bin_0hb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_gray2bin_0hb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_gray2bin_0hb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_gray2bin_0hb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p
aclr => counter7a[12].IN0
aclr => counter7a[11].IN0
aclr => counter7a[10].IN0
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[12].CLK
clock => counter7a[11].CLK
clock => counter7a[10].CLK
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
clock => sub_parity6a3.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter7a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter7a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter7a[12].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[3].IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram
aclr1 => addr_store_b[0].IN0
aclr1 => _.IN0
aclr1 => ram_block5a0.CLR1
aclr1 => ram_block5a1.CLR1
aclr1 => ram_block5a2.CLR1
aclr1 => ram_block5a3.CLR1
aclr1 => ram_block5a4.CLR1
aclr1 => ram_block5a5.CLR1
aclr1 => ram_block5a6.CLR1
aclr1 => ram_block5a7.CLR1
aclr1 => ram_block5a8.CLR1
aclr1 => ram_block5a9.CLR1
aclr1 => ram_block5a10.CLR1
aclr1 => ram_block5a11.CLR1
aclr1 => ram_block5a12.CLR1
aclr1 => ram_block5a13.CLR1
aclr1 => ram_block5a14.CLR1
aclr1 => ram_block5a15.CLR1
aclr1 => ram_block5a16.CLR1
aclr1 => ram_block5a17.CLR1
aclr1 => ram_block5a18.CLR1
aclr1 => ram_block5a19.CLR1
aclr1 => ram_block5a20.CLR1
aclr1 => ram_block5a21.CLR1
aclr1 => ram_block5a22.CLR1
aclr1 => ram_block5a23.CLR1
aclr1 => ram_block5a24.CLR1
aclr1 => ram_block5a25.CLR1
aclr1 => ram_block5a26.CLR1
aclr1 => ram_block5a27.CLR1
aclr1 => ram_block5a28.CLR1
aclr1 => ram_block5a29.CLR1
aclr1 => ram_block5a30.CLR1
aclr1 => ram_block5a31.CLR1
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[0] => ram_block5a24.PORTAADDR
address_a[0] => ram_block5a25.PORTAADDR
address_a[0] => ram_block5a26.PORTAADDR
address_a[0] => ram_block5a27.PORTAADDR
address_a[0] => ram_block5a28.PORTAADDR
address_a[0] => ram_block5a29.PORTAADDR
address_a[0] => ram_block5a30.PORTAADDR
address_a[0] => ram_block5a31.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[1] => ram_block5a24.PORTAADDR1
address_a[1] => ram_block5a25.PORTAADDR1
address_a[1] => ram_block5a26.PORTAADDR1
address_a[1] => ram_block5a27.PORTAADDR1
address_a[1] => ram_block5a28.PORTAADDR1
address_a[1] => ram_block5a29.PORTAADDR1
address_a[1] => ram_block5a30.PORTAADDR1
address_a[1] => ram_block5a31.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[2] => ram_block5a24.PORTAADDR2
address_a[2] => ram_block5a25.PORTAADDR2
address_a[2] => ram_block5a26.PORTAADDR2
address_a[2] => ram_block5a27.PORTAADDR2
address_a[2] => ram_block5a28.PORTAADDR2
address_a[2] => ram_block5a29.PORTAADDR2
address_a[2] => ram_block5a30.PORTAADDR2
address_a[2] => ram_block5a31.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[3] => ram_block5a24.PORTAADDR3
address_a[3] => ram_block5a25.PORTAADDR3
address_a[3] => ram_block5a26.PORTAADDR3
address_a[3] => ram_block5a27.PORTAADDR3
address_a[3] => ram_block5a28.PORTAADDR3
address_a[3] => ram_block5a29.PORTAADDR3
address_a[3] => ram_block5a30.PORTAADDR3
address_a[3] => ram_block5a31.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[4] => ram_block5a24.PORTAADDR4
address_a[4] => ram_block5a25.PORTAADDR4
address_a[4] => ram_block5a26.PORTAADDR4
address_a[4] => ram_block5a27.PORTAADDR4
address_a[4] => ram_block5a28.PORTAADDR4
address_a[4] => ram_block5a29.PORTAADDR4
address_a[4] => ram_block5a30.PORTAADDR4
address_a[4] => ram_block5a31.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[5] => ram_block5a24.PORTAADDR5
address_a[5] => ram_block5a25.PORTAADDR5
address_a[5] => ram_block5a26.PORTAADDR5
address_a[5] => ram_block5a27.PORTAADDR5
address_a[5] => ram_block5a28.PORTAADDR5
address_a[5] => ram_block5a29.PORTAADDR5
address_a[5] => ram_block5a30.PORTAADDR5
address_a[5] => ram_block5a31.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[6] => ram_block5a20.PORTAADDR6
address_a[6] => ram_block5a21.PORTAADDR6
address_a[6] => ram_block5a22.PORTAADDR6
address_a[6] => ram_block5a23.PORTAADDR6
address_a[6] => ram_block5a24.PORTAADDR6
address_a[6] => ram_block5a25.PORTAADDR6
address_a[6] => ram_block5a26.PORTAADDR6
address_a[6] => ram_block5a27.PORTAADDR6
address_a[6] => ram_block5a28.PORTAADDR6
address_a[6] => ram_block5a29.PORTAADDR6
address_a[6] => ram_block5a30.PORTAADDR6
address_a[6] => ram_block5a31.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[7] => ram_block5a20.PORTAADDR7
address_a[7] => ram_block5a21.PORTAADDR7
address_a[7] => ram_block5a22.PORTAADDR7
address_a[7] => ram_block5a23.PORTAADDR7
address_a[7] => ram_block5a24.PORTAADDR7
address_a[7] => ram_block5a25.PORTAADDR7
address_a[7] => ram_block5a26.PORTAADDR7
address_a[7] => ram_block5a27.PORTAADDR7
address_a[7] => ram_block5a28.PORTAADDR7
address_a[7] => ram_block5a29.PORTAADDR7
address_a[7] => ram_block5a30.PORTAADDR7
address_a[7] => ram_block5a31.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[8] => ram_block5a16.PORTAADDR8
address_a[8] => ram_block5a17.PORTAADDR8
address_a[8] => ram_block5a18.PORTAADDR8
address_a[8] => ram_block5a19.PORTAADDR8
address_a[8] => ram_block5a20.PORTAADDR8
address_a[8] => ram_block5a21.PORTAADDR8
address_a[8] => ram_block5a22.PORTAADDR8
address_a[8] => ram_block5a23.PORTAADDR8
address_a[8] => ram_block5a24.PORTAADDR8
address_a[8] => ram_block5a25.PORTAADDR8
address_a[8] => ram_block5a26.PORTAADDR8
address_a[8] => ram_block5a27.PORTAADDR8
address_a[8] => ram_block5a28.PORTAADDR8
address_a[8] => ram_block5a29.PORTAADDR8
address_a[8] => ram_block5a30.PORTAADDR8
address_a[8] => ram_block5a31.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_a[9] => ram_block5a16.PORTAADDR9
address_a[9] => ram_block5a17.PORTAADDR9
address_a[9] => ram_block5a18.PORTAADDR9
address_a[9] => ram_block5a19.PORTAADDR9
address_a[9] => ram_block5a20.PORTAADDR9
address_a[9] => ram_block5a21.PORTAADDR9
address_a[9] => ram_block5a22.PORTAADDR9
address_a[9] => ram_block5a23.PORTAADDR9
address_a[9] => ram_block5a24.PORTAADDR9
address_a[9] => ram_block5a25.PORTAADDR9
address_a[9] => ram_block5a26.PORTAADDR9
address_a[9] => ram_block5a27.PORTAADDR9
address_a[9] => ram_block5a28.PORTAADDR9
address_a[9] => ram_block5a29.PORTAADDR9
address_a[9] => ram_block5a30.PORTAADDR9
address_a[9] => ram_block5a31.PORTAADDR9
address_a[10] => ram_block5a0.PORTAADDR10
address_a[10] => ram_block5a1.PORTAADDR10
address_a[10] => ram_block5a2.PORTAADDR10
address_a[10] => ram_block5a3.PORTAADDR10
address_a[10] => ram_block5a4.PORTAADDR10
address_a[10] => ram_block5a5.PORTAADDR10
address_a[10] => ram_block5a6.PORTAADDR10
address_a[10] => ram_block5a7.PORTAADDR10
address_a[10] => ram_block5a8.PORTAADDR10
address_a[10] => ram_block5a9.PORTAADDR10
address_a[10] => ram_block5a10.PORTAADDR10
address_a[10] => ram_block5a11.PORTAADDR10
address_a[10] => ram_block5a12.PORTAADDR10
address_a[10] => ram_block5a13.PORTAADDR10
address_a[10] => ram_block5a14.PORTAADDR10
address_a[10] => ram_block5a15.PORTAADDR10
address_a[10] => ram_block5a16.PORTAADDR10
address_a[10] => ram_block5a17.PORTAADDR10
address_a[10] => ram_block5a18.PORTAADDR10
address_a[10] => ram_block5a19.PORTAADDR10
address_a[10] => ram_block5a20.PORTAADDR10
address_a[10] => ram_block5a21.PORTAADDR10
address_a[10] => ram_block5a22.PORTAADDR10
address_a[10] => ram_block5a23.PORTAADDR10
address_a[10] => ram_block5a24.PORTAADDR10
address_a[10] => ram_block5a25.PORTAADDR10
address_a[10] => ram_block5a26.PORTAADDR10
address_a[10] => ram_block5a27.PORTAADDR10
address_a[10] => ram_block5a28.PORTAADDR10
address_a[10] => ram_block5a29.PORTAADDR10
address_a[10] => ram_block5a30.PORTAADDR10
address_a[10] => ram_block5a31.PORTAADDR10
address_a[11] => decode_177:decode6.data[0]
address_a[11] => decode_177:wren_decode_a.data[0]
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[0] => ram_block5a24.PORTBADDR
address_b[0] => ram_block5a25.PORTBADDR
address_b[0] => ram_block5a26.PORTBADDR
address_b[0] => ram_block5a27.PORTBADDR
address_b[0] => ram_block5a28.PORTBADDR
address_b[0] => ram_block5a29.PORTBADDR
address_b[0] => ram_block5a30.PORTBADDR
address_b[0] => ram_block5a31.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[1] => ram_block5a24.PORTBADDR1
address_b[1] => ram_block5a25.PORTBADDR1
address_b[1] => ram_block5a26.PORTBADDR1
address_b[1] => ram_block5a27.PORTBADDR1
address_b[1] => ram_block5a28.PORTBADDR1
address_b[1] => ram_block5a29.PORTBADDR1
address_b[1] => ram_block5a30.PORTBADDR1
address_b[1] => ram_block5a31.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[2] => ram_block5a24.PORTBADDR2
address_b[2] => ram_block5a25.PORTBADDR2
address_b[2] => ram_block5a26.PORTBADDR2
address_b[2] => ram_block5a27.PORTBADDR2
address_b[2] => ram_block5a28.PORTBADDR2
address_b[2] => ram_block5a29.PORTBADDR2
address_b[2] => ram_block5a30.PORTBADDR2
address_b[2] => ram_block5a31.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[3] => ram_block5a24.PORTBADDR3
address_b[3] => ram_block5a25.PORTBADDR3
address_b[3] => ram_block5a26.PORTBADDR3
address_b[3] => ram_block5a27.PORTBADDR3
address_b[3] => ram_block5a28.PORTBADDR3
address_b[3] => ram_block5a29.PORTBADDR3
address_b[3] => ram_block5a30.PORTBADDR3
address_b[3] => ram_block5a31.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[4] => ram_block5a24.PORTBADDR4
address_b[4] => ram_block5a25.PORTBADDR4
address_b[4] => ram_block5a26.PORTBADDR4
address_b[4] => ram_block5a27.PORTBADDR4
address_b[4] => ram_block5a28.PORTBADDR4
address_b[4] => ram_block5a29.PORTBADDR4
address_b[4] => ram_block5a30.PORTBADDR4
address_b[4] => ram_block5a31.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[5] => ram_block5a24.PORTBADDR5
address_b[5] => ram_block5a25.PORTBADDR5
address_b[5] => ram_block5a26.PORTBADDR5
address_b[5] => ram_block5a27.PORTBADDR5
address_b[5] => ram_block5a28.PORTBADDR5
address_b[5] => ram_block5a29.PORTBADDR5
address_b[5] => ram_block5a30.PORTBADDR5
address_b[5] => ram_block5a31.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[6] => ram_block5a20.PORTBADDR6
address_b[6] => ram_block5a21.PORTBADDR6
address_b[6] => ram_block5a22.PORTBADDR6
address_b[6] => ram_block5a23.PORTBADDR6
address_b[6] => ram_block5a24.PORTBADDR6
address_b[6] => ram_block5a25.PORTBADDR6
address_b[6] => ram_block5a26.PORTBADDR6
address_b[6] => ram_block5a27.PORTBADDR6
address_b[6] => ram_block5a28.PORTBADDR6
address_b[6] => ram_block5a29.PORTBADDR6
address_b[6] => ram_block5a30.PORTBADDR6
address_b[6] => ram_block5a31.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[7] => ram_block5a20.PORTBADDR7
address_b[7] => ram_block5a21.PORTBADDR7
address_b[7] => ram_block5a22.PORTBADDR7
address_b[7] => ram_block5a23.PORTBADDR7
address_b[7] => ram_block5a24.PORTBADDR7
address_b[7] => ram_block5a25.PORTBADDR7
address_b[7] => ram_block5a26.PORTBADDR7
address_b[7] => ram_block5a27.PORTBADDR7
address_b[7] => ram_block5a28.PORTBADDR7
address_b[7] => ram_block5a29.PORTBADDR7
address_b[7] => ram_block5a30.PORTBADDR7
address_b[7] => ram_block5a31.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[8] => ram_block5a16.PORTBADDR8
address_b[8] => ram_block5a17.PORTBADDR8
address_b[8] => ram_block5a18.PORTBADDR8
address_b[8] => ram_block5a19.PORTBADDR8
address_b[8] => ram_block5a20.PORTBADDR8
address_b[8] => ram_block5a21.PORTBADDR8
address_b[8] => ram_block5a22.PORTBADDR8
address_b[8] => ram_block5a23.PORTBADDR8
address_b[8] => ram_block5a24.PORTBADDR8
address_b[8] => ram_block5a25.PORTBADDR8
address_b[8] => ram_block5a26.PORTBADDR8
address_b[8] => ram_block5a27.PORTBADDR8
address_b[8] => ram_block5a28.PORTBADDR8
address_b[8] => ram_block5a29.PORTBADDR8
address_b[8] => ram_block5a30.PORTBADDR8
address_b[8] => ram_block5a31.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
address_b[9] => ram_block5a16.PORTBADDR9
address_b[9] => ram_block5a17.PORTBADDR9
address_b[9] => ram_block5a18.PORTBADDR9
address_b[9] => ram_block5a19.PORTBADDR9
address_b[9] => ram_block5a20.PORTBADDR9
address_b[9] => ram_block5a21.PORTBADDR9
address_b[9] => ram_block5a22.PORTBADDR9
address_b[9] => ram_block5a23.PORTBADDR9
address_b[9] => ram_block5a24.PORTBADDR9
address_b[9] => ram_block5a25.PORTBADDR9
address_b[9] => ram_block5a26.PORTBADDR9
address_b[9] => ram_block5a27.PORTBADDR9
address_b[9] => ram_block5a28.PORTBADDR9
address_b[9] => ram_block5a29.PORTBADDR9
address_b[9] => ram_block5a30.PORTBADDR9
address_b[9] => ram_block5a31.PORTBADDR9
address_b[10] => ram_block5a0.PORTBADDR10
address_b[10] => ram_block5a1.PORTBADDR10
address_b[10] => ram_block5a2.PORTBADDR10
address_b[10] => ram_block5a3.PORTBADDR10
address_b[10] => ram_block5a4.PORTBADDR10
address_b[10] => ram_block5a5.PORTBADDR10
address_b[10] => ram_block5a6.PORTBADDR10
address_b[10] => ram_block5a7.PORTBADDR10
address_b[10] => ram_block5a8.PORTBADDR10
address_b[10] => ram_block5a9.PORTBADDR10
address_b[10] => ram_block5a10.PORTBADDR10
address_b[10] => ram_block5a11.PORTBADDR10
address_b[10] => ram_block5a12.PORTBADDR10
address_b[10] => ram_block5a13.PORTBADDR10
address_b[10] => ram_block5a14.PORTBADDR10
address_b[10] => ram_block5a15.PORTBADDR10
address_b[10] => ram_block5a16.PORTBADDR10
address_b[10] => ram_block5a17.PORTBADDR10
address_b[10] => ram_block5a18.PORTBADDR10
address_b[10] => ram_block5a19.PORTBADDR10
address_b[10] => ram_block5a20.PORTBADDR10
address_b[10] => ram_block5a21.PORTBADDR10
address_b[10] => ram_block5a22.PORTBADDR10
address_b[10] => ram_block5a23.PORTBADDR10
address_b[10] => ram_block5a24.PORTBADDR10
address_b[10] => ram_block5a25.PORTBADDR10
address_b[10] => ram_block5a26.PORTBADDR10
address_b[10] => ram_block5a27.PORTBADDR10
address_b[10] => ram_block5a28.PORTBADDR10
address_b[10] => ram_block5a29.PORTBADDR10
address_b[10] => ram_block5a30.PORTBADDR10
address_b[10] => ram_block5a31.PORTBADDR10
address_b[11] => ram_block5a0.PORTBADDR11
address_b[11] => ram_block5a1.PORTBADDR11
address_b[11] => ram_block5a2.PORTBADDR11
address_b[11] => ram_block5a3.PORTBADDR11
address_b[11] => ram_block5a4.PORTBADDR11
address_b[11] => ram_block5a5.PORTBADDR11
address_b[11] => ram_block5a6.PORTBADDR11
address_b[11] => ram_block5a7.PORTBADDR11
address_b[11] => ram_block5a8.PORTBADDR11
address_b[11] => ram_block5a9.PORTBADDR11
address_b[11] => ram_block5a10.PORTBADDR11
address_b[11] => ram_block5a11.PORTBADDR11
address_b[11] => ram_block5a12.PORTBADDR11
address_b[11] => ram_block5a13.PORTBADDR11
address_b[11] => ram_block5a14.PORTBADDR11
address_b[11] => ram_block5a15.PORTBADDR11
address_b[11] => ram_block5a16.PORTBADDR11
address_b[11] => ram_block5a17.PORTBADDR11
address_b[11] => ram_block5a18.PORTBADDR11
address_b[11] => ram_block5a19.PORTBADDR11
address_b[11] => ram_block5a20.PORTBADDR11
address_b[11] => ram_block5a21.PORTBADDR11
address_b[11] => ram_block5a22.PORTBADDR11
address_b[11] => ram_block5a23.PORTBADDR11
address_b[11] => ram_block5a24.PORTBADDR11
address_b[11] => ram_block5a25.PORTBADDR11
address_b[11] => ram_block5a26.PORTBADDR11
address_b[11] => ram_block5a27.PORTBADDR11
address_b[11] => ram_block5a28.PORTBADDR11
address_b[11] => ram_block5a29.PORTBADDR11
address_b[11] => ram_block5a30.PORTBADDR11
address_b[11] => ram_block5a31.PORTBADDR11
address_b[12] => ram_block5a0.PORTBADDR12
address_b[12] => ram_block5a1.PORTBADDR12
address_b[12] => ram_block5a2.PORTBADDR12
address_b[12] => ram_block5a3.PORTBADDR12
address_b[12] => ram_block5a4.PORTBADDR12
address_b[12] => ram_block5a5.PORTBADDR12
address_b[12] => ram_block5a6.PORTBADDR12
address_b[12] => ram_block5a7.PORTBADDR12
address_b[12] => ram_block5a8.PORTBADDR12
address_b[12] => ram_block5a9.PORTBADDR12
address_b[12] => ram_block5a10.PORTBADDR12
address_b[12] => ram_block5a11.PORTBADDR12
address_b[12] => ram_block5a12.PORTBADDR12
address_b[12] => ram_block5a13.PORTBADDR12
address_b[12] => ram_block5a14.PORTBADDR12
address_b[12] => ram_block5a15.PORTBADDR12
address_b[12] => ram_block5a16.PORTBADDR12
address_b[12] => ram_block5a17.PORTBADDR12
address_b[12] => ram_block5a18.PORTBADDR12
address_b[12] => ram_block5a19.PORTBADDR12
address_b[12] => ram_block5a20.PORTBADDR12
address_b[12] => ram_block5a21.PORTBADDR12
address_b[12] => ram_block5a22.PORTBADDR12
address_b[12] => ram_block5a23.PORTBADDR12
address_b[12] => ram_block5a24.PORTBADDR12
address_b[12] => ram_block5a25.PORTBADDR12
address_b[12] => ram_block5a26.PORTBADDR12
address_b[12] => ram_block5a27.PORTBADDR12
address_b[12] => ram_block5a28.PORTBADDR12
address_b[12] => ram_block5a29.PORTBADDR12
address_b[12] => ram_block5a30.PORTBADDR12
address_b[12] => ram_block5a31.PORTBADDR12
address_b[13] => _.IN0
address_b[13] => addr_store_b[0].DATAIN
addressstall_b => addr_store_b[0].IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
addressstall_b => ram_block5a24.PORTBADDRSTALL
addressstall_b => ram_block5a25.PORTBADDRSTALL
addressstall_b => ram_block5a26.PORTBADDRSTALL
addressstall_b => ram_block5a27.PORTBADDRSTALL
addressstall_b => ram_block5a28.PORTBADDRSTALL
addressstall_b => ram_block5a29.PORTBADDRSTALL
addressstall_b => ram_block5a30.PORTBADDRSTALL
addressstall_b => ram_block5a31.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock0 => ram_block5a24.CLK0
clock0 => ram_block5a25.CLK0
clock0 => ram_block5a26.CLK0
clock0 => ram_block5a27.CLK0
clock0 => ram_block5a28.CLK0
clock0 => ram_block5a29.CLK0
clock0 => ram_block5a30.CLK0
clock0 => ram_block5a31.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clock1 => ram_block5a24.CLK1
clock1 => ram_block5a25.CLK1
clock1 => ram_block5a26.CLK1
clock1 => ram_block5a27.CLK1
clock1 => ram_block5a28.CLK1
clock1 => ram_block5a29.CLK1
clock1 => ram_block5a30.CLK1
clock1 => ram_block5a31.CLK1
clock1 => addr_store_b[0].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[0].CLK
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
clocken1 => ram_block5a19.ENA1
clocken1 => ram_block5a20.ENA1
clocken1 => ram_block5a21.ENA1
clocken1 => ram_block5a22.ENA1
clocken1 => ram_block5a23.ENA1
clocken1 => ram_block5a24.ENA1
clocken1 => ram_block5a25.ENA1
clocken1 => ram_block5a26.ENA1
clocken1 => ram_block5a27.ENA1
clocken1 => ram_block5a28.ENA1
clocken1 => ram_block5a29.ENA1
clocken1 => ram_block5a30.ENA1
clocken1 => ram_block5a31.ENA1
clocken1 => out_address_reg_b[0].ENA
data_a[0] => ram_block5a0.PORTADATAIN
data_a[0] => ram_block5a16.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[1] => ram_block5a17.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[2] => ram_block5a18.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[3] => ram_block5a19.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[4] => ram_block5a20.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[5] => ram_block5a21.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[6] => ram_block5a22.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[7] => ram_block5a23.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[8] => ram_block5a24.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[9] => ram_block5a25.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[10] => ram_block5a26.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[11] => ram_block5a27.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[12] => ram_block5a28.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[13] => ram_block5a29.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[14] => ram_block5a30.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[15] => ram_block5a31.PORTADATAIN
data_a[16] => ram_block5a0.PORTADATAIN1
data_a[16] => ram_block5a16.PORTADATAIN1
data_a[17] => ram_block5a1.PORTADATAIN1
data_a[17] => ram_block5a17.PORTADATAIN1
data_a[18] => ram_block5a2.PORTADATAIN1
data_a[18] => ram_block5a18.PORTADATAIN1
data_a[19] => ram_block5a3.PORTADATAIN1
data_a[19] => ram_block5a19.PORTADATAIN1
data_a[20] => ram_block5a4.PORTADATAIN1
data_a[20] => ram_block5a20.PORTADATAIN1
data_a[21] => ram_block5a5.PORTADATAIN1
data_a[21] => ram_block5a21.PORTADATAIN1
data_a[22] => ram_block5a6.PORTADATAIN1
data_a[22] => ram_block5a22.PORTADATAIN1
data_a[23] => ram_block5a7.PORTADATAIN1
data_a[23] => ram_block5a23.PORTADATAIN1
data_a[24] => ram_block5a8.PORTADATAIN1
data_a[24] => ram_block5a24.PORTADATAIN1
data_a[25] => ram_block5a9.PORTADATAIN1
data_a[25] => ram_block5a25.PORTADATAIN1
data_a[26] => ram_block5a10.PORTADATAIN1
data_a[26] => ram_block5a26.PORTADATAIN1
data_a[27] => ram_block5a11.PORTADATAIN1
data_a[27] => ram_block5a27.PORTADATAIN1
data_a[28] => ram_block5a12.PORTADATAIN1
data_a[28] => ram_block5a28.PORTADATAIN1
data_a[29] => ram_block5a13.PORTADATAIN1
data_a[29] => ram_block5a29.PORTADATAIN1
data_a[30] => ram_block5a14.PORTADATAIN1
data_a[30] => ram_block5a30.PORTADATAIN1
data_a[31] => ram_block5a15.PORTADATAIN1
data_a[31] => ram_block5a31.PORTADATAIN1
data_a[32] => ram_block5a0.PORTADATAIN2
data_a[32] => ram_block5a16.PORTADATAIN2
data_a[33] => ram_block5a1.PORTADATAIN2
data_a[33] => ram_block5a17.PORTADATAIN2
data_a[34] => ram_block5a2.PORTADATAIN2
data_a[34] => ram_block5a18.PORTADATAIN2
data_a[35] => ram_block5a3.PORTADATAIN2
data_a[35] => ram_block5a19.PORTADATAIN2
data_a[36] => ram_block5a4.PORTADATAIN2
data_a[36] => ram_block5a20.PORTADATAIN2
data_a[37] => ram_block5a5.PORTADATAIN2
data_a[37] => ram_block5a21.PORTADATAIN2
data_a[38] => ram_block5a6.PORTADATAIN2
data_a[38] => ram_block5a22.PORTADATAIN2
data_a[39] => ram_block5a7.PORTADATAIN2
data_a[39] => ram_block5a23.PORTADATAIN2
data_a[40] => ram_block5a8.PORTADATAIN2
data_a[40] => ram_block5a24.PORTADATAIN2
data_a[41] => ram_block5a9.PORTADATAIN2
data_a[41] => ram_block5a25.PORTADATAIN2
data_a[42] => ram_block5a10.PORTADATAIN2
data_a[42] => ram_block5a26.PORTADATAIN2
data_a[43] => ram_block5a11.PORTADATAIN2
data_a[43] => ram_block5a27.PORTADATAIN2
data_a[44] => ram_block5a12.PORTADATAIN2
data_a[44] => ram_block5a28.PORTADATAIN2
data_a[45] => ram_block5a13.PORTADATAIN2
data_a[45] => ram_block5a29.PORTADATAIN2
data_a[46] => ram_block5a14.PORTADATAIN2
data_a[46] => ram_block5a30.PORTADATAIN2
data_a[47] => ram_block5a15.PORTADATAIN2
data_a[47] => ram_block5a31.PORTADATAIN2
data_a[48] => ram_block5a0.PORTADATAIN3
data_a[48] => ram_block5a16.PORTADATAIN3
data_a[49] => ram_block5a1.PORTADATAIN3
data_a[49] => ram_block5a17.PORTADATAIN3
data_a[50] => ram_block5a2.PORTADATAIN3
data_a[50] => ram_block5a18.PORTADATAIN3
data_a[51] => ram_block5a3.PORTADATAIN3
data_a[51] => ram_block5a19.PORTADATAIN3
data_a[52] => ram_block5a4.PORTADATAIN3
data_a[52] => ram_block5a20.PORTADATAIN3
data_a[53] => ram_block5a5.PORTADATAIN3
data_a[53] => ram_block5a21.PORTADATAIN3
data_a[54] => ram_block5a6.PORTADATAIN3
data_a[54] => ram_block5a22.PORTADATAIN3
data_a[55] => ram_block5a7.PORTADATAIN3
data_a[55] => ram_block5a23.PORTADATAIN3
data_a[56] => ram_block5a8.PORTADATAIN3
data_a[56] => ram_block5a24.PORTADATAIN3
data_a[57] => ram_block5a9.PORTADATAIN3
data_a[57] => ram_block5a25.PORTADATAIN3
data_a[58] => ram_block5a10.PORTADATAIN3
data_a[58] => ram_block5a26.PORTADATAIN3
data_a[59] => ram_block5a11.PORTADATAIN3
data_a[59] => ram_block5a27.PORTADATAIN3
data_a[60] => ram_block5a12.PORTADATAIN3
data_a[60] => ram_block5a28.PORTADATAIN3
data_a[61] => ram_block5a13.PORTADATAIN3
data_a[61] => ram_block5a29.PORTADATAIN3
data_a[62] => ram_block5a14.PORTADATAIN3
data_a[62] => ram_block5a30.PORTADATAIN3
data_a[63] => ram_block5a15.PORTADATAIN3
data_a[63] => ram_block5a31.PORTADATAIN3
q_b[0] <= mux_038:mux7.result[0]
q_b[1] <= mux_038:mux7.result[1]
q_b[2] <= mux_038:mux7.result[2]
q_b[3] <= mux_038:mux7.result[3]
q_b[4] <= mux_038:mux7.result[4]
q_b[5] <= mux_038:mux7.result[5]
q_b[6] <= mux_038:mux7.result[6]
q_b[7] <= mux_038:mux7.result[7]
q_b[8] <= mux_038:mux7.result[8]
q_b[9] <= mux_038:mux7.result[9]
q_b[10] <= mux_038:mux7.result[10]
q_b[11] <= mux_038:mux7.result[11]
q_b[12] <= mux_038:mux7.result[12]
q_b[13] <= mux_038:mux7.result[13]
q_b[14] <= mux_038:mux7.result[14]
q_b[15] <= mux_038:mux7.result[15]
wren_a => decode_177:decode6.enable
wren_a => decode_177:wren_decode_a.enable


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|decode_177:decode6
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|decode_177:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|mux_038:mux7
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_7f9:rs_brp
clock => dffe8a[14].CLK
clock => dffe8a[13].CLK
clock => dffe8a[12].CLK
clock => dffe8a[11].CLK
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[14].ACLR
clrn => dffe8a[13].ACLR
clrn => dffe8a[12].ACLR
clrn => dffe8a[11].ACLR
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
d[0] => dffe8a[0].IN0
d[1] => dffe8a[1].IN0
d[2] => dffe8a[2].IN0
d[3] => dffe8a[3].IN0
d[4] => dffe8a[4].IN0
d[5] => dffe8a[5].IN0
d[6] => dffe8a[6].IN0
d[7] => dffe8a[7].IN0
d[8] => dffe8a[8].IN0
d[9] => dffe8a[9].IN0
d[10] => dffe8a[10].IN0
d[11] => dffe8a[11].IN0
d[12] => dffe8a[12].IN0
d[13] => dffe8a[13].IN0
d[14] => dffe8a[14].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_se9:rs_bwp
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe13a[12].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp
clock => dffpipe_8f9:dffpipe9.clock
clrn => dffpipe_8f9:dffpipe9.clrn
d[0] => dffpipe_8f9:dffpipe9.d[0]
d[1] => dffpipe_8f9:dffpipe9.d[1]
d[2] => dffpipe_8f9:dffpipe9.d[2]
d[3] => dffpipe_8f9:dffpipe9.d[3]
d[4] => dffpipe_8f9:dffpipe9.d[4]
d[5] => dffpipe_8f9:dffpipe9.d[5]
d[6] => dffpipe_8f9:dffpipe9.d[6]
d[7] => dffpipe_8f9:dffpipe9.d[7]
d[8] => dffpipe_8f9:dffpipe9.d[8]
d[9] => dffpipe_8f9:dffpipe9.d[9]
d[10] => dffpipe_8f9:dffpipe9.d[10]
d[11] => dffpipe_8f9:dffpipe9.d[11]
d[12] => dffpipe_8f9:dffpipe9.d[12]
q[0] <= dffpipe_8f9:dffpipe9.q[0]
q[1] <= dffpipe_8f9:dffpipe9.q[1]
q[2] <= dffpipe_8f9:dffpipe9.q[2]
q[3] <= dffpipe_8f9:dffpipe9.q[3]
q[4] <= dffpipe_8f9:dffpipe9.q[4]
q[5] <= dffpipe_8f9:dffpipe9.q[5]
q[6] <= dffpipe_8f9:dffpipe9.q[6]
q[7] <= dffpipe_8f9:dffpipe9.q[7]
q[8] <= dffpipe_8f9:dffpipe9.q[8]
q[9] <= dffpipe_8f9:dffpipe9.q[9]
q[10] <= dffpipe_8f9:dffpipe9.q[10]
q[11] <= dffpipe_8f9:dffpipe9.q[11]
q[12] <= dffpipe_8f9:dffpipe9.q[12]


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9
clock => dffe10a[12].CLK
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[12].CLK
clock => dffe11a[11].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[12].ACLR
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[12].ACLR
clrn => dffe11a[11].ACLR
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
d[11] => dffe10a[11].IN0
d[12] => dffe10a[12].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe11a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe11a[12].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_3dc:wraclr
clock => dffe17a[0].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[0].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_se9:ws_brp
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe13a[12].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_se9:ws_bwp
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe13a[12].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_5md:ws_dgrp
clock => dffpipe_9f9:dffpipe12.clock
clrn => dffpipe_9f9:dffpipe12.clrn
d[0] => dffpipe_9f9:dffpipe12.d[0]
d[1] => dffpipe_9f9:dffpipe12.d[1]
d[2] => dffpipe_9f9:dffpipe12.d[2]
d[3] => dffpipe_9f9:dffpipe12.d[3]
d[4] => dffpipe_9f9:dffpipe12.d[4]
d[5] => dffpipe_9f9:dffpipe12.d[5]
d[6] => dffpipe_9f9:dffpipe12.d[6]
d[7] => dffpipe_9f9:dffpipe12.d[7]
d[8] => dffpipe_9f9:dffpipe12.d[8]
d[9] => dffpipe_9f9:dffpipe12.d[9]
d[10] => dffpipe_9f9:dffpipe12.d[10]
d[11] => dffpipe_9f9:dffpipe12.d[11]
d[12] => dffpipe_9f9:dffpipe12.d[12]
q[0] <= dffpipe_9f9:dffpipe12.q[0]
q[1] <= dffpipe_9f9:dffpipe12.q[1]
q[2] <= dffpipe_9f9:dffpipe12.q[2]
q[3] <= dffpipe_9f9:dffpipe12.q[3]
q[4] <= dffpipe_9f9:dffpipe12.q[4]
q[5] <= dffpipe_9f9:dffpipe12.q[5]
q[6] <= dffpipe_9f9:dffpipe12.q[6]
q[7] <= dffpipe_9f9:dffpipe12.q[7]
q[8] <= dffpipe_9f9:dffpipe12.q[8]
q[9] <= dffpipe_9f9:dffpipe12.q[9]
q[10] <= dffpipe_9f9:dffpipe12.q[10]
q[11] <= dffpipe_9f9:dffpipe12.q[11]
q[12] <= dffpipe_9f9:dffpipe12.q[12]


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_9f9:dffpipe12
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[12].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe14a[12].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cmpr_h66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cmpr_h66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cntr_t2e:cntr_b
aset => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|SysInit:b2v_inst3
CLK => Stat[0].CLK
CLK => Stat[1].CLK
CLK => Stat[2].CLK
CLK => Stat[3].CLK
CLK => Stat[4].CLK
CLK => AutoRst.CLK
CLK => Temp[0].CLK
CLK => Temp[1].CLK
CLK => Temp[2].CLK
CLK => Temp[3].CLK
CLK => Temp[4].CLK
CLK => Cnt[0].CLK
CLK => Cnt[1].CLK
CLK => Cnt[2].CLK
CLK => Cnt[3].CLK
CLK => Cnt[4].CLK
CLK => Cnt[5].CLK
CLK => Cnt[6].CLK
CLK => Cnt[7].CLK
CLK => Cnt[8].CLK
CLK => Cnt[9].CLK
CLK => Cnt[10].CLK
CLK => Cnt[11].CLK
CLK => Cnt[12].CLK
CLK => Cnt[13].CLK
CLK => Cnt[14].CLK
CLK => Cnt[15].CLK
TrigOut <= TrigOut.DB_MAX_OUTPUT_PORT_TYPE
RstBtn => TrigOut.IN1
RstBtn => AutoRst.PRESET
RstBtn => Temp[0].ACLR
RstBtn => Temp[1].ACLR
RstBtn => Temp[2].ACLR
RstBtn => Temp[3].ACLR
RstBtn => Temp[4].ACLR
RstBtn => Cnt[0].ACLR
RstBtn => Cnt[1].ACLR
RstBtn => Cnt[2].ACLR
RstBtn => Cnt[3].ACLR
RstBtn => Cnt[4].ACLR
RstBtn => Cnt[5].ACLR
RstBtn => Cnt[6].ACLR
RstBtn => Cnt[7].ACLR
RstBtn => Cnt[8].ACLR
RstBtn => Cnt[9].ACLR
RstBtn => Cnt[10].ACLR
RstBtn => Cnt[11].ACLR
RstBtn => Cnt[12].ACLR
RstBtn => Cnt[13].ACLR
RstBtn => Cnt[14].ACLR
RstBtn => Cnt[15].ACLR
RstBtn => Stat[0].ENA
RstBtn => Stat[4].ENA
RstBtn => Stat[3].ENA
RstBtn => Stat[2].ENA
RstBtn => Stat[1].ENA


|ECTNew|DDS:b2v_inst4
DDSValid <= NCO:inst.out_valid
CLK => NCO:inst.clk
CLK => DDSClk.DATAIN
RST => NCO:inst.reset_n
CLKEN => NCO:inst.clken
FreqMod[0] => NCO:inst.freq_mod_i[0]
FreqMod[1] => NCO:inst.freq_mod_i[1]
FreqMod[2] => NCO:inst.freq_mod_i[2]
FreqMod[3] => NCO:inst.freq_mod_i[3]
FreqMod[4] => NCO:inst.freq_mod_i[4]
FreqMod[5] => NCO:inst.freq_mod_i[5]
FreqMod[6] => NCO:inst.freq_mod_i[6]
FreqMod[7] => NCO:inst.freq_mod_i[7]
FreqMod[8] => NCO:inst.freq_mod_i[8]
FreqMod[9] => NCO:inst.freq_mod_i[9]
FreqMod[10] => NCO:inst.freq_mod_i[10]
FreqMod[11] => NCO:inst.freq_mod_i[11]
FreqMod[12] => NCO:inst.freq_mod_i[12]
FreqMod[13] => NCO:inst.freq_mod_i[13]
FreqMod[14] => NCO:inst.freq_mod_i[14]
FreqMod[15] => NCO:inst.freq_mod_i[15]
FreqMod[16] => NCO:inst.freq_mod_i[16]
FreqMod[17] => NCO:inst.freq_mod_i[17]
FreqMod[18] => NCO:inst.freq_mod_i[18]
FreqMod[19] => NCO:inst.freq_mod_i[19]
FreqMod[20] => NCO:inst.freq_mod_i[20]
FreqMod[21] => NCO:inst.freq_mod_i[21]
FreqMod[22] => NCO:inst.freq_mod_i[22]
FreqMod[23] => NCO:inst.freq_mod_i[23]
FreqMod[24] => NCO:inst.freq_mod_i[24]
FreqMod[25] => NCO:inst.freq_mod_i[25]
FreqMod[26] => NCO:inst.freq_mod_i[26]
FreqMod[27] => NCO:inst.freq_mod_i[27]
FreqMod[28] => NCO:inst.freq_mod_i[28]
FreqMod[29] => NCO:inst.freq_mod_i[29]
FreqMod[30] => NCO:inst.freq_mod_i[30]
FreqMod[31] => NCO:inst.freq_mod_i[31]
PhaseMod[0] => NCO:inst.phase_mod_i[0]
PhaseMod[1] => NCO:inst.phase_mod_i[1]
PhaseMod[2] => NCO:inst.phase_mod_i[2]
PhaseMod[3] => NCO:inst.phase_mod_i[3]
PhaseMod[4] => NCO:inst.phase_mod_i[4]
PhaseMod[5] => NCO:inst.phase_mod_i[5]
PhaseMod[6] => NCO:inst.phase_mod_i[6]
PhaseMod[7] => NCO:inst.phase_mod_i[7]
PhaseMod[8] => NCO:inst.phase_mod_i[8]
PhaseMod[9] => NCO:inst.phase_mod_i[9]
PhaseMod[10] => NCO:inst.phase_mod_i[10]
PhaseMod[11] => NCO:inst.phase_mod_i[11]
PhaseMod[12] => NCO:inst.phase_mod_i[12]
PhaseMod[13] => NCO:inst.phase_mod_i[13]
PhaseMod[14] => NCO:inst.phase_mod_i[14]
PhaseMod[15] => NCO:inst.phase_mod_i[15]
PhaseInc[0] => BUSMUX:inst3.datab[0]
PhaseInc[1] => BUSMUX:inst3.datab[1]
PhaseInc[2] => BUSMUX:inst3.datab[2]
PhaseInc[3] => BUSMUX:inst3.datab[3]
PhaseInc[4] => BUSMUX:inst3.datab[4]
PhaseInc[5] => BUSMUX:inst3.datab[5]
PhaseInc[6] => BUSMUX:inst3.datab[6]
PhaseInc[7] => BUSMUX:inst3.datab[7]
PhaseInc[8] => BUSMUX:inst3.datab[8]
PhaseInc[9] => BUSMUX:inst3.datab[9]
PhaseInc[10] => BUSMUX:inst3.datab[10]
PhaseInc[11] => BUSMUX:inst3.datab[11]
PhaseInc[12] => BUSMUX:inst3.datab[12]
PhaseInc[13] => BUSMUX:inst3.datab[13]
PhaseInc[14] => BUSMUX:inst3.datab[14]
PhaseInc[15] => BUSMUX:inst3.datab[15]
PhaseInc[16] => BUSMUX:inst3.datab[16]
PhaseInc[17] => BUSMUX:inst3.datab[17]
PhaseInc[18] => BUSMUX:inst3.datab[18]
PhaseInc[19] => BUSMUX:inst3.datab[19]
PhaseInc[20] => BUSMUX:inst3.datab[20]
PhaseInc[21] => BUSMUX:inst3.datab[21]
PhaseInc[22] => BUSMUX:inst3.datab[22]
PhaseInc[23] => BUSMUX:inst3.datab[23]
PhaseInc[24] => BUSMUX:inst3.datab[24]
PhaseInc[25] => BUSMUX:inst3.datab[25]
PhaseInc[26] => BUSMUX:inst3.datab[26]
PhaseInc[27] => BUSMUX:inst3.datab[27]
PhaseInc[28] => BUSMUX:inst3.datab[28]
PhaseInc[29] => BUSMUX:inst3.datab[29]
PhaseInc[30] => BUSMUX:inst3.datab[30]
PhaseInc[31] => BUSMUX:inst3.datab[31]
DDSClk <= CLK.DB_MAX_OUTPUT_PORT_TYPE
Sync <= HoldZero:inst2.Sync
CosOut[0] <= NCO:inst.fcos_o[0]
CosOut[1] <= NCO:inst.fcos_o[1]
CosOut[2] <= NCO:inst.fcos_o[2]
CosOut[3] <= NCO:inst.fcos_o[3]
CosOut[4] <= NCO:inst.fcos_o[4]
CosOut[5] <= NCO:inst.fcos_o[5]
CosOut[6] <= NCO:inst.fcos_o[6]
CosOut[7] <= NCO:inst.fcos_o[7]
CosOut[8] <= NCO:inst.fcos_o[8]
CosOut[9] <= NCO:inst.fcos_o[9]
CosOut[10] <= NCO:inst.fcos_o[10]
CosOut[11] <= NCO:inst.fcos_o[11]
CosOut[12] <= NCO:inst.fcos_o[12]
CosOut[13] <= NCO:inst.fcos_o[13]
DDS[0] <= HoldZero:inst2.SinOut[0]
DDS[1] <= HoldZero:inst2.SinOut[1]
DDS[2] <= HoldZero:inst2.SinOut[2]
DDS[3] <= HoldZero:inst2.SinOut[3]
DDS[4] <= HoldZero:inst2.SinOut[4]
DDS[5] <= HoldZero:inst2.SinOut[5]
DDS[6] <= HoldZero:inst2.SinOut[6]
DDS[7] <= HoldZero:inst2.SinOut[7]
DDS[8] <= HoldZero:inst2.SinOut[8]
DDS[9] <= HoldZero:inst2.SinOut[9]
DDS[10] <= HoldZero:inst2.SinOut[10]
DDS[11] <= HoldZero:inst2.SinOut[11]
DDS[12] <= HoldZero:inst2.SinOut[12]
DDS[13] <= HoldZero:inst2.SinOut[13]
SinOut[0] <= NCO:inst.fsin_o[0]
SinOut[1] <= NCO:inst.fsin_o[1]
SinOut[2] <= NCO:inst.fsin_o[2]
SinOut[3] <= NCO:inst.fsin_o[3]
SinOut[4] <= NCO:inst.fsin_o[4]
SinOut[5] <= NCO:inst.fsin_o[5]
SinOut[6] <= NCO:inst.fsin_o[6]
SinOut[7] <= NCO:inst.fsin_o[7]
SinOut[8] <= NCO:inst.fsin_o[8]
SinOut[9] <= NCO:inst.fsin_o[9]
SinOut[10] <= NCO:inst.fsin_o[10]
SinOut[11] <= NCO:inst.fsin_o[11]
SinOut[12] <= NCO:inst.fsin_o[12]
SinOut[13] <= NCO:inst.fsin_o[13]


|ECTNew|DDS:b2v_inst4|NCO:inst
phi_inc_i[0] => phi_inc_i[0].IN1
phi_inc_i[1] => phi_inc_i[1].IN1
phi_inc_i[2] => phi_inc_i[2].IN1
phi_inc_i[3] => phi_inc_i[3].IN1
phi_inc_i[4] => phi_inc_i[4].IN1
phi_inc_i[5] => phi_inc_i[5].IN1
phi_inc_i[6] => phi_inc_i[6].IN1
phi_inc_i[7] => phi_inc_i[7].IN1
phi_inc_i[8] => phi_inc_i[8].IN1
phi_inc_i[9] => phi_inc_i[9].IN1
phi_inc_i[10] => phi_inc_i[10].IN1
phi_inc_i[11] => phi_inc_i[11].IN1
phi_inc_i[12] => phi_inc_i[12].IN1
phi_inc_i[13] => phi_inc_i[13].IN1
phi_inc_i[14] => phi_inc_i[14].IN1
phi_inc_i[15] => phi_inc_i[15].IN1
phi_inc_i[16] => phi_inc_i[16].IN1
phi_inc_i[17] => phi_inc_i[17].IN1
phi_inc_i[18] => phi_inc_i[18].IN1
phi_inc_i[19] => phi_inc_i[19].IN1
phi_inc_i[20] => phi_inc_i[20].IN1
phi_inc_i[21] => phi_inc_i[21].IN1
phi_inc_i[22] => phi_inc_i[22].IN1
phi_inc_i[23] => phi_inc_i[23].IN1
phi_inc_i[24] => phi_inc_i[24].IN1
phi_inc_i[25] => phi_inc_i[25].IN1
phi_inc_i[26] => phi_inc_i[26].IN1
phi_inc_i[27] => phi_inc_i[27].IN1
phi_inc_i[28] => phi_inc_i[28].IN1
phi_inc_i[29] => phi_inc_i[29].IN1
phi_inc_i[30] => phi_inc_i[30].IN1
phi_inc_i[31] => phi_inc_i[31].IN1
clk => clk.IN1
reset_n => reset_n.IN1
clken => clken.IN1
phase_mod_i[0] => phase_mod_i[0].IN1
phase_mod_i[1] => phase_mod_i[1].IN1
phase_mod_i[2] => phase_mod_i[2].IN1
phase_mod_i[3] => phase_mod_i[3].IN1
phase_mod_i[4] => phase_mod_i[4].IN1
phase_mod_i[5] => phase_mod_i[5].IN1
phase_mod_i[6] => phase_mod_i[6].IN1
phase_mod_i[7] => phase_mod_i[7].IN1
phase_mod_i[8] => phase_mod_i[8].IN1
phase_mod_i[9] => phase_mod_i[9].IN1
phase_mod_i[10] => phase_mod_i[10].IN1
phase_mod_i[11] => phase_mod_i[11].IN1
phase_mod_i[12] => phase_mod_i[12].IN1
phase_mod_i[13] => phase_mod_i[13].IN1
phase_mod_i[14] => phase_mod_i[14].IN1
phase_mod_i[15] => phase_mod_i[15].IN1
freq_mod_i[0] => freq_mod_i[0].IN1
freq_mod_i[1] => freq_mod_i[1].IN1
freq_mod_i[2] => freq_mod_i[2].IN1
freq_mod_i[3] => freq_mod_i[3].IN1
freq_mod_i[4] => freq_mod_i[4].IN1
freq_mod_i[5] => freq_mod_i[5].IN1
freq_mod_i[6] => freq_mod_i[6].IN1
freq_mod_i[7] => freq_mod_i[7].IN1
freq_mod_i[8] => freq_mod_i[8].IN1
freq_mod_i[9] => freq_mod_i[9].IN1
freq_mod_i[10] => freq_mod_i[10].IN1
freq_mod_i[11] => freq_mod_i[11].IN1
freq_mod_i[12] => freq_mod_i[12].IN1
freq_mod_i[13] => freq_mod_i[13].IN1
freq_mod_i[14] => freq_mod_i[14].IN1
freq_mod_i[15] => freq_mod_i[15].IN1
freq_mod_i[16] => freq_mod_i[16].IN1
freq_mod_i[17] => freq_mod_i[17].IN1
freq_mod_i[18] => freq_mod_i[18].IN1
freq_mod_i[19] => freq_mod_i[19].IN1
freq_mod_i[20] => freq_mod_i[20].IN1
freq_mod_i[21] => freq_mod_i[21].IN1
freq_mod_i[22] => freq_mod_i[22].IN1
freq_mod_i[23] => freq_mod_i[23].IN1
freq_mod_i[24] => freq_mod_i[24].IN1
freq_mod_i[25] => freq_mod_i[25].IN1
freq_mod_i[26] => freq_mod_i[26].IN1
freq_mod_i[27] => freq_mod_i[27].IN1
freq_mod_i[28] => freq_mod_i[28].IN1
freq_mod_i[29] => freq_mod_i[29].IN1
freq_mod_i[30] => freq_mod_i[30].IN1
freq_mod_i[31] => freq_mod_i[31].IN1
fsin_o[0] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[1] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[2] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[3] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[4] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[5] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[6] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[7] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[8] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[9] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[10] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[11] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[12] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[13] <= NCO_st:NCO_st_inst.fsin_o
fcos_o[0] <= NCO_st:NCO_st_inst.fcos_o
fcos_o[1] <= NCO_st:NCO_st_inst.fcos_o
fcos_o[2] <= NCO_st:NCO_st_inst.fcos_o
fcos_o[3] <= NCO_st:NCO_st_inst.fcos_o
fcos_o[4] <= NCO_st:NCO_st_inst.fcos_o
fcos_o[5] <= NCO_st:NCO_st_inst.fcos_o
fcos_o[6] <= NCO_st:NCO_st_inst.fcos_o
fcos_o[7] <= NCO_st:NCO_st_inst.fcos_o
fcos_o[8] <= NCO_st:NCO_st_inst.fcos_o
fcos_o[9] <= NCO_st:NCO_st_inst.fcos_o
fcos_o[10] <= NCO_st:NCO_st_inst.fcos_o
fcos_o[11] <= NCO_st:NCO_st_inst.fcos_o
fcos_o[12] <= NCO_st:NCO_st_inst.fcos_o
fcos_o[13] <= NCO_st:NCO_st_inst.fcos_o
out_valid <= NCO_st:NCO_st_inst.out_valid


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst
clk => clk.IN51
reset_n => reset.IN51
clken => clken.IN51
phi_inc_i[0] => phi_acc_w_fmi[0].IN1
phi_inc_i[1] => phi_acc_w_fmi[1].IN1
phi_inc_i[2] => phi_acc_w_fmi[2].IN1
phi_inc_i[3] => phi_acc_w_fmi[3].IN1
phi_inc_i[4] => phi_acc_w_fmi[4].IN1
phi_inc_i[5] => phi_acc_w_fmi[5].IN1
phi_inc_i[6] => phi_acc_w_fmi[6].IN1
phi_inc_i[7] => phi_acc_w_fmi[7].IN1
phi_inc_i[8] => phi_acc_w_fmi[8].IN1
phi_inc_i[9] => phi_acc_w_fmi[9].IN1
phi_inc_i[10] => phi_acc_w_fmi[10].IN1
phi_inc_i[11] => phi_acc_w_fmi[11].IN1
phi_inc_i[12] => phi_acc_w_fmi[12].IN1
phi_inc_i[13] => phi_acc_w_fmi[13].IN1
phi_inc_i[14] => phi_acc_w_fmi[14].IN1
phi_inc_i[15] => phi_acc_w_fmi[15].IN1
phi_inc_i[16] => phi_acc_w_fmi[16].IN1
phi_inc_i[17] => phi_acc_w_fmi[17].IN1
phi_inc_i[18] => phi_acc_w_fmi[18].IN1
phi_inc_i[19] => phi_acc_w_fmi[19].IN1
phi_inc_i[20] => phi_acc_w_fmi[20].IN1
phi_inc_i[21] => phi_acc_w_fmi[21].IN1
phi_inc_i[22] => phi_acc_w_fmi[22].IN1
phi_inc_i[23] => phi_acc_w_fmi[23].IN1
phi_inc_i[24] => phi_acc_w_fmi[24].IN1
phi_inc_i[25] => phi_acc_w_fmi[25].IN1
phi_inc_i[26] => phi_acc_w_fmi[26].IN1
phi_inc_i[27] => phi_acc_w_fmi[27].IN1
phi_inc_i[28] => phi_acc_w_fmi[28].IN1
phi_inc_i[29] => phi_acc_w_fmi[29].IN1
phi_inc_i[30] => phi_acc_w_fmi[30].IN1
phi_inc_i[31] => phi_acc_w_fmi[31].IN1
freq_mod_i[0] => freq_mod_i_w[0].IN1
freq_mod_i[1] => freq_mod_i_w[1].IN1
freq_mod_i[2] => freq_mod_i_w[2].IN1
freq_mod_i[3] => freq_mod_i_w[3].IN1
freq_mod_i[4] => freq_mod_i_w[4].IN1
freq_mod_i[5] => freq_mod_i_w[5].IN1
freq_mod_i[6] => freq_mod_i_w[6].IN1
freq_mod_i[7] => freq_mod_i_w[7].IN1
freq_mod_i[8] => freq_mod_i_w[8].IN1
freq_mod_i[9] => freq_mod_i_w[9].IN1
freq_mod_i[10] => freq_mod_i_w[10].IN1
freq_mod_i[11] => freq_mod_i_w[11].IN1
freq_mod_i[12] => freq_mod_i_w[12].IN1
freq_mod_i[13] => freq_mod_i_w[13].IN1
freq_mod_i[14] => freq_mod_i_w[14].IN1
freq_mod_i[15] => freq_mod_i_w[15].IN1
freq_mod_i[16] => freq_mod_i_w[16].IN1
freq_mod_i[17] => freq_mod_i_w[17].IN1
freq_mod_i[18] => freq_mod_i_w[18].IN1
freq_mod_i[19] => freq_mod_i_w[19].IN1
freq_mod_i[20] => freq_mod_i_w[20].IN1
freq_mod_i[21] => freq_mod_i_w[21].IN1
freq_mod_i[22] => freq_mod_i_w[22].IN1
freq_mod_i[23] => freq_mod_i_w[23].IN1
freq_mod_i[24] => freq_mod_i_w[24].IN1
freq_mod_i[25] => freq_mod_i_w[25].IN1
freq_mod_i[26] => freq_mod_i_w[26].IN1
freq_mod_i[27] => freq_mod_i_w[27].IN1
freq_mod_i[28] => freq_mod_i_w[28].IN1
freq_mod_i[29] => freq_mod_i_w[29].IN1
freq_mod_i[30] => freq_mod_i_w[30].IN1
freq_mod_i[31] => freq_mod_i_w[31].IN1
phase_mod_i[0] => phase_mod_i_w[0].IN1
phase_mod_i[1] => phase_mod_i_w[1].IN1
phase_mod_i[2] => phase_mod_i_w[2].IN1
phase_mod_i[3] => phase_mod_i_w[3].IN1
phase_mod_i[4] => phase_mod_i_w[4].IN1
phase_mod_i[5] => phase_mod_i_w[5].IN1
phase_mod_i[6] => phase_mod_i_w[6].IN1
phase_mod_i[7] => phase_mod_i_w[7].IN1
phase_mod_i[8] => phase_mod_i_w[8].IN1
phase_mod_i[9] => phase_mod_i_w[9].IN1
phase_mod_i[10] => phase_mod_i_w[10].IN1
phase_mod_i[11] => phase_mod_i_w[11].IN1
phase_mod_i[12] => phase_mod_i_w[12].IN1
phase_mod_i[13] => phase_mod_i_w[13].IN1
phase_mod_i[14] => phase_mod_i_w[14].IN1
phase_mod_i[15] => phase_mod_i_w[15].IN1
fsin_o[0] <= dop_reg:dop.sin_o
fsin_o[1] <= dop_reg:dop.sin_o
fsin_o[2] <= dop_reg:dop.sin_o
fsin_o[3] <= dop_reg:dop.sin_o
fsin_o[4] <= dop_reg:dop.sin_o
fsin_o[5] <= dop_reg:dop.sin_o
fsin_o[6] <= dop_reg:dop.sin_o
fsin_o[7] <= dop_reg:dop.sin_o
fsin_o[8] <= dop_reg:dop.sin_o
fsin_o[9] <= dop_reg:dop.sin_o
fsin_o[10] <= dop_reg:dop.sin_o
fsin_o[11] <= dop_reg:dop.sin_o
fsin_o[12] <= dop_reg:dop.sin_o
fsin_o[13] <= dop_reg:dop.sin_o
fcos_o[0] <= dop_reg:dop.cos_o
fcos_o[1] <= dop_reg:dop.cos_o
fcos_o[2] <= dop_reg:dop.cos_o
fcos_o[3] <= dop_reg:dop.cos_o
fcos_o[4] <= dop_reg:dop.cos_o
fcos_o[5] <= dop_reg:dop.cos_o
fcos_o[6] <= dop_reg:dop.cos_o
fcos_o[7] <= dop_reg:dop.cos_o
fcos_o[8] <= dop_reg:dop.cos_o
fcos_o[9] <= dop_reg:dop.cos_o
fcos_o[10] <= dop_reg:dop.cos_o
fcos_o[11] <= dop_reg:dop.cos_o
fcos_o[12] <= dop_reg:dop.cos_o
fcos_o[13] <= dop_reg:dop.cos_o
out_valid <= asj_nco_isdr:ux710isdr.data_ready


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_init_pm:ci
clk => corz[0]~reg0.CLK
clk => corz[1]~reg0.CLK
clk => corz[2]~reg0.CLK
clk => corz[3]~reg0.CLK
clk => corz[4]~reg0.CLK
clk => corz[5]~reg0.CLK
clk => corz[6]~reg0.CLK
clk => corz[7]~reg0.CLK
clk => corz[8]~reg0.CLK
clk => corz[9]~reg0.CLK
clk => corz[10]~reg0.CLK
clk => corz[11]~reg0.CLK
clk => corz[12]~reg0.CLK
clk => corz[13]~reg0.CLK
clk => corz[14]~reg0.CLK
clk => corz[15]~reg0.CLK
clk => cory[0]~reg0.CLK
clk => cory[1]~reg0.CLK
clk => cory[2]~reg0.CLK
clk => cory[3]~reg0.CLK
clk => cory[4]~reg0.CLK
clk => cory[5]~reg0.CLK
clk => cory[6]~reg0.CLK
clk => cory[7]~reg0.CLK
clk => cory[8]~reg0.CLK
clk => cory[9]~reg0.CLK
clk => cory[10]~reg0.CLK
clk => cory[11]~reg0.CLK
clk => cory[12]~reg0.CLK
clk => cory[13]~reg0.CLK
clk => corx[0]~reg0.CLK
clk => corx[1]~reg0.CLK
clk => corx[2]~reg0.CLK
clk => corx[3]~reg0.CLK
clk => corx[4]~reg0.CLK
clk => corx[5]~reg0.CLK
clk => corx[6]~reg0.CLK
clk => corx[7]~reg0.CLK
clk => corx[8]~reg0.CLK
clk => corx[9]~reg0.CLK
clk => corx[10]~reg0.CLK
clk => corx[11]~reg0.CLK
clk => corx[12]~reg0.CLK
clk => corx[13]~reg0.CLK
reset => corz[0]~reg0.ACLR
reset => corz[1]~reg0.ACLR
reset => corz[2]~reg0.ACLR
reset => corz[3]~reg0.ACLR
reset => corz[4]~reg0.ACLR
reset => corz[5]~reg0.ACLR
reset => corz[6]~reg0.ACLR
reset => corz[7]~reg0.ACLR
reset => corz[8]~reg0.ACLR
reset => corz[9]~reg0.ACLR
reset => corz[10]~reg0.ACLR
reset => corz[11]~reg0.ACLR
reset => corz[12]~reg0.ACLR
reset => corz[13]~reg0.ACLR
reset => corz[14]~reg0.ACLR
reset => corz[15]~reg0.ACLR
reset => cory[0]~reg0.ACLR
reset => cory[1]~reg0.ACLR
reset => cory[2]~reg0.ACLR
reset => cory[3]~reg0.ACLR
reset => cory[4]~reg0.ACLR
reset => cory[5]~reg0.ACLR
reset => cory[6]~reg0.ACLR
reset => cory[7]~reg0.ACLR
reset => cory[8]~reg0.ACLR
reset => cory[9]~reg0.ACLR
reset => cory[10]~reg0.ACLR
reset => cory[11]~reg0.ACLR
reset => cory[12]~reg0.ACLR
reset => cory[13]~reg0.ACLR
reset => corx[0]~reg0.ACLR
reset => corx[1]~reg0.ACLR
reset => corx[2]~reg0.ACLR
reset => corx[3]~reg0.ACLR
reset => corx[4]~reg0.ACLR
reset => corx[5]~reg0.ACLR
reset => corx[6]~reg0.ACLR
reset => corx[7]~reg0.ACLR
reset => corx[8]~reg0.ACLR
reset => corx[9]~reg0.ACLR
reset => corx[10]~reg0.ACLR
reset => corx[11]~reg0.ACLR
reset => corx[12]~reg0.ACLR
reset => corx[13]~reg0.ACLR
clken => corz[0]~reg0.ENA
clken => corx[13]~reg0.ENA
clken => corx[12]~reg0.ENA
clken => corx[11]~reg0.ENA
clken => corx[10]~reg0.ENA
clken => corx[9]~reg0.ENA
clken => corx[8]~reg0.ENA
clken => corx[7]~reg0.ENA
clken => corx[6]~reg0.ENA
clken => corx[5]~reg0.ENA
clken => corx[4]~reg0.ENA
clken => corx[3]~reg0.ENA
clken => corx[2]~reg0.ENA
clken => corx[1]~reg0.ENA
clken => corx[0]~reg0.ENA
clken => cory[13]~reg0.ENA
clken => cory[12]~reg0.ENA
clken => cory[11]~reg0.ENA
clken => cory[10]~reg0.ENA
clken => cory[9]~reg0.ENA
clken => cory[8]~reg0.ENA
clken => cory[7]~reg0.ENA
clken => cory[6]~reg0.ENA
clken => cory[5]~reg0.ENA
clken => cory[4]~reg0.ENA
clken => cory[3]~reg0.ENA
clken => cory[2]~reg0.ENA
clken => cory[1]~reg0.ENA
clken => cory[0]~reg0.ENA
clken => corz[15]~reg0.ENA
clken => corz[14]~reg0.ENA
clken => corz[13]~reg0.ENA
clken => corz[12]~reg0.ENA
clken => corz[11]~reg0.ENA
clken => corz[10]~reg0.ENA
clken => corz[9]~reg0.ENA
clken => corz[8]~reg0.ENA
clken => corz[7]~reg0.ENA
clken => corz[6]~reg0.ENA
clken => corz[5]~reg0.ENA
clken => corz[4]~reg0.ENA
clken => corz[3]~reg0.ENA
clken => corz[2]~reg0.ENA
clken => corz[1]~reg0.ENA
phi_acc_w[0] => corz[1]~reg0.DATAIN
phi_acc_w[1] => corz[2]~reg0.DATAIN
phi_acc_w[2] => corz[3]~reg0.DATAIN
phi_acc_w[3] => corz[4]~reg0.DATAIN
phi_acc_w[4] => corz[5]~reg0.DATAIN
phi_acc_w[5] => corz[6]~reg0.DATAIN
phi_acc_w[6] => corz[7]~reg0.DATAIN
phi_acc_w[7] => corz[8]~reg0.DATAIN
phi_acc_w[8] => corz[9]~reg0.DATAIN
phi_acc_w[9] => corz[10]~reg0.DATAIN
phi_acc_w[10] => corz[11]~reg0.DATAIN
phi_acc_w[11] => corz[12]~reg0.DATAIN
phi_acc_w[12] => corz[13]~reg0.DATAIN
phi_acc_w[13] => corz[14]~reg0.DATAIN
phi_acc_w[14] => ~NO_FANOUT~
phi_acc_w[15] => ~NO_FANOUT~
corx[0] <= corx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[1] <= corx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[2] <= corx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[3] <= corx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[4] <= corx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[5] <= corx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[6] <= corx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[7] <= corx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[8] <= corx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[9] <= corx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[10] <= corx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[11] <= corx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[12] <= corx[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[13] <= corx[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[0] <= cory[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[1] <= cory[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[2] <= cory[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[3] <= cory[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[4] <= cory[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[5] <= cory[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[6] <= cory[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[7] <= cory[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[8] <= cory[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[9] <= cory[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[10] <= cory[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[11] <= cory[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[12] <= cory[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[13] <= cory[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[0] <= corz[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[1] <= corz[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[2] <= corz[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[3] <= corz[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[4] <= corz[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[5] <= corz[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[6] <= corz[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[7] <= corz[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[8] <= corz[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[9] <= corz[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[10] <= corz[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[11] <= corz[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[12] <= corz[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[13] <= corz[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[14] <= corz[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[15] <= corz[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs
clk => cor1y[0]~reg0.CLK
clk => cor1y[1]~reg0.CLK
clk => cor1y[2]~reg0.CLK
clk => cor1y[3]~reg0.CLK
clk => cor1y[4]~reg0.CLK
clk => cor1y[5]~reg0.CLK
clk => cor1y[6]~reg0.CLK
clk => cor1y[7]~reg0.CLK
clk => cor1y[8]~reg0.CLK
clk => cor1y[9]~reg0.CLK
clk => cor1y[10]~reg0.CLK
clk => cor1y[11]~reg0.CLK
clk => cor1y[12]~reg0.CLK
clk => cor1y[13]~reg0.CLK
clk => cor1x[0]~reg0.CLK
clk => cor1x[1]~reg0.CLK
clk => cor1x[2]~reg0.CLK
clk => cor1x[3]~reg0.CLK
clk => cor1x[4]~reg0.CLK
clk => cor1x[5]~reg0.CLK
clk => cor1x[6]~reg0.CLK
clk => cor1x[7]~reg0.CLK
clk => cor1x[8]~reg0.CLK
clk => cor1x[9]~reg0.CLK
clk => cor1x[10]~reg0.CLK
clk => cor1x[11]~reg0.CLK
clk => cor1x[12]~reg0.CLK
clk => cor1x[13]~reg0.CLK
reset => cor1y[0]~reg0.ACLR
reset => cor1y[1]~reg0.ACLR
reset => cor1y[2]~reg0.ACLR
reset => cor1y[3]~reg0.ACLR
reset => cor1y[4]~reg0.ACLR
reset => cor1y[5]~reg0.ACLR
reset => cor1y[6]~reg0.ACLR
reset => cor1y[7]~reg0.ACLR
reset => cor1y[8]~reg0.ACLR
reset => cor1y[9]~reg0.ACLR
reset => cor1y[10]~reg0.ACLR
reset => cor1y[11]~reg0.ACLR
reset => cor1y[12]~reg0.ACLR
reset => cor1y[13]~reg0.ACLR
reset => cor1x[0]~reg0.ACLR
reset => cor1x[1]~reg0.ACLR
reset => cor1x[2]~reg0.ACLR
reset => cor1x[3]~reg0.ACLR
reset => cor1x[4]~reg0.ACLR
reset => cor1x[5]~reg0.ACLR
reset => cor1x[6]~reg0.ACLR
reset => cor1x[7]~reg0.ACLR
reset => cor1x[8]~reg0.ACLR
reset => cor1x[9]~reg0.ACLR
reset => cor1x[10]~reg0.ACLR
reset => cor1x[11]~reg0.ACLR
reset => cor1x[12]~reg0.ACLR
reset => cor1x[13]~reg0.ACLR
clken => cor1y[0]~reg0.ENA
clken => cor1x[13]~reg0.ENA
clken => cor1x[12]~reg0.ENA
clken => cor1x[11]~reg0.ENA
clken => cor1x[10]~reg0.ENA
clken => cor1x[9]~reg0.ENA
clken => cor1x[8]~reg0.ENA
clken => cor1x[7]~reg0.ENA
clken => cor1x[6]~reg0.ENA
clken => cor1x[5]~reg0.ENA
clken => cor1x[4]~reg0.ENA
clken => cor1x[3]~reg0.ENA
clken => cor1x[2]~reg0.ENA
clken => cor1x[1]~reg0.ENA
clken => cor1x[0]~reg0.ENA
clken => cor1y[13]~reg0.ENA
clken => cor1y[12]~reg0.ENA
clken => cor1y[11]~reg0.ENA
clken => cor1y[10]~reg0.ENA
clken => cor1y[9]~reg0.ENA
clken => cor1y[8]~reg0.ENA
clken => cor1y[7]~reg0.ENA
clken => cor1y[6]~reg0.ENA
clken => cor1y[5]~reg0.ENA
clken => cor1y[4]~reg0.ENA
clken => cor1y[3]~reg0.ENA
clken => cor1y[2]~reg0.ENA
clken => cor1y[1]~reg0.ENA
cor0x[0] => Add0.IN28
cor0x[0] => cor1y.IN0
cor0x[1] => Add0.IN27
cor0x[1] => cor1y.IN0
cor0x[2] => Add0.IN26
cor0x[2] => cor1y.IN0
cor0x[3] => Add0.IN25
cor0x[3] => cor1y.IN0
cor0x[4] => Add0.IN24
cor0x[4] => cor1y.IN0
cor0x[5] => Add0.IN23
cor0x[5] => cor1y.IN0
cor0x[6] => Add0.IN22
cor0x[6] => cor1y.IN0
cor0x[7] => Add0.IN21
cor0x[7] => cor1y.IN0
cor0x[8] => Add0.IN20
cor0x[8] => cor1y.IN0
cor0x[9] => Add0.IN19
cor0x[9] => cor1y.IN0
cor0x[10] => Add0.IN18
cor0x[10] => cor1y.IN0
cor0x[11] => Add0.IN17
cor0x[11] => cor1y.IN0
cor0x[12] => Add0.IN16
cor0x[12] => cor1y.IN0
cor0x[13] => Add0.IN15
cor0x[13] => cor1y.IN0
cor0x[13] => Add3.IN28
cor0y[0] => cor1x.IN0
cor0y[0] => Add2.IN28
cor0y[1] => cor1x.IN0
cor0y[1] => Add2.IN27
cor0y[2] => cor1x.IN0
cor0y[2] => Add2.IN26
cor0y[3] => cor1x.IN0
cor0y[3] => Add2.IN25
cor0y[4] => cor1x.IN0
cor0y[4] => Add2.IN24
cor0y[5] => cor1x.IN0
cor0y[5] => Add2.IN23
cor0y[6] => cor1x.IN0
cor0y[6] => Add2.IN22
cor0y[7] => cor1x.IN0
cor0y[7] => Add2.IN21
cor0y[8] => cor1x.IN0
cor0y[8] => Add2.IN20
cor0y[9] => cor1x.IN0
cor0y[9] => Add2.IN19
cor0y[10] => cor1x.IN0
cor0y[10] => Add2.IN18
cor0y[11] => cor1x.IN0
cor0y[11] => Add2.IN17
cor0y[12] => cor1x.IN0
cor0y[12] => Add2.IN16
cor0y[13] => cor1x.IN0
cor0y[13] => Add1.IN28
cor0y[13] => Add2.IN15
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor1x[0] <= cor1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[1] <= cor1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[2] <= cor1x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[3] <= cor1x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[4] <= cor1x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[5] <= cor1x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[6] <= cor1x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[7] <= cor1x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[8] <= cor1x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[9] <= cor1x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[10] <= cor1x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[11] <= cor1x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[12] <= cor1x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[13] <= cor1x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[0] <= cor1y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[1] <= cor1y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[2] <= cor1y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[3] <= cor1y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[4] <= cor1y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[5] <= cor1y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[6] <= cor1y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[7] <= cor1y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[8] <= cor1y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[9] <= cor1y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[10] <= cor1y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[11] <= cor1y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[12] <= cor1y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[13] <= cor1y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_seg_sel:css
clk => seg_rot[0]~reg0.CLK
clk => seg_rot[1]~reg0.CLK
clk => zheld[0][0].CLK
clk => zheld[0][1].CLK
clk => zheld[1][0].CLK
clk => zheld[1][1].CLK
clk => zheld[2][0].CLK
clk => zheld[2][1].CLK
clk => zheld[3][0].CLK
clk => zheld[3][1].CLK
clk => zheld[4][0].CLK
clk => zheld[4][1].CLK
clk => zheld[5][0].CLK
clk => zheld[5][1].CLK
clk => zheld[6][0].CLK
clk => zheld[6][1].CLK
clk => zheld[7][0].CLK
clk => zheld[7][1].CLK
clk => zheld[8][0].CLK
clk => zheld[8][1].CLK
clk => zheld[9][0].CLK
clk => zheld[9][1].CLK
clk => zheld[10][0].CLK
clk => zheld[10][1].CLK
clk => zheld[11][0].CLK
clk => zheld[11][1].CLK
clk => zheld[12][0].CLK
clk => zheld[12][1].CLK
clk => zheld[13][0].CLK
clk => zheld[13][1].CLK
clk => zheld[14][0].CLK
clk => zheld[14][1].CLK
clk => zheld[15][0].CLK
clk => zheld[15][1].CLK
clk => zheld[16][0].CLK
clk => zheld[16][1].CLK
clk => zheld[17][0].CLK
clk => zheld[17][1].CLK
clk => zheld[18][0].CLK
clk => zheld[18][1].CLK
clk => zheld[19][0].CLK
clk => zheld[19][1].CLK
clk => zheld[20][0].CLK
clk => zheld[20][1].CLK
clk => zheld[21][0].CLK
clk => zheld[21][1].CLK
clk => zheld[22][0].CLK
clk => zheld[22][1].CLK
clk => zheld[23][0].CLK
clk => zheld[23][1].CLK
clk => zheld[24][0].CLK
clk => zheld[24][1].CLK
clk => zheld[25][0].CLK
clk => zheld[25][1].CLK
clk => zheld[26][0].CLK
clk => zheld[26][1].CLK
clk => zheld[27][0].CLK
clk => zheld[27][1].CLK
clk => zheld[28][0].CLK
clk => zheld[28][1].CLK
reset => seg_rot[0]~reg0.ACLR
reset => seg_rot[1]~reg0.ACLR
reset => zheld[0][0].ACLR
reset => zheld[0][1].ACLR
reset => zheld[1][0].ACLR
reset => zheld[1][1].ACLR
reset => zheld[2][0].ACLR
reset => zheld[2][1].ACLR
reset => zheld[3][0].ACLR
reset => zheld[3][1].ACLR
reset => zheld[4][0].ACLR
reset => zheld[4][1].ACLR
reset => zheld[5][0].ACLR
reset => zheld[5][1].ACLR
reset => zheld[6][0].ACLR
reset => zheld[6][1].ACLR
reset => zheld[7][0].ACLR
reset => zheld[7][1].ACLR
reset => zheld[8][0].ACLR
reset => zheld[8][1].ACLR
reset => zheld[9][0].ACLR
reset => zheld[9][1].ACLR
reset => zheld[10][0].ACLR
reset => zheld[10][1].ACLR
reset => zheld[11][0].ACLR
reset => zheld[11][1].ACLR
reset => zheld[12][0].ACLR
reset => zheld[12][1].ACLR
reset => zheld[13][0].ACLR
reset => zheld[13][1].ACLR
reset => zheld[14][0].ACLR
reset => zheld[14][1].ACLR
reset => zheld[15][0].ACLR
reset => zheld[15][1].ACLR
reset => zheld[16][0].ACLR
reset => zheld[16][1].ACLR
reset => zheld[17][0].ACLR
reset => zheld[17][1].ACLR
reset => zheld[18][0].ACLR
reset => zheld[18][1].ACLR
reset => zheld[19][0].ACLR
reset => zheld[19][1].ACLR
reset => zheld[20][0].ACLR
reset => zheld[20][1].ACLR
reset => zheld[21][0].ACLR
reset => zheld[21][1].ACLR
reset => zheld[22][0].ACLR
reset => zheld[22][1].ACLR
reset => zheld[23][0].ACLR
reset => zheld[23][1].ACLR
reset => zheld[24][0].ACLR
reset => zheld[24][1].ACLR
reset => zheld[25][0].ACLR
reset => zheld[25][1].ACLR
reset => zheld[26][0].ACLR
reset => zheld[26][1].ACLR
reset => zheld[27][0].ACLR
reset => zheld[27][1].ACLR
reset => zheld[28][0].ACLR
reset => zheld[28][1].ACLR
clken => seg_rot[0]~reg0.ENA
clken => zheld[28][1].ENA
clken => zheld[28][0].ENA
clken => zheld[27][1].ENA
clken => zheld[27][0].ENA
clken => zheld[26][1].ENA
clken => zheld[26][0].ENA
clken => zheld[25][1].ENA
clken => zheld[25][0].ENA
clken => zheld[24][1].ENA
clken => zheld[24][0].ENA
clken => zheld[23][1].ENA
clken => zheld[23][0].ENA
clken => zheld[22][1].ENA
clken => zheld[22][0].ENA
clken => zheld[21][1].ENA
clken => zheld[21][0].ENA
clken => zheld[20][1].ENA
clken => zheld[20][0].ENA
clken => zheld[19][1].ENA
clken => zheld[19][0].ENA
clken => zheld[18][1].ENA
clken => zheld[18][0].ENA
clken => zheld[17][1].ENA
clken => zheld[17][0].ENA
clken => zheld[16][1].ENA
clken => zheld[16][0].ENA
clken => zheld[15][1].ENA
clken => zheld[15][0].ENA
clken => zheld[14][1].ENA
clken => zheld[14][0].ENA
clken => zheld[13][1].ENA
clken => zheld[13][0].ENA
clken => zheld[12][1].ENA
clken => zheld[12][0].ENA
clken => zheld[11][1].ENA
clken => zheld[11][0].ENA
clken => zheld[10][1].ENA
clken => zheld[10][0].ENA
clken => zheld[9][1].ENA
clken => zheld[9][0].ENA
clken => zheld[8][1].ENA
clken => zheld[8][0].ENA
clken => zheld[7][1].ENA
clken => zheld[7][0].ENA
clken => zheld[6][1].ENA
clken => zheld[6][0].ENA
clken => zheld[5][1].ENA
clken => zheld[5][0].ENA
clken => zheld[4][1].ENA
clken => zheld[4][0].ENA
clken => zheld[3][1].ENA
clken => zheld[3][0].ENA
clken => zheld[2][1].ENA
clken => zheld[2][0].ENA
clken => zheld[1][1].ENA
clken => zheld[1][0].ENA
clken => zheld[0][1].ENA
clken => zheld[0][0].ENA
clken => seg_rot[1]~reg0.ENA
cur_seg[0] => zheld[0][0].DATAIN
cur_seg[1] => zheld[0][1].DATAIN
seg_rot[0] <= seg_rot[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_rot[1] <= seg_rot[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_acc[0] => phi_inc_i_w[0].IN1
phi_acc[1] => phi_inc_i_w[1].IN1
phi_acc[2] => phi_inc_i_w[2].IN1
phi_acc[3] => phi_inc_i_w[3].IN1
phi_acc[4] => phi_inc_i_w[4].IN1
phi_acc[5] => phi_inc_i_w[5].IN1
phi_acc[6] => phi_inc_i_w[6].IN1
phi_acc[7] => phi_inc_i_w[7].IN1
phi_acc[8] => phi_inc_i_w[8].IN1
phi_acc[9] => phi_inc_i_w[9].IN1
phi_acc[10] => phi_inc_i_w[10].IN1
phi_acc[11] => phi_inc_i_w[11].IN1
phi_acc[12] => phi_inc_i_w[12].IN1
phi_acc[13] => phi_inc_i_w[13].IN1
phi_acc[14] => phi_inc_i_w[14].IN1
phi_acc[15] => phi_inc_i_w[15].IN1
phi_acc[16] => phi_inc_i_w[16].IN1
phi_acc[17] => phi_inc_i_w[17].IN1
phi_acc[18] => phi_inc_i_w[18].IN1
phi_acc[19] => phi_inc_i_w[19].IN1
phi_acc[20] => phi_inc_i_w[20].IN1
phi_acc[21] => phi_inc_i_w[21].IN1
phi_acc[22] => phi_inc_i_w[22].IN1
phi_acc[23] => phi_inc_i_w[23].IN1
phi_acc[24] => phi_inc_i_w[24].IN1
phi_acc[25] => phi_inc_i_w[25].IN1
phi_acc[26] => phi_inc_i_w[26].IN1
phi_acc[27] => phi_inc_i_w[27].IN1
phi_acc[28] => phi_inc_i_w[28].IN1
phi_acc[29] => phi_inc_i_w[29].IN1
phi_acc[30] => phi_inc_i_w[30].IN1
phi_acc[31] => phi_inc_i_w[31].IN1
phi_mod_int[0] => phi_mod_w[0].IN1
phi_mod_int[1] => phi_mod_w[1].IN1
phi_mod_int[2] => phi_mod_w[2].IN1
phi_mod_int[3] => phi_mod_w[3].IN1
phi_mod_int[4] => phi_mod_w[4].IN1
phi_mod_int[5] => phi_mod_w[5].IN1
phi_mod_int[6] => phi_mod_w[6].IN1
phi_mod_int[7] => phi_mod_w[7].IN1
phi_mod_int[8] => phi_mod_w[8].IN1
phi_mod_int[9] => phi_mod_w[9].IN1
phi_mod_int[10] => phi_mod_w[10].IN1
phi_mod_int[11] => phi_mod_w[11].IN1
phi_mod_int[12] => phi_mod_w[12].IN1
phi_mod_int[13] => phi_mod_w[13].IN1
phi_mod_int[14] => phi_mod_w[14].IN1
phi_mod_int[15] => phi_mod_w[15].IN1
phi_mod_int[16] => phi_mod_w[16].IN1
phi_mod_int[17] => phi_mod_w[17].IN1
phi_mod_int[18] => phi_mod_w[18].IN1
phi_mod_int[19] => phi_mod_w[19].IN1
phi_mod_int[20] => phi_mod_w[20].IN1
phi_mod_int[21] => phi_mod_w[21].IN1
phi_mod_int[22] => phi_mod_w[22].IN1
phi_mod_int[23] => phi_mod_w[23].IN1
phi_mod_int[24] => phi_mod_w[24].IN1
phi_mod_int[25] => phi_mod_w[25].IN1
phi_mod_int[26] => phi_mod_w[26].IN1
phi_mod_int[27] => phi_mod_w[27].IN1
phi_mod_int[28] => phi_mod_w[28].IN1
phi_mod_int[29] => phi_mod_w[29].IN1
phi_mod_int[30] => phi_mod_w[30].IN1
phi_mod_int[31] => phi_mod_w[31].IN1
phi_out[0] <= lpm_add_sub:acc.result
phi_out[1] <= lpm_add_sub:acc.result
phi_out[2] <= lpm_add_sub:acc.result
phi_out[3] <= lpm_add_sub:acc.result
phi_out[4] <= lpm_add_sub:acc.result
phi_out[5] <= lpm_add_sub:acc.result
phi_out[6] <= lpm_add_sub:acc.result
phi_out[7] <= lpm_add_sub:acc.result
phi_out[8] <= lpm_add_sub:acc.result
phi_out[9] <= lpm_add_sub:acc.result
phi_out[10] <= lpm_add_sub:acc.result
phi_out[11] <= lpm_add_sub:acc.result
phi_out[12] <= lpm_add_sub:acc.result
phi_out[13] <= lpm_add_sub:acc.result
phi_out[14] <= lpm_add_sub:acc.result
phi_out[15] <= lpm_add_sub:acc.result
phi_out[16] <= lpm_add_sub:acc.result
phi_out[17] <= lpm_add_sub:acc.result
phi_out[18] <= lpm_add_sub:acc.result
phi_out[19] <= lpm_add_sub:acc.result
phi_out[20] <= lpm_add_sub:acc.result
phi_out[21] <= lpm_add_sub:acc.result
phi_out[22] <= lpm_add_sub:acc.result
phi_out[23] <= lpm_add_sub:acc.result
phi_out[24] <= lpm_add_sub:acc.result
phi_out[25] <= lpm_add_sub:acc.result
phi_out[26] <= lpm_add_sub:acc.result
phi_out[27] <= lpm_add_sub:acc.result
phi_out[28] <= lpm_add_sub:acc.result
phi_out[29] <= lpm_add_sub:acc.result
phi_out[30] <= lpm_add_sub:acc.result
phi_out[31] <= lpm_add_sub:acc.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc
dataa[0] => add_sub_v6h:auto_generated.dataa[0]
dataa[1] => add_sub_v6h:auto_generated.dataa[1]
dataa[2] => add_sub_v6h:auto_generated.dataa[2]
dataa[3] => add_sub_v6h:auto_generated.dataa[3]
dataa[4] => add_sub_v6h:auto_generated.dataa[4]
dataa[5] => add_sub_v6h:auto_generated.dataa[5]
dataa[6] => add_sub_v6h:auto_generated.dataa[6]
dataa[7] => add_sub_v6h:auto_generated.dataa[7]
dataa[8] => add_sub_v6h:auto_generated.dataa[8]
dataa[9] => add_sub_v6h:auto_generated.dataa[9]
dataa[10] => add_sub_v6h:auto_generated.dataa[10]
dataa[11] => add_sub_v6h:auto_generated.dataa[11]
dataa[12] => add_sub_v6h:auto_generated.dataa[12]
dataa[13] => add_sub_v6h:auto_generated.dataa[13]
dataa[14] => add_sub_v6h:auto_generated.dataa[14]
dataa[15] => add_sub_v6h:auto_generated.dataa[15]
dataa[16] => add_sub_v6h:auto_generated.dataa[16]
dataa[17] => add_sub_v6h:auto_generated.dataa[17]
dataa[18] => add_sub_v6h:auto_generated.dataa[18]
dataa[19] => add_sub_v6h:auto_generated.dataa[19]
dataa[20] => add_sub_v6h:auto_generated.dataa[20]
dataa[21] => add_sub_v6h:auto_generated.dataa[21]
dataa[22] => add_sub_v6h:auto_generated.dataa[22]
dataa[23] => add_sub_v6h:auto_generated.dataa[23]
dataa[24] => add_sub_v6h:auto_generated.dataa[24]
dataa[25] => add_sub_v6h:auto_generated.dataa[25]
dataa[26] => add_sub_v6h:auto_generated.dataa[26]
dataa[27] => add_sub_v6h:auto_generated.dataa[27]
dataa[28] => add_sub_v6h:auto_generated.dataa[28]
dataa[29] => add_sub_v6h:auto_generated.dataa[29]
dataa[30] => add_sub_v6h:auto_generated.dataa[30]
dataa[31] => add_sub_v6h:auto_generated.dataa[31]
datab[0] => add_sub_v6h:auto_generated.datab[0]
datab[1] => add_sub_v6h:auto_generated.datab[1]
datab[2] => add_sub_v6h:auto_generated.datab[2]
datab[3] => add_sub_v6h:auto_generated.datab[3]
datab[4] => add_sub_v6h:auto_generated.datab[4]
datab[5] => add_sub_v6h:auto_generated.datab[5]
datab[6] => add_sub_v6h:auto_generated.datab[6]
datab[7] => add_sub_v6h:auto_generated.datab[7]
datab[8] => add_sub_v6h:auto_generated.datab[8]
datab[9] => add_sub_v6h:auto_generated.datab[9]
datab[10] => add_sub_v6h:auto_generated.datab[10]
datab[11] => add_sub_v6h:auto_generated.datab[11]
datab[12] => add_sub_v6h:auto_generated.datab[12]
datab[13] => add_sub_v6h:auto_generated.datab[13]
datab[14] => add_sub_v6h:auto_generated.datab[14]
datab[15] => add_sub_v6h:auto_generated.datab[15]
datab[16] => add_sub_v6h:auto_generated.datab[16]
datab[17] => add_sub_v6h:auto_generated.datab[17]
datab[18] => add_sub_v6h:auto_generated.datab[18]
datab[19] => add_sub_v6h:auto_generated.datab[19]
datab[20] => add_sub_v6h:auto_generated.datab[20]
datab[21] => add_sub_v6h:auto_generated.datab[21]
datab[22] => add_sub_v6h:auto_generated.datab[22]
datab[23] => add_sub_v6h:auto_generated.datab[23]
datab[24] => add_sub_v6h:auto_generated.datab[24]
datab[25] => add_sub_v6h:auto_generated.datab[25]
datab[26] => add_sub_v6h:auto_generated.datab[26]
datab[27] => add_sub_v6h:auto_generated.datab[27]
datab[28] => add_sub_v6h:auto_generated.datab[28]
datab[29] => add_sub_v6h:auto_generated.datab[29]
datab[30] => add_sub_v6h:auto_generated.datab[30]
datab[31] => add_sub_v6h:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => add_sub_v6h:auto_generated.add_sub
clock => add_sub_v6h:auto_generated.clock
aclr => add_sub_v6h:auto_generated.aclr
clken => add_sub_v6h:auto_generated.clken
result[0] <= add_sub_v6h:auto_generated.result[0]
result[1] <= add_sub_v6h:auto_generated.result[1]
result[2] <= add_sub_v6h:auto_generated.result[2]
result[3] <= add_sub_v6h:auto_generated.result[3]
result[4] <= add_sub_v6h:auto_generated.result[4]
result[5] <= add_sub_v6h:auto_generated.result[5]
result[6] <= add_sub_v6h:auto_generated.result[6]
result[7] <= add_sub_v6h:auto_generated.result[7]
result[8] <= add_sub_v6h:auto_generated.result[8]
result[9] <= add_sub_v6h:auto_generated.result[9]
result[10] <= add_sub_v6h:auto_generated.result[10]
result[11] <= add_sub_v6h:auto_generated.result[11]
result[12] <= add_sub_v6h:auto_generated.result[12]
result[13] <= add_sub_v6h:auto_generated.result[13]
result[14] <= add_sub_v6h:auto_generated.result[14]
result[15] <= add_sub_v6h:auto_generated.result[15]
result[16] <= add_sub_v6h:auto_generated.result[16]
result[17] <= add_sub_v6h:auto_generated.result[17]
result[18] <= add_sub_v6h:auto_generated.result[18]
result[19] <= add_sub_v6h:auto_generated.result[19]
result[20] <= add_sub_v6h:auto_generated.result[20]
result[21] <= add_sub_v6h:auto_generated.result[21]
result[22] <= add_sub_v6h:auto_generated.result[22]
result[23] <= add_sub_v6h:auto_generated.result[23]
result[24] <= add_sub_v6h:auto_generated.result[24]
result[25] <= add_sub_v6h:auto_generated.result[25]
result[26] <= add_sub_v6h:auto_generated.result[26]
result[27] <= add_sub_v6h:auto_generated.result[27]
result[28] <= add_sub_v6h:auto_generated.result[28]
result[29] <= add_sub_v6h:auto_generated.result[29]
result[30] <= add_sub_v6h:auto_generated.result[30]
result[31] <= add_sub_v6h:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated
aclr => pipeline_dffe[31].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_inc_int[0] => phi_int_arr_reg.DATAB
phi_inc_int[1] => phi_int_arr_reg.DATAB
phi_inc_int[2] => phi_int_arr_reg.DATAB
phi_inc_int[3] => phi_int_arr_reg.DATAB
phi_inc_int[4] => phi_int_arr_reg.DATAB
phi_inc_int[5] => phi_int_arr_reg.DATAB
phi_inc_int[6] => phi_int_arr_reg.DATAB
phi_inc_int[7] => phi_int_arr_reg.DATAB
phi_inc_int[8] => phi_int_arr_reg.DATAB
phi_inc_int[9] => phi_int_arr_reg.DATAB
phi_inc_int[10] => phi_int_arr_reg.DATAB
phi_inc_int[11] => phi_int_arr_reg.DATAB
phi_inc_int[12] => phi_int_arr_reg.DATAB
phi_inc_int[13] => phi_int_arr_reg.DATAB
phi_inc_int[14] => phi_int_arr_reg.DATAB
phi_inc_int[15] => phi_int_arr_reg.DATAB
phi_inc_int[16] => phi_int_arr_reg.DATAB
phi_inc_int[17] => phi_int_arr_reg.DATAB
phi_inc_int[18] => phi_int_arr_reg.DATAB
phi_inc_int[19] => phi_int_arr_reg.DATAB
phi_inc_int[20] => phi_int_arr_reg.DATAB
phi_inc_int[21] => phi_int_arr_reg.DATAB
phi_inc_int[22] => phi_int_arr_reg.DATAB
phi_inc_int[23] => phi_int_arr_reg.DATAB
phi_inc_int[24] => phi_int_arr_reg.DATAB
phi_inc_int[25] => phi_int_arr_reg.DATAB
phi_inc_int[26] => phi_int_arr_reg.DATAB
phi_inc_int[27] => phi_int_arr_reg.DATAB
phi_inc_int[28] => phi_int_arr_reg.DATAB
phi_inc_int[29] => phi_int_arr_reg.DATAB
phi_inc_int[30] => phi_int_arr_reg.DATAB
phi_inc_int[31] => phi_int_arr_reg.DATAB
phi_acc_reg[0] <= phi_out_w[0].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[1] <= phi_out_w[1].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[2] <= phi_out_w[2].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[3] <= phi_out_w[3].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[4] <= phi_out_w[4].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[5] <= phi_out_w[5].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[6] <= phi_out_w[6].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[7] <= phi_out_w[7].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[8] <= phi_out_w[8].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[9] <= phi_out_w[9].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[10] <= phi_out_w[10].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[11] <= phi_out_w[11].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[12] <= phi_out_w[12].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[13] <= phi_out_w[13].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[14] <= phi_out_w[14].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[15] <= phi_out_w[15].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[16] <= phi_out_w[16].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[17] <= phi_out_w[17].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[18] <= phi_out_w[18].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[19] <= phi_out_w[19].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[20] <= phi_out_w[20].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[21] <= phi_out_w[21].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[22] <= phi_out_w[22].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[23] <= phi_out_w[23].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[24] <= phi_out_w[24].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[25] <= phi_out_w[25].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[26] <= phi_out_w[26].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[27] <= phi_out_w[27].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[28] <= phi_out_w[28].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[29] <= phi_out_w[29].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[30] <= phi_out_w[30].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[31] <= phi_out_w[31].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc
dataa[0] => add_sub_m3i:auto_generated.dataa[0]
dataa[1] => add_sub_m3i:auto_generated.dataa[1]
dataa[2] => add_sub_m3i:auto_generated.dataa[2]
dataa[3] => add_sub_m3i:auto_generated.dataa[3]
dataa[4] => add_sub_m3i:auto_generated.dataa[4]
dataa[5] => add_sub_m3i:auto_generated.dataa[5]
dataa[6] => add_sub_m3i:auto_generated.dataa[6]
dataa[7] => add_sub_m3i:auto_generated.dataa[7]
dataa[8] => add_sub_m3i:auto_generated.dataa[8]
dataa[9] => add_sub_m3i:auto_generated.dataa[9]
dataa[10] => add_sub_m3i:auto_generated.dataa[10]
dataa[11] => add_sub_m3i:auto_generated.dataa[11]
dataa[12] => add_sub_m3i:auto_generated.dataa[12]
dataa[13] => add_sub_m3i:auto_generated.dataa[13]
dataa[14] => add_sub_m3i:auto_generated.dataa[14]
dataa[15] => add_sub_m3i:auto_generated.dataa[15]
dataa[16] => add_sub_m3i:auto_generated.dataa[16]
dataa[17] => add_sub_m3i:auto_generated.dataa[17]
dataa[18] => add_sub_m3i:auto_generated.dataa[18]
dataa[19] => add_sub_m3i:auto_generated.dataa[19]
dataa[20] => add_sub_m3i:auto_generated.dataa[20]
dataa[21] => add_sub_m3i:auto_generated.dataa[21]
dataa[22] => add_sub_m3i:auto_generated.dataa[22]
dataa[23] => add_sub_m3i:auto_generated.dataa[23]
dataa[24] => add_sub_m3i:auto_generated.dataa[24]
dataa[25] => add_sub_m3i:auto_generated.dataa[25]
dataa[26] => add_sub_m3i:auto_generated.dataa[26]
dataa[27] => add_sub_m3i:auto_generated.dataa[27]
dataa[28] => add_sub_m3i:auto_generated.dataa[28]
dataa[29] => add_sub_m3i:auto_generated.dataa[29]
dataa[30] => add_sub_m3i:auto_generated.dataa[30]
dataa[31] => add_sub_m3i:auto_generated.dataa[31]
datab[0] => add_sub_m3i:auto_generated.datab[0]
datab[1] => add_sub_m3i:auto_generated.datab[1]
datab[2] => add_sub_m3i:auto_generated.datab[2]
datab[3] => add_sub_m3i:auto_generated.datab[3]
datab[4] => add_sub_m3i:auto_generated.datab[4]
datab[5] => add_sub_m3i:auto_generated.datab[5]
datab[6] => add_sub_m3i:auto_generated.datab[6]
datab[7] => add_sub_m3i:auto_generated.datab[7]
datab[8] => add_sub_m3i:auto_generated.datab[8]
datab[9] => add_sub_m3i:auto_generated.datab[9]
datab[10] => add_sub_m3i:auto_generated.datab[10]
datab[11] => add_sub_m3i:auto_generated.datab[11]
datab[12] => add_sub_m3i:auto_generated.datab[12]
datab[13] => add_sub_m3i:auto_generated.datab[13]
datab[14] => add_sub_m3i:auto_generated.datab[14]
datab[15] => add_sub_m3i:auto_generated.datab[15]
datab[16] => add_sub_m3i:auto_generated.datab[16]
datab[17] => add_sub_m3i:auto_generated.datab[17]
datab[18] => add_sub_m3i:auto_generated.datab[18]
datab[19] => add_sub_m3i:auto_generated.datab[19]
datab[20] => add_sub_m3i:auto_generated.datab[20]
datab[21] => add_sub_m3i:auto_generated.datab[21]
datab[22] => add_sub_m3i:auto_generated.datab[22]
datab[23] => add_sub_m3i:auto_generated.datab[23]
datab[24] => add_sub_m3i:auto_generated.datab[24]
datab[25] => add_sub_m3i:auto_generated.datab[25]
datab[26] => add_sub_m3i:auto_generated.datab[26]
datab[27] => add_sub_m3i:auto_generated.datab[27]
datab[28] => add_sub_m3i:auto_generated.datab[28]
datab[29] => add_sub_m3i:auto_generated.datab[29]
datab[30] => add_sub_m3i:auto_generated.datab[30]
datab[31] => add_sub_m3i:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_m3i:auto_generated.clock
aclr => add_sub_m3i:auto_generated.aclr
clken => add_sub_m3i:auto_generated.clken
result[0] <= add_sub_m3i:auto_generated.result[0]
result[1] <= add_sub_m3i:auto_generated.result[1]
result[2] <= add_sub_m3i:auto_generated.result[2]
result[3] <= add_sub_m3i:auto_generated.result[3]
result[4] <= add_sub_m3i:auto_generated.result[4]
result[5] <= add_sub_m3i:auto_generated.result[5]
result[6] <= add_sub_m3i:auto_generated.result[6]
result[7] <= add_sub_m3i:auto_generated.result[7]
result[8] <= add_sub_m3i:auto_generated.result[8]
result[9] <= add_sub_m3i:auto_generated.result[9]
result[10] <= add_sub_m3i:auto_generated.result[10]
result[11] <= add_sub_m3i:auto_generated.result[11]
result[12] <= add_sub_m3i:auto_generated.result[12]
result[13] <= add_sub_m3i:auto_generated.result[13]
result[14] <= add_sub_m3i:auto_generated.result[14]
result[15] <= add_sub_m3i:auto_generated.result[15]
result[16] <= add_sub_m3i:auto_generated.result[16]
result[17] <= add_sub_m3i:auto_generated.result[17]
result[18] <= add_sub_m3i:auto_generated.result[18]
result[19] <= add_sub_m3i:auto_generated.result[19]
result[20] <= add_sub_m3i:auto_generated.result[20]
result[21] <= add_sub_m3i:auto_generated.result[21]
result[22] <= add_sub_m3i:auto_generated.result[22]
result[23] <= add_sub_m3i:auto_generated.result[23]
result[24] <= add_sub_m3i:auto_generated.result[24]
result[25] <= add_sub_m3i:auto_generated.result[25]
result[26] <= add_sub_m3i:auto_generated.result[26]
result[27] <= add_sub_m3i:auto_generated.result[27]
result[28] <= add_sub_m3i:auto_generated.result[28]
result[29] <= add_sub_m3i:auto_generated.result[29]
result[30] <= add_sub_m3i:auto_generated.result[30]
result[31] <= add_sub_m3i:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated
aclr => pipeline_dffe[31].IN0
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001
clk => dxxrv[0]~reg0.CLK
clk => dxxrv[1]~reg0.CLK
clk => dxxrv[2]~reg0.CLK
clk => dxxrv[3]~reg0.CLK
clk => dxxrv[4]~reg0.CLK
clk => lsfr_reg[0].CLK
clk => lsfr_reg[1].CLK
clk => lsfr_reg[2].CLK
clk => lsfr_reg[3].CLK
clk => lsfr_reg[4].CLK
clk => lsfr_reg[5].CLK
clk => lsfr_reg[6].CLK
clk => lsfr_reg[7].CLK
clk => lsfr_reg[8].CLK
clk => lsfr_reg[9].CLK
clk => lsfr_reg[10].CLK
clk => lsfr_reg[11].CLK
clk => lsfr_reg[12].CLK
clk => lsfr_reg[13].CLK
clk => lsfr_reg[14].CLK
clk => lsfr_reg[15].CLK
clken => dxxrv[0]~reg0.ENA
clken => lsfr_reg[15].ENA
clken => lsfr_reg[14].ENA
clken => lsfr_reg[13].ENA
clken => lsfr_reg[12].ENA
clken => lsfr_reg[11].ENA
clken => lsfr_reg[10].ENA
clken => lsfr_reg[9].ENA
clken => lsfr_reg[8].ENA
clken => lsfr_reg[7].ENA
clken => lsfr_reg[6].ENA
clken => lsfr_reg[5].ENA
clken => lsfr_reg[4].ENA
clken => lsfr_reg[3].ENA
clken => lsfr_reg[2].ENA
clken => lsfr_reg[1].ENA
clken => lsfr_reg[0].ENA
clken => dxxrv[4]~reg0.ENA
clken => dxxrv[3]~reg0.ENA
clken => dxxrv[2]~reg0.ENA
clken => dxxrv[1]~reg0.ENA
reset => dxxrv[0]~reg0.ACLR
reset => dxxrv[1]~reg0.ACLR
reset => dxxrv[2]~reg0.ACLR
reset => dxxrv[3]~reg0.ACLR
reset => dxxrv[4]~reg0.ACLR
reset => lsfr_reg[0].PRESET
reset => lsfr_reg[1].ACLR
reset => lsfr_reg[2].PRESET
reset => lsfr_reg[3].PRESET
reset => lsfr_reg[4].PRESET
reset => lsfr_reg[5].ACLR
reset => lsfr_reg[6].PRESET
reset => lsfr_reg[7].PRESET
reset => lsfr_reg[8].ACLR
reset => lsfr_reg[9].PRESET
reset => lsfr_reg[10].ACLR
reset => lsfr_reg[11].PRESET
reset => lsfr_reg[12].PRESET
reset => lsfr_reg[13].ACLR
reset => lsfr_reg[14].ACLR
reset => lsfr_reg[15].PRESET
dxxrv[0] <= dxxrv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[1] <= dxxrv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[2] <= dxxrv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[3] <= dxxrv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[4] <= dxxrv[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dxxpdi[0] => phi_dither_in_w[0].IN1
dxxpdi[1] => phi_dither_in_w[1].IN1
dxxpdi[2] => phi_dither_in_w[2].IN1
dxxpdi[3] => phi_dither_in_w[3].IN1
dxxpdi[4] => phi_dither_in_w[4].IN1
dxxpdi[5] => phi_dither_in_w[5].IN1
dxxpdi[6] => phi_dither_in_w[6].IN1
dxxpdi[7] => phi_dither_in_w[7].IN1
dxxpdi[8] => phi_dither_in_w[8].IN1
dxxpdi[9] => phi_dither_in_w[9].IN1
dxxpdi[10] => phi_dither_in_w[10].IN1
dxxpdi[11] => phi_dither_in_w[11].IN1
dxxpdi[12] => phi_dither_in_w[12].IN1
dxxpdi[13] => phi_dither_in_w[13].IN1
dxxpdi[14] => phi_dither_in_w[14].IN1
dxxpdi[15] => phi_dither_in_w[15].IN1
dxxpdi[16] => phi_dither_in_w[16].IN1
dxxpdi[17] => phi_dither_in_w[17].IN1
dxxpdi[18] => phi_dither_in_w[18].IN1
dxxpdi[19] => phi_dither_in_w[19].IN1
dxxpdi[20] => phi_dither_in_w[20].IN1
rval[0] => rval_w[0].IN1
rval[1] => rval_w[1].IN1
rval[2] => rval_w[2].IN1
rval[3] => rval_w[3].IN1
rval[4] => rval_w[4].IN17
dxxpdo[0] <= dxxpdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[1] <= dxxpdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[2] <= dxxpdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[3] <= dxxpdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[4] <= dxxpdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[5] <= dxxpdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[6] <= dxxpdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[7] <= dxxpdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[8] <= dxxpdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[9] <= dxxpdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[10] <= dxxpdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[11] <= dxxpdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[12] <= dxxpdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[13] <= dxxpdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[14] <= dxxpdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[15] <= dxxpdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[16] <= dxxpdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[17] <= dxxpdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[18] <= dxxpdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[19] <= dxxpdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[20] <= dxxpdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014
dataa[0] => add_sub_hsh:auto_generated.dataa[0]
dataa[1] => add_sub_hsh:auto_generated.dataa[1]
dataa[2] => add_sub_hsh:auto_generated.dataa[2]
dataa[3] => add_sub_hsh:auto_generated.dataa[3]
dataa[4] => add_sub_hsh:auto_generated.dataa[4]
dataa[5] => add_sub_hsh:auto_generated.dataa[5]
dataa[6] => add_sub_hsh:auto_generated.dataa[6]
dataa[7] => add_sub_hsh:auto_generated.dataa[7]
dataa[8] => add_sub_hsh:auto_generated.dataa[8]
dataa[9] => add_sub_hsh:auto_generated.dataa[9]
dataa[10] => add_sub_hsh:auto_generated.dataa[10]
dataa[11] => add_sub_hsh:auto_generated.dataa[11]
dataa[12] => add_sub_hsh:auto_generated.dataa[12]
dataa[13] => add_sub_hsh:auto_generated.dataa[13]
dataa[14] => add_sub_hsh:auto_generated.dataa[14]
dataa[15] => add_sub_hsh:auto_generated.dataa[15]
dataa[16] => add_sub_hsh:auto_generated.dataa[16]
dataa[17] => add_sub_hsh:auto_generated.dataa[17]
dataa[18] => add_sub_hsh:auto_generated.dataa[18]
dataa[19] => add_sub_hsh:auto_generated.dataa[19]
dataa[20] => add_sub_hsh:auto_generated.dataa[20]
datab[0] => add_sub_hsh:auto_generated.datab[0]
datab[1] => add_sub_hsh:auto_generated.datab[1]
datab[2] => add_sub_hsh:auto_generated.datab[2]
datab[3] => add_sub_hsh:auto_generated.datab[3]
datab[4] => add_sub_hsh:auto_generated.datab[4]
datab[5] => add_sub_hsh:auto_generated.datab[5]
datab[6] => add_sub_hsh:auto_generated.datab[6]
datab[7] => add_sub_hsh:auto_generated.datab[7]
datab[8] => add_sub_hsh:auto_generated.datab[8]
datab[9] => add_sub_hsh:auto_generated.datab[9]
datab[10] => add_sub_hsh:auto_generated.datab[10]
datab[11] => add_sub_hsh:auto_generated.datab[11]
datab[12] => add_sub_hsh:auto_generated.datab[12]
datab[13] => add_sub_hsh:auto_generated.datab[13]
datab[14] => add_sub_hsh:auto_generated.datab[14]
datab[15] => add_sub_hsh:auto_generated.datab[15]
datab[16] => add_sub_hsh:auto_generated.datab[16]
datab[17] => add_sub_hsh:auto_generated.datab[17]
datab[18] => add_sub_hsh:auto_generated.datab[18]
datab[19] => add_sub_hsh:auto_generated.datab[19]
datab[20] => add_sub_hsh:auto_generated.datab[20]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_hsh:auto_generated.clock
aclr => add_sub_hsh:auto_generated.aclr
clken => add_sub_hsh:auto_generated.clken
result[0] <= add_sub_hsh:auto_generated.result[0]
result[1] <= add_sub_hsh:auto_generated.result[1]
result[2] <= add_sub_hsh:auto_generated.result[2]
result[3] <= add_sub_hsh:auto_generated.result[3]
result[4] <= add_sub_hsh:auto_generated.result[4]
result[5] <= add_sub_hsh:auto_generated.result[5]
result[6] <= add_sub_hsh:auto_generated.result[6]
result[7] <= add_sub_hsh:auto_generated.result[7]
result[8] <= add_sub_hsh:auto_generated.result[8]
result[9] <= add_sub_hsh:auto_generated.result[9]
result[10] <= add_sub_hsh:auto_generated.result[10]
result[11] <= add_sub_hsh:auto_generated.result[11]
result[12] <= add_sub_hsh:auto_generated.result[12]
result[13] <= add_sub_hsh:auto_generated.result[13]
result[14] <= add_sub_hsh:auto_generated.result[14]
result[15] <= add_sub_hsh:auto_generated.result[15]
result[16] <= add_sub_hsh:auto_generated.result[16]
result[17] <= add_sub_hsh:auto_generated.result[17]
result[18] <= add_sub_hsh:auto_generated.result[18]
result[19] <= add_sub_hsh:auto_generated.result[19]
result[20] <= add_sub_hsh:auto_generated.result[20]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_hsh:auto_generated
aclr => pipeline_dffe[20].IN0
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN40
dataa[1] => op_1.IN38
dataa[2] => op_1.IN36
dataa[3] => op_1.IN34
dataa[4] => op_1.IN32
dataa[5] => op_1.IN30
dataa[6] => op_1.IN28
dataa[7] => op_1.IN26
dataa[8] => op_1.IN24
dataa[9] => op_1.IN22
dataa[10] => op_1.IN20
dataa[11] => op_1.IN18
dataa[12] => op_1.IN16
dataa[13] => op_1.IN14
dataa[14] => op_1.IN12
dataa[15] => op_1.IN10
dataa[16] => op_1.IN8
dataa[17] => op_1.IN6
dataa[18] => op_1.IN4
dataa[19] => op_1.IN2
dataa[20] => op_1.IN0
datab[0] => op_1.IN41
datab[1] => op_1.IN39
datab[2] => op_1.IN37
datab[3] => op_1.IN35
datab[4] => op_1.IN33
datab[5] => op_1.IN31
datab[6] => op_1.IN29
datab[7] => op_1.IN27
datab[8] => op_1.IN25
datab[9] => op_1.IN23
datab[10] => op_1.IN21
datab[11] => op_1.IN19
datab[12] => op_1.IN17
datab[13] => op_1.IN15
datab[14] => op_1.IN13
datab[15] => op_1.IN11
datab[16] => op_1.IN9
datab[17] => op_1.IN7
datab[18] => op_1.IN5
datab[19] => op_1.IN3
datab[20] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_apr_dxx:ux0219
pcc_w[0] => ~NO_FANOUT~
pcc_w[1] => ~NO_FANOUT~
pcc_w[2] => ~NO_FANOUT~
pcc_w[3] => ~NO_FANOUT~
pcc_w[4] => ~NO_FANOUT~
pcc_w[5] => ~NO_FANOUT~
pcc_w[6] => ~NO_FANOUT~
pcc_w[7] => ~NO_FANOUT~
pcc_w[8] => ~NO_FANOUT~
pcc_w[9] => ~NO_FANOUT~
pcc_w[10] => ~NO_FANOUT~
pcc_w[11] => pcc_d[0].DATAIN
pcc_w[12] => pcc_d[1].DATAIN
pcc_w[13] => pcc_d[2].DATAIN
pcc_w[14] => pcc_d[3].DATAIN
pcc_w[15] => pcc_d[4].DATAIN
pcc_w[16] => pcc_d[5].DATAIN
pcc_w[17] => pcc_d[6].DATAIN
pcc_w[18] => pcc_d[7].DATAIN
pcc_w[19] => pcc_d[8].DATAIN
pcc_w[20] => pcc_d[9].DATAIN
pcc_w[21] => pcc_d[10].DATAIN
pcc_w[22] => pcc_d[11].DATAIN
pcc_w[23] => pcc_d[12].DATAIN
pcc_w[24] => pcc_d[13].DATAIN
pcc_w[25] => pcc_d[14].DATAIN
pcc_w[26] => pcc_d[15].DATAIN
pcc_w[27] => pcc_d[16].DATAIN
pcc_w[28] => pcc_d[17].DATAIN
pcc_w[29] => pcc_d[18].DATAIN
pcc_w[30] => pcc_d[19].DATAIN
pcc_w[31] => pcc_d[20].DATAIN
pcc_d[0] <= pcc_w[11].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[1] <= pcc_w[12].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[2] <= pcc_w[13].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[3] <= pcc_w[14].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[4] <= pcc_w[15].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[5] <= pcc_w[16].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[6] <= pcc_w[17].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[7] <= pcc_w[18].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[8] <= pcc_w[19].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[9] <= pcc_w[20].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[10] <= pcc_w[21].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[11] <= pcc_w[22].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[12] <= pcc_w[23].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[13] <= pcc_w[24].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[14] <= pcc_w[25].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[15] <= pcc_w[26].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[16] <= pcc_w[27].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[17] <= pcc_w[28].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[18] <= pcc_w[29].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[19] <= pcc_w[30].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[20] <= pcc_w[31].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[21] <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_acc[0] => phi_inc_i_w[0].IN1
phi_acc[1] => phi_inc_i_w[1].IN1
phi_acc[2] => phi_inc_i_w[2].IN1
phi_acc[3] => phi_inc_i_w[3].IN1
phi_acc[4] => phi_inc_i_w[4].IN1
phi_acc[5] => phi_inc_i_w[5].IN1
phi_acc[6] => phi_inc_i_w[6].IN1
phi_acc[7] => phi_inc_i_w[7].IN1
phi_acc[8] => phi_inc_i_w[8].IN1
phi_acc[9] => phi_inc_i_w[9].IN1
phi_acc[10] => phi_inc_i_w[10].IN1
phi_acc[11] => phi_inc_i_w[11].IN1
phi_acc[12] => phi_inc_i_w[12].IN1
phi_acc[13] => phi_inc_i_w[13].IN1
phi_acc[14] => phi_inc_i_w[14].IN1
phi_acc[15] => phi_inc_i_w[15].IN1
phi_mod_int[0] => phi_mod_int_reg[0][0].DATAIN
phi_mod_int[1] => phi_mod_int_reg[0][1].DATAIN
phi_mod_int[2] => phi_mod_int_reg[0][2].DATAIN
phi_mod_int[3] => phi_mod_int_reg[0][3].DATAIN
phi_mod_int[4] => phi_mod_int_reg[0][4].DATAIN
phi_mod_int[5] => phi_mod_int_reg[0][5].DATAIN
phi_mod_int[6] => phi_mod_int_reg[0][6].DATAIN
phi_mod_int[7] => phi_mod_int_reg[0][7].DATAIN
phi_mod_int[8] => phi_mod_int_reg[0][8].DATAIN
phi_mod_int[9] => phi_mod_int_reg[0][9].DATAIN
phi_mod_int[10] => phi_mod_int_reg[0][10].DATAIN
phi_mod_int[11] => phi_mod_int_reg[0][11].DATAIN
phi_mod_int[12] => phi_mod_int_reg[0][12].DATAIN
phi_mod_int[13] => phi_mod_int_reg[0][13].DATAIN
phi_mod_int[14] => phi_mod_int_reg[0][14].DATAIN
phi_mod_int[15] => phi_mod_int_reg[0][15].DATAIN
phi_out[0] <= lpm_add_sub:acc.result
phi_out[1] <= lpm_add_sub:acc.result
phi_out[2] <= lpm_add_sub:acc.result
phi_out[3] <= lpm_add_sub:acc.result
phi_out[4] <= lpm_add_sub:acc.result
phi_out[5] <= lpm_add_sub:acc.result
phi_out[6] <= lpm_add_sub:acc.result
phi_out[7] <= lpm_add_sub:acc.result
phi_out[8] <= lpm_add_sub:acc.result
phi_out[9] <= lpm_add_sub:acc.result
phi_out[10] <= lpm_add_sub:acc.result
phi_out[11] <= lpm_add_sub:acc.result
phi_out[12] <= lpm_add_sub:acc.result
phi_out[13] <= lpm_add_sub:acc.result
phi_out[14] <= lpm_add_sub:acc.result
phi_out[15] <= lpm_add_sub:acc.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|lpm_add_sub:acc
dataa[0] => add_sub_17h:auto_generated.dataa[0]
dataa[1] => add_sub_17h:auto_generated.dataa[1]
dataa[2] => add_sub_17h:auto_generated.dataa[2]
dataa[3] => add_sub_17h:auto_generated.dataa[3]
dataa[4] => add_sub_17h:auto_generated.dataa[4]
dataa[5] => add_sub_17h:auto_generated.dataa[5]
dataa[6] => add_sub_17h:auto_generated.dataa[6]
dataa[7] => add_sub_17h:auto_generated.dataa[7]
dataa[8] => add_sub_17h:auto_generated.dataa[8]
dataa[9] => add_sub_17h:auto_generated.dataa[9]
dataa[10] => add_sub_17h:auto_generated.dataa[10]
dataa[11] => add_sub_17h:auto_generated.dataa[11]
dataa[12] => add_sub_17h:auto_generated.dataa[12]
dataa[13] => add_sub_17h:auto_generated.dataa[13]
dataa[14] => add_sub_17h:auto_generated.dataa[14]
dataa[15] => add_sub_17h:auto_generated.dataa[15]
datab[0] => add_sub_17h:auto_generated.datab[0]
datab[1] => add_sub_17h:auto_generated.datab[1]
datab[2] => add_sub_17h:auto_generated.datab[2]
datab[3] => add_sub_17h:auto_generated.datab[3]
datab[4] => add_sub_17h:auto_generated.datab[4]
datab[5] => add_sub_17h:auto_generated.datab[5]
datab[6] => add_sub_17h:auto_generated.datab[6]
datab[7] => add_sub_17h:auto_generated.datab[7]
datab[8] => add_sub_17h:auto_generated.datab[8]
datab[9] => add_sub_17h:auto_generated.datab[9]
datab[10] => add_sub_17h:auto_generated.datab[10]
datab[11] => add_sub_17h:auto_generated.datab[11]
datab[12] => add_sub_17h:auto_generated.datab[12]
datab[13] => add_sub_17h:auto_generated.datab[13]
datab[14] => add_sub_17h:auto_generated.datab[14]
datab[15] => add_sub_17h:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_17h:auto_generated.add_sub
clock => add_sub_17h:auto_generated.clock
aclr => add_sub_17h:auto_generated.aclr
clken => add_sub_17h:auto_generated.clken
result[0] <= add_sub_17h:auto_generated.result[0]
result[1] <= add_sub_17h:auto_generated.result[1]
result[2] <= add_sub_17h:auto_generated.result[2]
result[3] <= add_sub_17h:auto_generated.result[3]
result[4] <= add_sub_17h:auto_generated.result[4]
result[5] <= add_sub_17h:auto_generated.result[5]
result[6] <= add_sub_17h:auto_generated.result[6]
result[7] <= add_sub_17h:auto_generated.result[7]
result[8] <= add_sub_17h:auto_generated.result[8]
result[9] <= add_sub_17h:auto_generated.result[9]
result[10] <= add_sub_17h:auto_generated.result[10]
result[11] <= add_sub_17h:auto_generated.result[11]
result[12] <= add_sub_17h:auto_generated.result[12]
result[13] <= add_sub_17h:auto_generated.result[13]
result[14] <= add_sub_17h:auto_generated.result[14]
result[15] <= add_sub_17h:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_17h:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0
dataa[0] => add_sub_kqg:auto_generated.dataa[0]
dataa[1] => add_sub_kqg:auto_generated.dataa[1]
dataa[2] => add_sub_kqg:auto_generated.dataa[2]
dataa[3] => add_sub_kqg:auto_generated.dataa[3]
dataa[4] => add_sub_kqg:auto_generated.dataa[4]
dataa[5] => add_sub_kqg:auto_generated.dataa[5]
dataa[6] => add_sub_kqg:auto_generated.dataa[6]
dataa[7] => add_sub_kqg:auto_generated.dataa[7]
dataa[8] => add_sub_kqg:auto_generated.dataa[8]
dataa[9] => add_sub_kqg:auto_generated.dataa[9]
dataa[10] => add_sub_kqg:auto_generated.dataa[10]
dataa[11] => add_sub_kqg:auto_generated.dataa[11]
dataa[12] => add_sub_kqg:auto_generated.dataa[12]
dataa[13] => add_sub_kqg:auto_generated.dataa[13]
dataa[14] => add_sub_kqg:auto_generated.dataa[14]
dataa[15] => add_sub_kqg:auto_generated.dataa[15]
datab[0] => add_sub_kqg:auto_generated.datab[0]
datab[1] => add_sub_kqg:auto_generated.datab[1]
datab[2] => add_sub_kqg:auto_generated.datab[2]
datab[3] => add_sub_kqg:auto_generated.datab[3]
datab[4] => add_sub_kqg:auto_generated.datab[4]
datab[5] => add_sub_kqg:auto_generated.datab[5]
datab[6] => add_sub_kqg:auto_generated.datab[6]
datab[7] => add_sub_kqg:auto_generated.datab[7]
datab[8] => add_sub_kqg:auto_generated.datab[8]
datab[9] => add_sub_kqg:auto_generated.datab[9]
datab[10] => add_sub_kqg:auto_generated.datab[10]
datab[11] => add_sub_kqg:auto_generated.datab[11]
datab[12] => add_sub_kqg:auto_generated.datab[12]
datab[13] => add_sub_kqg:auto_generated.datab[13]
datab[14] => add_sub_kqg:auto_generated.datab[14]
datab[15] => add_sub_kqg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_kqg:auto_generated.add_sub
clock => add_sub_kqg:auto_generated.clock
aclr => add_sub_kqg:auto_generated.aclr
clken => add_sub_kqg:auto_generated.clken
result[0] <= add_sub_kqg:auto_generated.result[0]
result[1] <= add_sub_kqg:auto_generated.result[1]
result[2] <= add_sub_kqg:auto_generated.result[2]
result[3] <= add_sub_kqg:auto_generated.result[3]
result[4] <= add_sub_kqg:auto_generated.result[4]
result[5] <= add_sub_kqg:auto_generated.result[5]
result[6] <= add_sub_kqg:auto_generated.result[6]
result[7] <= add_sub_kqg:auto_generated.result[7]
result[8] <= add_sub_kqg:auto_generated.result[8]
result[9] <= add_sub_kqg:auto_generated.result[9]
result[10] <= add_sub_kqg:auto_generated.result[10]
result[11] <= add_sub_kqg:auto_generated.result[11]
result[12] <= add_sub_kqg:auto_generated.result[12]
result[13] <= add_sub_kqg:auto_generated.result[13]
result[14] <= add_sub_kqg:auto_generated.result[14]
result[15] <= add_sub_kqg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_kqg:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN28
dataa[1] => Add0.IN27
dataa[2] => Add0.IN26
dataa[3] => Add0.IN25
dataa[4] => Add0.IN24
dataa[5] => Add0.IN23
dataa[6] => Add0.IN22
dataa[7] => Add0.IN21
dataa[8] => Add0.IN20
dataa[9] => Add0.IN19
dataa[10] => Add0.IN18
dataa[11] => Add0.IN17
dataa[12] => Add0.IN16
dataa[13] => Add0.IN15
datab[0] => ~NO_FANOUT~
datab[1] => xordvalue.IN0
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN14
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0
dataa[0] => add_sub_iqg:auto_generated.dataa[0]
dataa[1] => add_sub_iqg:auto_generated.dataa[1]
dataa[2] => add_sub_iqg:auto_generated.dataa[2]
dataa[3] => add_sub_iqg:auto_generated.dataa[3]
dataa[4] => add_sub_iqg:auto_generated.dataa[4]
dataa[5] => add_sub_iqg:auto_generated.dataa[5]
dataa[6] => add_sub_iqg:auto_generated.dataa[6]
dataa[7] => add_sub_iqg:auto_generated.dataa[7]
dataa[8] => add_sub_iqg:auto_generated.dataa[8]
dataa[9] => add_sub_iqg:auto_generated.dataa[9]
dataa[10] => add_sub_iqg:auto_generated.dataa[10]
dataa[11] => add_sub_iqg:auto_generated.dataa[11]
dataa[12] => add_sub_iqg:auto_generated.dataa[12]
dataa[13] => add_sub_iqg:auto_generated.dataa[13]
datab[0] => add_sub_iqg:auto_generated.datab[0]
datab[1] => add_sub_iqg:auto_generated.datab[1]
datab[2] => add_sub_iqg:auto_generated.datab[2]
datab[3] => add_sub_iqg:auto_generated.datab[3]
datab[4] => add_sub_iqg:auto_generated.datab[4]
datab[5] => add_sub_iqg:auto_generated.datab[5]
datab[6] => add_sub_iqg:auto_generated.datab[6]
datab[7] => add_sub_iqg:auto_generated.datab[7]
datab[8] => add_sub_iqg:auto_generated.datab[8]
datab[9] => add_sub_iqg:auto_generated.datab[9]
datab[10] => add_sub_iqg:auto_generated.datab[10]
datab[11] => add_sub_iqg:auto_generated.datab[11]
datab[12] => add_sub_iqg:auto_generated.datab[12]
datab[13] => add_sub_iqg:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_iqg:auto_generated.add_sub
clock => add_sub_iqg:auto_generated.clock
aclr => add_sub_iqg:auto_generated.aclr
clken => add_sub_iqg:auto_generated.clken
result[0] <= add_sub_iqg:auto_generated.result[0]
result[1] <= add_sub_iqg:auto_generated.result[1]
result[2] <= add_sub_iqg:auto_generated.result[2]
result[3] <= add_sub_iqg:auto_generated.result[3]
result[4] <= add_sub_iqg:auto_generated.result[4]
result[5] <= add_sub_iqg:auto_generated.result[5]
result[6] <= add_sub_iqg:auto_generated.result[6]
result[7] <= add_sub_iqg:auto_generated.result[7]
result[8] <= add_sub_iqg:auto_generated.result[8]
result[9] <= add_sub_iqg:auto_generated.result[9]
result[10] <= add_sub_iqg:auto_generated.result[10]
result[11] <= add_sub_iqg:auto_generated.result[11]
result[12] <= add_sub_iqg:auto_generated.result[12]
result[13] <= add_sub_iqg:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN27
dataa[1] => Add0.IN26
dataa[2] => Add0.IN25
dataa[3] => Add0.IN24
dataa[4] => Add0.IN23
dataa[5] => Add0.IN22
dataa[6] => Add0.IN21
dataa[7] => Add0.IN20
dataa[8] => Add0.IN19
dataa[9] => Add0.IN18
dataa[10] => Add0.IN17
dataa[11] => Add0.IN16
dataa[12] => Add0.IN15
dataa[13] => Add0.IN14
datab[0] => ~NO_FANOUT~
datab[1] => xordvalue.IN0
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN28
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0
dataa[0] => add_sub_07h:auto_generated.dataa[0]
dataa[1] => add_sub_07h:auto_generated.dataa[1]
dataa[2] => add_sub_07h:auto_generated.dataa[2]
dataa[3] => add_sub_07h:auto_generated.dataa[3]
dataa[4] => add_sub_07h:auto_generated.dataa[4]
dataa[5] => add_sub_07h:auto_generated.dataa[5]
dataa[6] => add_sub_07h:auto_generated.dataa[6]
dataa[7] => add_sub_07h:auto_generated.dataa[7]
dataa[8] => add_sub_07h:auto_generated.dataa[8]
dataa[9] => add_sub_07h:auto_generated.dataa[9]
dataa[10] => add_sub_07h:auto_generated.dataa[10]
dataa[11] => add_sub_07h:auto_generated.dataa[11]
dataa[12] => add_sub_07h:auto_generated.dataa[12]
dataa[13] => add_sub_07h:auto_generated.dataa[13]
datab[0] => add_sub_07h:auto_generated.datab[0]
datab[1] => add_sub_07h:auto_generated.datab[1]
datab[2] => add_sub_07h:auto_generated.datab[2]
datab[3] => add_sub_07h:auto_generated.datab[3]
datab[4] => add_sub_07h:auto_generated.datab[4]
datab[5] => add_sub_07h:auto_generated.datab[5]
datab[6] => add_sub_07h:auto_generated.datab[6]
datab[7] => add_sub_07h:auto_generated.datab[7]
datab[8] => add_sub_07h:auto_generated.datab[8]
datab[9] => add_sub_07h:auto_generated.datab[9]
datab[10] => add_sub_07h:auto_generated.datab[10]
datab[11] => add_sub_07h:auto_generated.datab[11]
datab[12] => add_sub_07h:auto_generated.datab[12]
datab[13] => add_sub_07h:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_07h:auto_generated.add_sub
clock => add_sub_07h:auto_generated.clock
aclr => add_sub_07h:auto_generated.aclr
clken => add_sub_07h:auto_generated.clken
result[0] <= add_sub_07h:auto_generated.result[0]
result[1] <= add_sub_07h:auto_generated.result[1]
result[2] <= add_sub_07h:auto_generated.result[2]
result[3] <= add_sub_07h:auto_generated.result[3]
result[4] <= add_sub_07h:auto_generated.result[4]
result[5] <= add_sub_07h:auto_generated.result[5]
result[6] <= add_sub_07h:auto_generated.result[6]
result[7] <= add_sub_07h:auto_generated.result[7]
result[8] <= add_sub_07h:auto_generated.result[8]
result[9] <= add_sub_07h:auto_generated.result[9]
result[10] <= add_sub_07h:auto_generated.result[10]
result[11] <= add_sub_07h:auto_generated.result[11]
result[12] <= add_sub_07h:auto_generated.result[12]
result[13] <= add_sub_07h:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0
dataa[0] => add_sub_kqg:auto_generated.dataa[0]
dataa[1] => add_sub_kqg:auto_generated.dataa[1]
dataa[2] => add_sub_kqg:auto_generated.dataa[2]
dataa[3] => add_sub_kqg:auto_generated.dataa[3]
dataa[4] => add_sub_kqg:auto_generated.dataa[4]
dataa[5] => add_sub_kqg:auto_generated.dataa[5]
dataa[6] => add_sub_kqg:auto_generated.dataa[6]
dataa[7] => add_sub_kqg:auto_generated.dataa[7]
dataa[8] => add_sub_kqg:auto_generated.dataa[8]
dataa[9] => add_sub_kqg:auto_generated.dataa[9]
dataa[10] => add_sub_kqg:auto_generated.dataa[10]
dataa[11] => add_sub_kqg:auto_generated.dataa[11]
dataa[12] => add_sub_kqg:auto_generated.dataa[12]
dataa[13] => add_sub_kqg:auto_generated.dataa[13]
dataa[14] => add_sub_kqg:auto_generated.dataa[14]
dataa[15] => add_sub_kqg:auto_generated.dataa[15]
datab[0] => add_sub_kqg:auto_generated.datab[0]
datab[1] => add_sub_kqg:auto_generated.datab[1]
datab[2] => add_sub_kqg:auto_generated.datab[2]
datab[3] => add_sub_kqg:auto_generated.datab[3]
datab[4] => add_sub_kqg:auto_generated.datab[4]
datab[5] => add_sub_kqg:auto_generated.datab[5]
datab[6] => add_sub_kqg:auto_generated.datab[6]
datab[7] => add_sub_kqg:auto_generated.datab[7]
datab[8] => add_sub_kqg:auto_generated.datab[8]
datab[9] => add_sub_kqg:auto_generated.datab[9]
datab[10] => add_sub_kqg:auto_generated.datab[10]
datab[11] => add_sub_kqg:auto_generated.datab[11]
datab[12] => add_sub_kqg:auto_generated.datab[12]
datab[13] => add_sub_kqg:auto_generated.datab[13]
datab[14] => add_sub_kqg:auto_generated.datab[14]
datab[15] => add_sub_kqg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_kqg:auto_generated.add_sub
clock => add_sub_kqg:auto_generated.clock
aclr => add_sub_kqg:auto_generated.aclr
clken => add_sub_kqg:auto_generated.clken
result[0] <= add_sub_kqg:auto_generated.result[0]
result[1] <= add_sub_kqg:auto_generated.result[1]
result[2] <= add_sub_kqg:auto_generated.result[2]
result[3] <= add_sub_kqg:auto_generated.result[3]
result[4] <= add_sub_kqg:auto_generated.result[4]
result[5] <= add_sub_kqg:auto_generated.result[5]
result[6] <= add_sub_kqg:auto_generated.result[6]
result[7] <= add_sub_kqg:auto_generated.result[7]
result[8] <= add_sub_kqg:auto_generated.result[8]
result[9] <= add_sub_kqg:auto_generated.result[9]
result[10] <= add_sub_kqg:auto_generated.result[10]
result[11] <= add_sub_kqg:auto_generated.result[11]
result[12] <= add_sub_kqg:auto_generated.result[12]
result[13] <= add_sub_kqg:auto_generated.result[13]
result[14] <= add_sub_kqg:auto_generated.result[14]
result[15] <= add_sub_kqg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_kqg:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN28
dataa[1] => Add0.IN27
dataa[2] => Add0.IN26
dataa[3] => Add0.IN25
dataa[4] => Add0.IN24
dataa[5] => Add0.IN23
dataa[6] => Add0.IN22
dataa[7] => Add0.IN21
dataa[8] => Add0.IN20
dataa[9] => Add0.IN19
dataa[10] => Add0.IN18
dataa[11] => Add0.IN17
dataa[12] => Add0.IN16
dataa[13] => Add0.IN15
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN14
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0
dataa[0] => add_sub_iqg:auto_generated.dataa[0]
dataa[1] => add_sub_iqg:auto_generated.dataa[1]
dataa[2] => add_sub_iqg:auto_generated.dataa[2]
dataa[3] => add_sub_iqg:auto_generated.dataa[3]
dataa[4] => add_sub_iqg:auto_generated.dataa[4]
dataa[5] => add_sub_iqg:auto_generated.dataa[5]
dataa[6] => add_sub_iqg:auto_generated.dataa[6]
dataa[7] => add_sub_iqg:auto_generated.dataa[7]
dataa[8] => add_sub_iqg:auto_generated.dataa[8]
dataa[9] => add_sub_iqg:auto_generated.dataa[9]
dataa[10] => add_sub_iqg:auto_generated.dataa[10]
dataa[11] => add_sub_iqg:auto_generated.dataa[11]
dataa[12] => add_sub_iqg:auto_generated.dataa[12]
dataa[13] => add_sub_iqg:auto_generated.dataa[13]
datab[0] => add_sub_iqg:auto_generated.datab[0]
datab[1] => add_sub_iqg:auto_generated.datab[1]
datab[2] => add_sub_iqg:auto_generated.datab[2]
datab[3] => add_sub_iqg:auto_generated.datab[3]
datab[4] => add_sub_iqg:auto_generated.datab[4]
datab[5] => add_sub_iqg:auto_generated.datab[5]
datab[6] => add_sub_iqg:auto_generated.datab[6]
datab[7] => add_sub_iqg:auto_generated.datab[7]
datab[8] => add_sub_iqg:auto_generated.datab[8]
datab[9] => add_sub_iqg:auto_generated.datab[9]
datab[10] => add_sub_iqg:auto_generated.datab[10]
datab[11] => add_sub_iqg:auto_generated.datab[11]
datab[12] => add_sub_iqg:auto_generated.datab[12]
datab[13] => add_sub_iqg:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_iqg:auto_generated.add_sub
clock => add_sub_iqg:auto_generated.clock
aclr => add_sub_iqg:auto_generated.aclr
clken => add_sub_iqg:auto_generated.clken
result[0] <= add_sub_iqg:auto_generated.result[0]
result[1] <= add_sub_iqg:auto_generated.result[1]
result[2] <= add_sub_iqg:auto_generated.result[2]
result[3] <= add_sub_iqg:auto_generated.result[3]
result[4] <= add_sub_iqg:auto_generated.result[4]
result[5] <= add_sub_iqg:auto_generated.result[5]
result[6] <= add_sub_iqg:auto_generated.result[6]
result[7] <= add_sub_iqg:auto_generated.result[7]
result[8] <= add_sub_iqg:auto_generated.result[8]
result[9] <= add_sub_iqg:auto_generated.result[9]
result[10] <= add_sub_iqg:auto_generated.result[10]
result[11] <= add_sub_iqg:auto_generated.result[11]
result[12] <= add_sub_iqg:auto_generated.result[12]
result[13] <= add_sub_iqg:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_iqg:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN27
dataa[1] => Add0.IN26
dataa[2] => Add0.IN25
dataa[3] => Add0.IN24
dataa[4] => Add0.IN23
dataa[5] => Add0.IN22
dataa[6] => Add0.IN21
dataa[7] => Add0.IN20
dataa[8] => Add0.IN19
dataa[9] => Add0.IN18
dataa[10] => Add0.IN17
dataa[11] => Add0.IN16
dataa[12] => Add0.IN15
dataa[13] => Add0.IN14
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN28
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0
dataa[0] => add_sub_07h:auto_generated.dataa[0]
dataa[1] => add_sub_07h:auto_generated.dataa[1]
dataa[2] => add_sub_07h:auto_generated.dataa[2]
dataa[3] => add_sub_07h:auto_generated.dataa[3]
dataa[4] => add_sub_07h:auto_generated.dataa[4]
dataa[5] => add_sub_07h:auto_generated.dataa[5]
dataa[6] => add_sub_07h:auto_generated.dataa[6]
dataa[7] => add_sub_07h:auto_generated.dataa[7]
dataa[8] => add_sub_07h:auto_generated.dataa[8]
dataa[9] => add_sub_07h:auto_generated.dataa[9]
dataa[10] => add_sub_07h:auto_generated.dataa[10]
dataa[11] => add_sub_07h:auto_generated.dataa[11]
dataa[12] => add_sub_07h:auto_generated.dataa[12]
dataa[13] => add_sub_07h:auto_generated.dataa[13]
datab[0] => add_sub_07h:auto_generated.datab[0]
datab[1] => add_sub_07h:auto_generated.datab[1]
datab[2] => add_sub_07h:auto_generated.datab[2]
datab[3] => add_sub_07h:auto_generated.datab[3]
datab[4] => add_sub_07h:auto_generated.datab[4]
datab[5] => add_sub_07h:auto_generated.datab[5]
datab[6] => add_sub_07h:auto_generated.datab[6]
datab[7] => add_sub_07h:auto_generated.datab[7]
datab[8] => add_sub_07h:auto_generated.datab[8]
datab[9] => add_sub_07h:auto_generated.datab[9]
datab[10] => add_sub_07h:auto_generated.datab[10]
datab[11] => add_sub_07h:auto_generated.datab[11]
datab[12] => add_sub_07h:auto_generated.datab[12]
datab[13] => add_sub_07h:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_07h:auto_generated.add_sub
clock => add_sub_07h:auto_generated.clock
aclr => add_sub_07h:auto_generated.aclr
clken => add_sub_07h:auto_generated.clken
result[0] <= add_sub_07h:auto_generated.result[0]
result[1] <= add_sub_07h:auto_generated.result[1]
result[2] <= add_sub_07h:auto_generated.result[2]
result[3] <= add_sub_07h:auto_generated.result[3]
result[4] <= add_sub_07h:auto_generated.result[4]
result[5] <= add_sub_07h:auto_generated.result[5]
result[6] <= add_sub_07h:auto_generated.result[6]
result[7] <= add_sub_07h:auto_generated.result[7]
result[8] <= add_sub_07h:auto_generated.result[8]
result[9] <= add_sub_07h:auto_generated.result[9]
result[10] <= add_sub_07h:auto_generated.result[10]
result[11] <= add_sub_07h:auto_generated.result[11]
result[12] <= add_sub_07h:auto_generated.result[12]
result[13] <= add_sub_07h:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_07h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0
dataa[0] => add_sub_kqg:auto_generated.dataa[0]
dataa[1] => add_sub_kqg:auto_generated.dataa[1]
dataa[2] => add_sub_kqg:auto_generated.dataa[2]
dataa[3] => add_sub_kqg:auto_generated.dataa[3]
dataa[4] => add_sub_kqg:auto_generated.dataa[4]
dataa[5] => add_sub_kqg:auto_generated.dataa[5]
dataa[6] => add_sub_kqg:auto_generated.dataa[6]
dataa[7] => add_sub_kqg:auto_generated.dataa[7]
dataa[8] => add_sub_kqg:auto_generated.dataa[8]
dataa[9] => add_sub_kqg:auto_generated.dataa[9]
dataa[10] => add_sub_kqg:auto_generated.dataa[10]
dataa[11] => add_sub_kqg:auto_generated.dataa[11]
dataa[12] => add_sub_kqg:auto_generated.dataa[12]
dataa[13] => add_sub_kqg:auto_generated.dataa[13]
dataa[14] => add_sub_kqg:auto_generated.dataa[14]
dataa[15] => add_sub_kqg:auto_generated.dataa[15]
datab[0] => add_sub_kqg:auto_generated.datab[0]
datab[1] => add_sub_kqg:auto_generated.datab[1]
datab[2] => add_sub_kqg:auto_generated.datab[2]
datab[3] => add_sub_kqg:auto_generated.datab[3]
datab[4] => add_sub_kqg:auto_generated.datab[4]
datab[5] => add_sub_kqg:auto_generated.datab[5]
datab[6] => add_sub_kqg:auto_generated.datab[6]
datab[7] => add_sub_kqg:auto_generated.datab[7]
datab[8] => add_sub_kqg:auto_generated.datab[8]
datab[9] => add_sub_kqg:auto_generated.datab[9]
datab[10] => add_sub_kqg:auto_generated.datab[10]
datab[11] => add_sub_kqg:auto_generated.datab[11]
datab[12] => add_sub_kqg:auto_generated.datab[12]
datab[13] => add_sub_kqg:auto_generated.datab[13]
datab[14] => add_sub_kqg:auto_generated.datab[14]
datab[15] => add_sub_kqg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_kqg:auto_generated.add_sub
clock => add_sub_kqg:auto_generated.clock
aclr => add_sub_kqg:auto_generated.aclr
clken => add_sub_kqg:auto_generated.clken
result[0] <= add_sub_kqg:auto_generated.result[0]
result[1] <= add_sub_kqg:auto_generated.result[1]
result[2] <= add_sub_kqg:auto_generated.result[2]
result[3] <= add_sub_kqg:auto_generated.result[3]
result[4] <= add_sub_kqg:auto_generated.result[4]
result[5] <= add_sub_kqg:auto_generated.result[5]
result[6] <= add_sub_kqg:auto_generated.result[6]
result[7] <= add_sub_kqg:auto_generated.result[7]
result[8] <= add_sub_kqg:auto_generated.result[8]
result[9] <= add_sub_kqg:auto_generated.result[9]
result[10] <= add_sub_kqg:auto_generated.result[10]
result[11] <= add_sub_kqg:auto_generated.result[11]
result[12] <= add_sub_kqg:auto_generated.result[12]
result[13] <= add_sub_kqg:auto_generated.result[13]
result[14] <= add_sub_kqg:auto_generated.result[14]
result[15] <= add_sub_kqg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_kqg:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN28
dataa[1] => Add0.IN27
dataa[2] => Add0.IN26
dataa[3] => Add0.IN25
dataa[4] => Add0.IN24
dataa[5] => Add0.IN23
dataa[6] => Add0.IN22
dataa[7] => Add0.IN21
dataa[8] => Add0.IN20
dataa[9] => Add0.IN19
dataa[10] => Add0.IN18
dataa[11] => Add0.IN17
dataa[12] => Add0.IN16
dataa[13] => Add0.IN15
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN14
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0
dataa[0] => add_sub_iqg:auto_generated.dataa[0]
dataa[1] => add_sub_iqg:auto_generated.dataa[1]
dataa[2] => add_sub_iqg:auto_generated.dataa[2]
dataa[3] => add_sub_iqg:auto_generated.dataa[3]
dataa[4] => add_sub_iqg:auto_generated.dataa[4]
dataa[5] => add_sub_iqg:auto_generated.dataa[5]
dataa[6] => add_sub_iqg:auto_generated.dataa[6]
dataa[7] => add_sub_iqg:auto_generated.dataa[7]
dataa[8] => add_sub_iqg:auto_generated.dataa[8]
dataa[9] => add_sub_iqg:auto_generated.dataa[9]
dataa[10] => add_sub_iqg:auto_generated.dataa[10]
dataa[11] => add_sub_iqg:auto_generated.dataa[11]
dataa[12] => add_sub_iqg:auto_generated.dataa[12]
dataa[13] => add_sub_iqg:auto_generated.dataa[13]
datab[0] => add_sub_iqg:auto_generated.datab[0]
datab[1] => add_sub_iqg:auto_generated.datab[1]
datab[2] => add_sub_iqg:auto_generated.datab[2]
datab[3] => add_sub_iqg:auto_generated.datab[3]
datab[4] => add_sub_iqg:auto_generated.datab[4]
datab[5] => add_sub_iqg:auto_generated.datab[5]
datab[6] => add_sub_iqg:auto_generated.datab[6]
datab[7] => add_sub_iqg:auto_generated.datab[7]
datab[8] => add_sub_iqg:auto_generated.datab[8]
datab[9] => add_sub_iqg:auto_generated.datab[9]
datab[10] => add_sub_iqg:auto_generated.datab[10]
datab[11] => add_sub_iqg:auto_generated.datab[11]
datab[12] => add_sub_iqg:auto_generated.datab[12]
datab[13] => add_sub_iqg:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_iqg:auto_generated.add_sub
clock => add_sub_iqg:auto_generated.clock
aclr => add_sub_iqg:auto_generated.aclr
clken => add_sub_iqg:auto_generated.clken
result[0] <= add_sub_iqg:auto_generated.result[0]
result[1] <= add_sub_iqg:auto_generated.result[1]
result[2] <= add_sub_iqg:auto_generated.result[2]
result[3] <= add_sub_iqg:auto_generated.result[3]
result[4] <= add_sub_iqg:auto_generated.result[4]
result[5] <= add_sub_iqg:auto_generated.result[5]
result[6] <= add_sub_iqg:auto_generated.result[6]
result[7] <= add_sub_iqg:auto_generated.result[7]
result[8] <= add_sub_iqg:auto_generated.result[8]
result[9] <= add_sub_iqg:auto_generated.result[9]
result[10] <= add_sub_iqg:auto_generated.result[10]
result[11] <= add_sub_iqg:auto_generated.result[11]
result[12] <= add_sub_iqg:auto_generated.result[12]
result[13] <= add_sub_iqg:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_iqg:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN27
dataa[1] => Add0.IN26
dataa[2] => Add0.IN25
dataa[3] => Add0.IN24
dataa[4] => Add0.IN23
dataa[5] => Add0.IN22
dataa[6] => Add0.IN21
dataa[7] => Add0.IN20
dataa[8] => Add0.IN19
dataa[9] => Add0.IN18
dataa[10] => Add0.IN17
dataa[11] => Add0.IN16
dataa[12] => Add0.IN15
dataa[13] => Add0.IN14
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN28
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0
dataa[0] => add_sub_07h:auto_generated.dataa[0]
dataa[1] => add_sub_07h:auto_generated.dataa[1]
dataa[2] => add_sub_07h:auto_generated.dataa[2]
dataa[3] => add_sub_07h:auto_generated.dataa[3]
dataa[4] => add_sub_07h:auto_generated.dataa[4]
dataa[5] => add_sub_07h:auto_generated.dataa[5]
dataa[6] => add_sub_07h:auto_generated.dataa[6]
dataa[7] => add_sub_07h:auto_generated.dataa[7]
dataa[8] => add_sub_07h:auto_generated.dataa[8]
dataa[9] => add_sub_07h:auto_generated.dataa[9]
dataa[10] => add_sub_07h:auto_generated.dataa[10]
dataa[11] => add_sub_07h:auto_generated.dataa[11]
dataa[12] => add_sub_07h:auto_generated.dataa[12]
dataa[13] => add_sub_07h:auto_generated.dataa[13]
datab[0] => add_sub_07h:auto_generated.datab[0]
datab[1] => add_sub_07h:auto_generated.datab[1]
datab[2] => add_sub_07h:auto_generated.datab[2]
datab[3] => add_sub_07h:auto_generated.datab[3]
datab[4] => add_sub_07h:auto_generated.datab[4]
datab[5] => add_sub_07h:auto_generated.datab[5]
datab[6] => add_sub_07h:auto_generated.datab[6]
datab[7] => add_sub_07h:auto_generated.datab[7]
datab[8] => add_sub_07h:auto_generated.datab[8]
datab[9] => add_sub_07h:auto_generated.datab[9]
datab[10] => add_sub_07h:auto_generated.datab[10]
datab[11] => add_sub_07h:auto_generated.datab[11]
datab[12] => add_sub_07h:auto_generated.datab[12]
datab[13] => add_sub_07h:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_07h:auto_generated.add_sub
clock => add_sub_07h:auto_generated.clock
aclr => add_sub_07h:auto_generated.aclr
clken => add_sub_07h:auto_generated.clken
result[0] <= add_sub_07h:auto_generated.result[0]
result[1] <= add_sub_07h:auto_generated.result[1]
result[2] <= add_sub_07h:auto_generated.result[2]
result[3] <= add_sub_07h:auto_generated.result[3]
result[4] <= add_sub_07h:auto_generated.result[4]
result[5] <= add_sub_07h:auto_generated.result[5]
result[6] <= add_sub_07h:auto_generated.result[6]
result[7] <= add_sub_07h:auto_generated.result[7]
result[8] <= add_sub_07h:auto_generated.result[8]
result[9] <= add_sub_07h:auto_generated.result[9]
result[10] <= add_sub_07h:auto_generated.result[10]
result[11] <= add_sub_07h:auto_generated.result[11]
result[12] <= add_sub_07h:auto_generated.result[12]
result[13] <= add_sub_07h:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_07h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0
dataa[0] => add_sub_kqg:auto_generated.dataa[0]
dataa[1] => add_sub_kqg:auto_generated.dataa[1]
dataa[2] => add_sub_kqg:auto_generated.dataa[2]
dataa[3] => add_sub_kqg:auto_generated.dataa[3]
dataa[4] => add_sub_kqg:auto_generated.dataa[4]
dataa[5] => add_sub_kqg:auto_generated.dataa[5]
dataa[6] => add_sub_kqg:auto_generated.dataa[6]
dataa[7] => add_sub_kqg:auto_generated.dataa[7]
dataa[8] => add_sub_kqg:auto_generated.dataa[8]
dataa[9] => add_sub_kqg:auto_generated.dataa[9]
dataa[10] => add_sub_kqg:auto_generated.dataa[10]
dataa[11] => add_sub_kqg:auto_generated.dataa[11]
dataa[12] => add_sub_kqg:auto_generated.dataa[12]
dataa[13] => add_sub_kqg:auto_generated.dataa[13]
dataa[14] => add_sub_kqg:auto_generated.dataa[14]
dataa[15] => add_sub_kqg:auto_generated.dataa[15]
datab[0] => add_sub_kqg:auto_generated.datab[0]
datab[1] => add_sub_kqg:auto_generated.datab[1]
datab[2] => add_sub_kqg:auto_generated.datab[2]
datab[3] => add_sub_kqg:auto_generated.datab[3]
datab[4] => add_sub_kqg:auto_generated.datab[4]
datab[5] => add_sub_kqg:auto_generated.datab[5]
datab[6] => add_sub_kqg:auto_generated.datab[6]
datab[7] => add_sub_kqg:auto_generated.datab[7]
datab[8] => add_sub_kqg:auto_generated.datab[8]
datab[9] => add_sub_kqg:auto_generated.datab[9]
datab[10] => add_sub_kqg:auto_generated.datab[10]
datab[11] => add_sub_kqg:auto_generated.datab[11]
datab[12] => add_sub_kqg:auto_generated.datab[12]
datab[13] => add_sub_kqg:auto_generated.datab[13]
datab[14] => add_sub_kqg:auto_generated.datab[14]
datab[15] => add_sub_kqg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_kqg:auto_generated.add_sub
clock => add_sub_kqg:auto_generated.clock
aclr => add_sub_kqg:auto_generated.aclr
clken => add_sub_kqg:auto_generated.clken
result[0] <= add_sub_kqg:auto_generated.result[0]
result[1] <= add_sub_kqg:auto_generated.result[1]
result[2] <= add_sub_kqg:auto_generated.result[2]
result[3] <= add_sub_kqg:auto_generated.result[3]
result[4] <= add_sub_kqg:auto_generated.result[4]
result[5] <= add_sub_kqg:auto_generated.result[5]
result[6] <= add_sub_kqg:auto_generated.result[6]
result[7] <= add_sub_kqg:auto_generated.result[7]
result[8] <= add_sub_kqg:auto_generated.result[8]
result[9] <= add_sub_kqg:auto_generated.result[9]
result[10] <= add_sub_kqg:auto_generated.result[10]
result[11] <= add_sub_kqg:auto_generated.result[11]
result[12] <= add_sub_kqg:auto_generated.result[12]
result[13] <= add_sub_kqg:auto_generated.result[13]
result[14] <= add_sub_kqg:auto_generated.result[14]
result[15] <= add_sub_kqg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_kqg:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN28
dataa[1] => Add0.IN27
dataa[2] => Add0.IN26
dataa[3] => Add0.IN25
dataa[4] => Add0.IN24
dataa[5] => Add0.IN23
dataa[6] => Add0.IN22
dataa[7] => Add0.IN21
dataa[8] => Add0.IN20
dataa[9] => Add0.IN19
dataa[10] => Add0.IN18
dataa[11] => Add0.IN17
dataa[12] => Add0.IN16
dataa[13] => Add0.IN15
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN14
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0
dataa[0] => add_sub_iqg:auto_generated.dataa[0]
dataa[1] => add_sub_iqg:auto_generated.dataa[1]
dataa[2] => add_sub_iqg:auto_generated.dataa[2]
dataa[3] => add_sub_iqg:auto_generated.dataa[3]
dataa[4] => add_sub_iqg:auto_generated.dataa[4]
dataa[5] => add_sub_iqg:auto_generated.dataa[5]
dataa[6] => add_sub_iqg:auto_generated.dataa[6]
dataa[7] => add_sub_iqg:auto_generated.dataa[7]
dataa[8] => add_sub_iqg:auto_generated.dataa[8]
dataa[9] => add_sub_iqg:auto_generated.dataa[9]
dataa[10] => add_sub_iqg:auto_generated.dataa[10]
dataa[11] => add_sub_iqg:auto_generated.dataa[11]
dataa[12] => add_sub_iqg:auto_generated.dataa[12]
dataa[13] => add_sub_iqg:auto_generated.dataa[13]
datab[0] => add_sub_iqg:auto_generated.datab[0]
datab[1] => add_sub_iqg:auto_generated.datab[1]
datab[2] => add_sub_iqg:auto_generated.datab[2]
datab[3] => add_sub_iqg:auto_generated.datab[3]
datab[4] => add_sub_iqg:auto_generated.datab[4]
datab[5] => add_sub_iqg:auto_generated.datab[5]
datab[6] => add_sub_iqg:auto_generated.datab[6]
datab[7] => add_sub_iqg:auto_generated.datab[7]
datab[8] => add_sub_iqg:auto_generated.datab[8]
datab[9] => add_sub_iqg:auto_generated.datab[9]
datab[10] => add_sub_iqg:auto_generated.datab[10]
datab[11] => add_sub_iqg:auto_generated.datab[11]
datab[12] => add_sub_iqg:auto_generated.datab[12]
datab[13] => add_sub_iqg:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_iqg:auto_generated.add_sub
clock => add_sub_iqg:auto_generated.clock
aclr => add_sub_iqg:auto_generated.aclr
clken => add_sub_iqg:auto_generated.clken
result[0] <= add_sub_iqg:auto_generated.result[0]
result[1] <= add_sub_iqg:auto_generated.result[1]
result[2] <= add_sub_iqg:auto_generated.result[2]
result[3] <= add_sub_iqg:auto_generated.result[3]
result[4] <= add_sub_iqg:auto_generated.result[4]
result[5] <= add_sub_iqg:auto_generated.result[5]
result[6] <= add_sub_iqg:auto_generated.result[6]
result[7] <= add_sub_iqg:auto_generated.result[7]
result[8] <= add_sub_iqg:auto_generated.result[8]
result[9] <= add_sub_iqg:auto_generated.result[9]
result[10] <= add_sub_iqg:auto_generated.result[10]
result[11] <= add_sub_iqg:auto_generated.result[11]
result[12] <= add_sub_iqg:auto_generated.result[12]
result[13] <= add_sub_iqg:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_iqg:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN27
dataa[1] => Add0.IN26
dataa[2] => Add0.IN25
dataa[3] => Add0.IN24
dataa[4] => Add0.IN23
dataa[5] => Add0.IN22
dataa[6] => Add0.IN21
dataa[7] => Add0.IN20
dataa[8] => Add0.IN19
dataa[9] => Add0.IN18
dataa[10] => Add0.IN17
dataa[11] => Add0.IN16
dataa[12] => Add0.IN15
dataa[13] => Add0.IN14
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN28
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0
dataa[0] => add_sub_07h:auto_generated.dataa[0]
dataa[1] => add_sub_07h:auto_generated.dataa[1]
dataa[2] => add_sub_07h:auto_generated.dataa[2]
dataa[3] => add_sub_07h:auto_generated.dataa[3]
dataa[4] => add_sub_07h:auto_generated.dataa[4]
dataa[5] => add_sub_07h:auto_generated.dataa[5]
dataa[6] => add_sub_07h:auto_generated.dataa[6]
dataa[7] => add_sub_07h:auto_generated.dataa[7]
dataa[8] => add_sub_07h:auto_generated.dataa[8]
dataa[9] => add_sub_07h:auto_generated.dataa[9]
dataa[10] => add_sub_07h:auto_generated.dataa[10]
dataa[11] => add_sub_07h:auto_generated.dataa[11]
dataa[12] => add_sub_07h:auto_generated.dataa[12]
dataa[13] => add_sub_07h:auto_generated.dataa[13]
datab[0] => add_sub_07h:auto_generated.datab[0]
datab[1] => add_sub_07h:auto_generated.datab[1]
datab[2] => add_sub_07h:auto_generated.datab[2]
datab[3] => add_sub_07h:auto_generated.datab[3]
datab[4] => add_sub_07h:auto_generated.datab[4]
datab[5] => add_sub_07h:auto_generated.datab[5]
datab[6] => add_sub_07h:auto_generated.datab[6]
datab[7] => add_sub_07h:auto_generated.datab[7]
datab[8] => add_sub_07h:auto_generated.datab[8]
datab[9] => add_sub_07h:auto_generated.datab[9]
datab[10] => add_sub_07h:auto_generated.datab[10]
datab[11] => add_sub_07h:auto_generated.datab[11]
datab[12] => add_sub_07h:auto_generated.datab[12]
datab[13] => add_sub_07h:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_07h:auto_generated.add_sub
clock => add_sub_07h:auto_generated.clock
aclr => add_sub_07h:auto_generated.aclr
clken => add_sub_07h:auto_generated.clken
result[0] <= add_sub_07h:auto_generated.result[0]
result[1] <= add_sub_07h:auto_generated.result[1]
result[2] <= add_sub_07h:auto_generated.result[2]
result[3] <= add_sub_07h:auto_generated.result[3]
result[4] <= add_sub_07h:auto_generated.result[4]
result[5] <= add_sub_07h:auto_generated.result[5]
result[6] <= add_sub_07h:auto_generated.result[6]
result[7] <= add_sub_07h:auto_generated.result[7]
result[8] <= add_sub_07h:auto_generated.result[8]
result[9] <= add_sub_07h:auto_generated.result[9]
result[10] <= add_sub_07h:auto_generated.result[10]
result[11] <= add_sub_07h:auto_generated.result[11]
result[12] <= add_sub_07h:auto_generated.result[12]
result[13] <= add_sub_07h:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_07h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0
dataa[0] => add_sub_kqg:auto_generated.dataa[0]
dataa[1] => add_sub_kqg:auto_generated.dataa[1]
dataa[2] => add_sub_kqg:auto_generated.dataa[2]
dataa[3] => add_sub_kqg:auto_generated.dataa[3]
dataa[4] => add_sub_kqg:auto_generated.dataa[4]
dataa[5] => add_sub_kqg:auto_generated.dataa[5]
dataa[6] => add_sub_kqg:auto_generated.dataa[6]
dataa[7] => add_sub_kqg:auto_generated.dataa[7]
dataa[8] => add_sub_kqg:auto_generated.dataa[8]
dataa[9] => add_sub_kqg:auto_generated.dataa[9]
dataa[10] => add_sub_kqg:auto_generated.dataa[10]
dataa[11] => add_sub_kqg:auto_generated.dataa[11]
dataa[12] => add_sub_kqg:auto_generated.dataa[12]
dataa[13] => add_sub_kqg:auto_generated.dataa[13]
dataa[14] => add_sub_kqg:auto_generated.dataa[14]
dataa[15] => add_sub_kqg:auto_generated.dataa[15]
datab[0] => add_sub_kqg:auto_generated.datab[0]
datab[1] => add_sub_kqg:auto_generated.datab[1]
datab[2] => add_sub_kqg:auto_generated.datab[2]
datab[3] => add_sub_kqg:auto_generated.datab[3]
datab[4] => add_sub_kqg:auto_generated.datab[4]
datab[5] => add_sub_kqg:auto_generated.datab[5]
datab[6] => add_sub_kqg:auto_generated.datab[6]
datab[7] => add_sub_kqg:auto_generated.datab[7]
datab[8] => add_sub_kqg:auto_generated.datab[8]
datab[9] => add_sub_kqg:auto_generated.datab[9]
datab[10] => add_sub_kqg:auto_generated.datab[10]
datab[11] => add_sub_kqg:auto_generated.datab[11]
datab[12] => add_sub_kqg:auto_generated.datab[12]
datab[13] => add_sub_kqg:auto_generated.datab[13]
datab[14] => add_sub_kqg:auto_generated.datab[14]
datab[15] => add_sub_kqg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_kqg:auto_generated.add_sub
clock => add_sub_kqg:auto_generated.clock
aclr => add_sub_kqg:auto_generated.aclr
clken => add_sub_kqg:auto_generated.clken
result[0] <= add_sub_kqg:auto_generated.result[0]
result[1] <= add_sub_kqg:auto_generated.result[1]
result[2] <= add_sub_kqg:auto_generated.result[2]
result[3] <= add_sub_kqg:auto_generated.result[3]
result[4] <= add_sub_kqg:auto_generated.result[4]
result[5] <= add_sub_kqg:auto_generated.result[5]
result[6] <= add_sub_kqg:auto_generated.result[6]
result[7] <= add_sub_kqg:auto_generated.result[7]
result[8] <= add_sub_kqg:auto_generated.result[8]
result[9] <= add_sub_kqg:auto_generated.result[9]
result[10] <= add_sub_kqg:auto_generated.result[10]
result[11] <= add_sub_kqg:auto_generated.result[11]
result[12] <= add_sub_kqg:auto_generated.result[12]
result[13] <= add_sub_kqg:auto_generated.result[13]
result[14] <= add_sub_kqg:auto_generated.result[14]
result[15] <= add_sub_kqg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_kqg:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN28
dataa[1] => Add0.IN27
dataa[2] => Add0.IN26
dataa[3] => Add0.IN25
dataa[4] => Add0.IN24
dataa[5] => Add0.IN23
dataa[6] => Add0.IN22
dataa[7] => Add0.IN21
dataa[8] => Add0.IN20
dataa[9] => Add0.IN19
dataa[10] => Add0.IN18
dataa[11] => Add0.IN17
dataa[12] => Add0.IN16
dataa[13] => Add0.IN15
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN14
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0
dataa[0] => add_sub_iqg:auto_generated.dataa[0]
dataa[1] => add_sub_iqg:auto_generated.dataa[1]
dataa[2] => add_sub_iqg:auto_generated.dataa[2]
dataa[3] => add_sub_iqg:auto_generated.dataa[3]
dataa[4] => add_sub_iqg:auto_generated.dataa[4]
dataa[5] => add_sub_iqg:auto_generated.dataa[5]
dataa[6] => add_sub_iqg:auto_generated.dataa[6]
dataa[7] => add_sub_iqg:auto_generated.dataa[7]
dataa[8] => add_sub_iqg:auto_generated.dataa[8]
dataa[9] => add_sub_iqg:auto_generated.dataa[9]
dataa[10] => add_sub_iqg:auto_generated.dataa[10]
dataa[11] => add_sub_iqg:auto_generated.dataa[11]
dataa[12] => add_sub_iqg:auto_generated.dataa[12]
dataa[13] => add_sub_iqg:auto_generated.dataa[13]
datab[0] => add_sub_iqg:auto_generated.datab[0]
datab[1] => add_sub_iqg:auto_generated.datab[1]
datab[2] => add_sub_iqg:auto_generated.datab[2]
datab[3] => add_sub_iqg:auto_generated.datab[3]
datab[4] => add_sub_iqg:auto_generated.datab[4]
datab[5] => add_sub_iqg:auto_generated.datab[5]
datab[6] => add_sub_iqg:auto_generated.datab[6]
datab[7] => add_sub_iqg:auto_generated.datab[7]
datab[8] => add_sub_iqg:auto_generated.datab[8]
datab[9] => add_sub_iqg:auto_generated.datab[9]
datab[10] => add_sub_iqg:auto_generated.datab[10]
datab[11] => add_sub_iqg:auto_generated.datab[11]
datab[12] => add_sub_iqg:auto_generated.datab[12]
datab[13] => add_sub_iqg:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_iqg:auto_generated.add_sub
clock => add_sub_iqg:auto_generated.clock
aclr => add_sub_iqg:auto_generated.aclr
clken => add_sub_iqg:auto_generated.clken
result[0] <= add_sub_iqg:auto_generated.result[0]
result[1] <= add_sub_iqg:auto_generated.result[1]
result[2] <= add_sub_iqg:auto_generated.result[2]
result[3] <= add_sub_iqg:auto_generated.result[3]
result[4] <= add_sub_iqg:auto_generated.result[4]
result[5] <= add_sub_iqg:auto_generated.result[5]
result[6] <= add_sub_iqg:auto_generated.result[6]
result[7] <= add_sub_iqg:auto_generated.result[7]
result[8] <= add_sub_iqg:auto_generated.result[8]
result[9] <= add_sub_iqg:auto_generated.result[9]
result[10] <= add_sub_iqg:auto_generated.result[10]
result[11] <= add_sub_iqg:auto_generated.result[11]
result[12] <= add_sub_iqg:auto_generated.result[12]
result[13] <= add_sub_iqg:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_iqg:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN27
dataa[1] => Add0.IN26
dataa[2] => Add0.IN25
dataa[3] => Add0.IN24
dataa[4] => Add0.IN23
dataa[5] => Add0.IN22
dataa[6] => Add0.IN21
dataa[7] => Add0.IN20
dataa[8] => Add0.IN19
dataa[9] => Add0.IN18
dataa[10] => Add0.IN17
dataa[11] => Add0.IN16
dataa[12] => Add0.IN15
dataa[13] => Add0.IN14
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN28
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0
dataa[0] => add_sub_07h:auto_generated.dataa[0]
dataa[1] => add_sub_07h:auto_generated.dataa[1]
dataa[2] => add_sub_07h:auto_generated.dataa[2]
dataa[3] => add_sub_07h:auto_generated.dataa[3]
dataa[4] => add_sub_07h:auto_generated.dataa[4]
dataa[5] => add_sub_07h:auto_generated.dataa[5]
dataa[6] => add_sub_07h:auto_generated.dataa[6]
dataa[7] => add_sub_07h:auto_generated.dataa[7]
dataa[8] => add_sub_07h:auto_generated.dataa[8]
dataa[9] => add_sub_07h:auto_generated.dataa[9]
dataa[10] => add_sub_07h:auto_generated.dataa[10]
dataa[11] => add_sub_07h:auto_generated.dataa[11]
dataa[12] => add_sub_07h:auto_generated.dataa[12]
dataa[13] => add_sub_07h:auto_generated.dataa[13]
datab[0] => add_sub_07h:auto_generated.datab[0]
datab[1] => add_sub_07h:auto_generated.datab[1]
datab[2] => add_sub_07h:auto_generated.datab[2]
datab[3] => add_sub_07h:auto_generated.datab[3]
datab[4] => add_sub_07h:auto_generated.datab[4]
datab[5] => add_sub_07h:auto_generated.datab[5]
datab[6] => add_sub_07h:auto_generated.datab[6]
datab[7] => add_sub_07h:auto_generated.datab[7]
datab[8] => add_sub_07h:auto_generated.datab[8]
datab[9] => add_sub_07h:auto_generated.datab[9]
datab[10] => add_sub_07h:auto_generated.datab[10]
datab[11] => add_sub_07h:auto_generated.datab[11]
datab[12] => add_sub_07h:auto_generated.datab[12]
datab[13] => add_sub_07h:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_07h:auto_generated.add_sub
clock => add_sub_07h:auto_generated.clock
aclr => add_sub_07h:auto_generated.aclr
clken => add_sub_07h:auto_generated.clken
result[0] <= add_sub_07h:auto_generated.result[0]
result[1] <= add_sub_07h:auto_generated.result[1]
result[2] <= add_sub_07h:auto_generated.result[2]
result[3] <= add_sub_07h:auto_generated.result[3]
result[4] <= add_sub_07h:auto_generated.result[4]
result[5] <= add_sub_07h:auto_generated.result[5]
result[6] <= add_sub_07h:auto_generated.result[6]
result[7] <= add_sub_07h:auto_generated.result[7]
result[8] <= add_sub_07h:auto_generated.result[8]
result[9] <= add_sub_07h:auto_generated.result[9]
result[10] <= add_sub_07h:auto_generated.result[10]
result[11] <= add_sub_07h:auto_generated.result[11]
result[12] <= add_sub_07h:auto_generated.result[12]
result[13] <= add_sub_07h:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_07h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0
dataa[0] => add_sub_kqg:auto_generated.dataa[0]
dataa[1] => add_sub_kqg:auto_generated.dataa[1]
dataa[2] => add_sub_kqg:auto_generated.dataa[2]
dataa[3] => add_sub_kqg:auto_generated.dataa[3]
dataa[4] => add_sub_kqg:auto_generated.dataa[4]
dataa[5] => add_sub_kqg:auto_generated.dataa[5]
dataa[6] => add_sub_kqg:auto_generated.dataa[6]
dataa[7] => add_sub_kqg:auto_generated.dataa[7]
dataa[8] => add_sub_kqg:auto_generated.dataa[8]
dataa[9] => add_sub_kqg:auto_generated.dataa[9]
dataa[10] => add_sub_kqg:auto_generated.dataa[10]
dataa[11] => add_sub_kqg:auto_generated.dataa[11]
dataa[12] => add_sub_kqg:auto_generated.dataa[12]
dataa[13] => add_sub_kqg:auto_generated.dataa[13]
dataa[14] => add_sub_kqg:auto_generated.dataa[14]
dataa[15] => add_sub_kqg:auto_generated.dataa[15]
datab[0] => add_sub_kqg:auto_generated.datab[0]
datab[1] => add_sub_kqg:auto_generated.datab[1]
datab[2] => add_sub_kqg:auto_generated.datab[2]
datab[3] => add_sub_kqg:auto_generated.datab[3]
datab[4] => add_sub_kqg:auto_generated.datab[4]
datab[5] => add_sub_kqg:auto_generated.datab[5]
datab[6] => add_sub_kqg:auto_generated.datab[6]
datab[7] => add_sub_kqg:auto_generated.datab[7]
datab[8] => add_sub_kqg:auto_generated.datab[8]
datab[9] => add_sub_kqg:auto_generated.datab[9]
datab[10] => add_sub_kqg:auto_generated.datab[10]
datab[11] => add_sub_kqg:auto_generated.datab[11]
datab[12] => add_sub_kqg:auto_generated.datab[12]
datab[13] => add_sub_kqg:auto_generated.datab[13]
datab[14] => add_sub_kqg:auto_generated.datab[14]
datab[15] => add_sub_kqg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_kqg:auto_generated.add_sub
clock => add_sub_kqg:auto_generated.clock
aclr => add_sub_kqg:auto_generated.aclr
clken => add_sub_kqg:auto_generated.clken
result[0] <= add_sub_kqg:auto_generated.result[0]
result[1] <= add_sub_kqg:auto_generated.result[1]
result[2] <= add_sub_kqg:auto_generated.result[2]
result[3] <= add_sub_kqg:auto_generated.result[3]
result[4] <= add_sub_kqg:auto_generated.result[4]
result[5] <= add_sub_kqg:auto_generated.result[5]
result[6] <= add_sub_kqg:auto_generated.result[6]
result[7] <= add_sub_kqg:auto_generated.result[7]
result[8] <= add_sub_kqg:auto_generated.result[8]
result[9] <= add_sub_kqg:auto_generated.result[9]
result[10] <= add_sub_kqg:auto_generated.result[10]
result[11] <= add_sub_kqg:auto_generated.result[11]
result[12] <= add_sub_kqg:auto_generated.result[12]
result[13] <= add_sub_kqg:auto_generated.result[13]
result[14] <= add_sub_kqg:auto_generated.result[14]
result[15] <= add_sub_kqg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_kqg:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN28
dataa[1] => Add0.IN27
dataa[2] => Add0.IN26
dataa[3] => Add0.IN25
dataa[4] => Add0.IN24
dataa[5] => Add0.IN23
dataa[6] => Add0.IN22
dataa[7] => Add0.IN21
dataa[8] => Add0.IN20
dataa[9] => Add0.IN19
dataa[10] => Add0.IN18
dataa[11] => Add0.IN17
dataa[12] => Add0.IN16
dataa[13] => Add0.IN15
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN14
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0
dataa[0] => add_sub_iqg:auto_generated.dataa[0]
dataa[1] => add_sub_iqg:auto_generated.dataa[1]
dataa[2] => add_sub_iqg:auto_generated.dataa[2]
dataa[3] => add_sub_iqg:auto_generated.dataa[3]
dataa[4] => add_sub_iqg:auto_generated.dataa[4]
dataa[5] => add_sub_iqg:auto_generated.dataa[5]
dataa[6] => add_sub_iqg:auto_generated.dataa[6]
dataa[7] => add_sub_iqg:auto_generated.dataa[7]
dataa[8] => add_sub_iqg:auto_generated.dataa[8]
dataa[9] => add_sub_iqg:auto_generated.dataa[9]
dataa[10] => add_sub_iqg:auto_generated.dataa[10]
dataa[11] => add_sub_iqg:auto_generated.dataa[11]
dataa[12] => add_sub_iqg:auto_generated.dataa[12]
dataa[13] => add_sub_iqg:auto_generated.dataa[13]
datab[0] => add_sub_iqg:auto_generated.datab[0]
datab[1] => add_sub_iqg:auto_generated.datab[1]
datab[2] => add_sub_iqg:auto_generated.datab[2]
datab[3] => add_sub_iqg:auto_generated.datab[3]
datab[4] => add_sub_iqg:auto_generated.datab[4]
datab[5] => add_sub_iqg:auto_generated.datab[5]
datab[6] => add_sub_iqg:auto_generated.datab[6]
datab[7] => add_sub_iqg:auto_generated.datab[7]
datab[8] => add_sub_iqg:auto_generated.datab[8]
datab[9] => add_sub_iqg:auto_generated.datab[9]
datab[10] => add_sub_iqg:auto_generated.datab[10]
datab[11] => add_sub_iqg:auto_generated.datab[11]
datab[12] => add_sub_iqg:auto_generated.datab[12]
datab[13] => add_sub_iqg:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_iqg:auto_generated.add_sub
clock => add_sub_iqg:auto_generated.clock
aclr => add_sub_iqg:auto_generated.aclr
clken => add_sub_iqg:auto_generated.clken
result[0] <= add_sub_iqg:auto_generated.result[0]
result[1] <= add_sub_iqg:auto_generated.result[1]
result[2] <= add_sub_iqg:auto_generated.result[2]
result[3] <= add_sub_iqg:auto_generated.result[3]
result[4] <= add_sub_iqg:auto_generated.result[4]
result[5] <= add_sub_iqg:auto_generated.result[5]
result[6] <= add_sub_iqg:auto_generated.result[6]
result[7] <= add_sub_iqg:auto_generated.result[7]
result[8] <= add_sub_iqg:auto_generated.result[8]
result[9] <= add_sub_iqg:auto_generated.result[9]
result[10] <= add_sub_iqg:auto_generated.result[10]
result[11] <= add_sub_iqg:auto_generated.result[11]
result[12] <= add_sub_iqg:auto_generated.result[12]
result[13] <= add_sub_iqg:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_iqg:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN27
dataa[1] => Add0.IN26
dataa[2] => Add0.IN25
dataa[3] => Add0.IN24
dataa[4] => Add0.IN23
dataa[5] => Add0.IN22
dataa[6] => Add0.IN21
dataa[7] => Add0.IN20
dataa[8] => Add0.IN19
dataa[9] => Add0.IN18
dataa[10] => Add0.IN17
dataa[11] => Add0.IN16
dataa[12] => Add0.IN15
dataa[13] => Add0.IN14
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN28
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0
dataa[0] => add_sub_07h:auto_generated.dataa[0]
dataa[1] => add_sub_07h:auto_generated.dataa[1]
dataa[2] => add_sub_07h:auto_generated.dataa[2]
dataa[3] => add_sub_07h:auto_generated.dataa[3]
dataa[4] => add_sub_07h:auto_generated.dataa[4]
dataa[5] => add_sub_07h:auto_generated.dataa[5]
dataa[6] => add_sub_07h:auto_generated.dataa[6]
dataa[7] => add_sub_07h:auto_generated.dataa[7]
dataa[8] => add_sub_07h:auto_generated.dataa[8]
dataa[9] => add_sub_07h:auto_generated.dataa[9]
dataa[10] => add_sub_07h:auto_generated.dataa[10]
dataa[11] => add_sub_07h:auto_generated.dataa[11]
dataa[12] => add_sub_07h:auto_generated.dataa[12]
dataa[13] => add_sub_07h:auto_generated.dataa[13]
datab[0] => add_sub_07h:auto_generated.datab[0]
datab[1] => add_sub_07h:auto_generated.datab[1]
datab[2] => add_sub_07h:auto_generated.datab[2]
datab[3] => add_sub_07h:auto_generated.datab[3]
datab[4] => add_sub_07h:auto_generated.datab[4]
datab[5] => add_sub_07h:auto_generated.datab[5]
datab[6] => add_sub_07h:auto_generated.datab[6]
datab[7] => add_sub_07h:auto_generated.datab[7]
datab[8] => add_sub_07h:auto_generated.datab[8]
datab[9] => add_sub_07h:auto_generated.datab[9]
datab[10] => add_sub_07h:auto_generated.datab[10]
datab[11] => add_sub_07h:auto_generated.datab[11]
datab[12] => add_sub_07h:auto_generated.datab[12]
datab[13] => add_sub_07h:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_07h:auto_generated.add_sub
clock => add_sub_07h:auto_generated.clock
aclr => add_sub_07h:auto_generated.aclr
clken => add_sub_07h:auto_generated.clken
result[0] <= add_sub_07h:auto_generated.result[0]
result[1] <= add_sub_07h:auto_generated.result[1]
result[2] <= add_sub_07h:auto_generated.result[2]
result[3] <= add_sub_07h:auto_generated.result[3]
result[4] <= add_sub_07h:auto_generated.result[4]
result[5] <= add_sub_07h:auto_generated.result[5]
result[6] <= add_sub_07h:auto_generated.result[6]
result[7] <= add_sub_07h:auto_generated.result[7]
result[8] <= add_sub_07h:auto_generated.result[8]
result[9] <= add_sub_07h:auto_generated.result[9]
result[10] <= add_sub_07h:auto_generated.result[10]
result[11] <= add_sub_07h:auto_generated.result[11]
result[12] <= add_sub_07h:auto_generated.result[12]
result[13] <= add_sub_07h:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_07h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0
dataa[0] => add_sub_kqg:auto_generated.dataa[0]
dataa[1] => add_sub_kqg:auto_generated.dataa[1]
dataa[2] => add_sub_kqg:auto_generated.dataa[2]
dataa[3] => add_sub_kqg:auto_generated.dataa[3]
dataa[4] => add_sub_kqg:auto_generated.dataa[4]
dataa[5] => add_sub_kqg:auto_generated.dataa[5]
dataa[6] => add_sub_kqg:auto_generated.dataa[6]
dataa[7] => add_sub_kqg:auto_generated.dataa[7]
dataa[8] => add_sub_kqg:auto_generated.dataa[8]
dataa[9] => add_sub_kqg:auto_generated.dataa[9]
dataa[10] => add_sub_kqg:auto_generated.dataa[10]
dataa[11] => add_sub_kqg:auto_generated.dataa[11]
dataa[12] => add_sub_kqg:auto_generated.dataa[12]
dataa[13] => add_sub_kqg:auto_generated.dataa[13]
dataa[14] => add_sub_kqg:auto_generated.dataa[14]
dataa[15] => add_sub_kqg:auto_generated.dataa[15]
datab[0] => add_sub_kqg:auto_generated.datab[0]
datab[1] => add_sub_kqg:auto_generated.datab[1]
datab[2] => add_sub_kqg:auto_generated.datab[2]
datab[3] => add_sub_kqg:auto_generated.datab[3]
datab[4] => add_sub_kqg:auto_generated.datab[4]
datab[5] => add_sub_kqg:auto_generated.datab[5]
datab[6] => add_sub_kqg:auto_generated.datab[6]
datab[7] => add_sub_kqg:auto_generated.datab[7]
datab[8] => add_sub_kqg:auto_generated.datab[8]
datab[9] => add_sub_kqg:auto_generated.datab[9]
datab[10] => add_sub_kqg:auto_generated.datab[10]
datab[11] => add_sub_kqg:auto_generated.datab[11]
datab[12] => add_sub_kqg:auto_generated.datab[12]
datab[13] => add_sub_kqg:auto_generated.datab[13]
datab[14] => add_sub_kqg:auto_generated.datab[14]
datab[15] => add_sub_kqg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_kqg:auto_generated.add_sub
clock => add_sub_kqg:auto_generated.clock
aclr => add_sub_kqg:auto_generated.aclr
clken => add_sub_kqg:auto_generated.clken
result[0] <= add_sub_kqg:auto_generated.result[0]
result[1] <= add_sub_kqg:auto_generated.result[1]
result[2] <= add_sub_kqg:auto_generated.result[2]
result[3] <= add_sub_kqg:auto_generated.result[3]
result[4] <= add_sub_kqg:auto_generated.result[4]
result[5] <= add_sub_kqg:auto_generated.result[5]
result[6] <= add_sub_kqg:auto_generated.result[6]
result[7] <= add_sub_kqg:auto_generated.result[7]
result[8] <= add_sub_kqg:auto_generated.result[8]
result[9] <= add_sub_kqg:auto_generated.result[9]
result[10] <= add_sub_kqg:auto_generated.result[10]
result[11] <= add_sub_kqg:auto_generated.result[11]
result[12] <= add_sub_kqg:auto_generated.result[12]
result[13] <= add_sub_kqg:auto_generated.result[13]
result[14] <= add_sub_kqg:auto_generated.result[14]
result[15] <= add_sub_kqg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_kqg:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN28
dataa[1] => Add0.IN27
dataa[2] => Add0.IN26
dataa[3] => Add0.IN25
dataa[4] => Add0.IN24
dataa[5] => Add0.IN23
dataa[6] => Add0.IN22
dataa[7] => Add0.IN21
dataa[8] => Add0.IN20
dataa[9] => Add0.IN19
dataa[10] => Add0.IN18
dataa[11] => Add0.IN17
dataa[12] => Add0.IN16
dataa[13] => Add0.IN15
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN14
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0
dataa[0] => add_sub_iqg:auto_generated.dataa[0]
dataa[1] => add_sub_iqg:auto_generated.dataa[1]
dataa[2] => add_sub_iqg:auto_generated.dataa[2]
dataa[3] => add_sub_iqg:auto_generated.dataa[3]
dataa[4] => add_sub_iqg:auto_generated.dataa[4]
dataa[5] => add_sub_iqg:auto_generated.dataa[5]
dataa[6] => add_sub_iqg:auto_generated.dataa[6]
dataa[7] => add_sub_iqg:auto_generated.dataa[7]
dataa[8] => add_sub_iqg:auto_generated.dataa[8]
dataa[9] => add_sub_iqg:auto_generated.dataa[9]
dataa[10] => add_sub_iqg:auto_generated.dataa[10]
dataa[11] => add_sub_iqg:auto_generated.dataa[11]
dataa[12] => add_sub_iqg:auto_generated.dataa[12]
dataa[13] => add_sub_iqg:auto_generated.dataa[13]
datab[0] => add_sub_iqg:auto_generated.datab[0]
datab[1] => add_sub_iqg:auto_generated.datab[1]
datab[2] => add_sub_iqg:auto_generated.datab[2]
datab[3] => add_sub_iqg:auto_generated.datab[3]
datab[4] => add_sub_iqg:auto_generated.datab[4]
datab[5] => add_sub_iqg:auto_generated.datab[5]
datab[6] => add_sub_iqg:auto_generated.datab[6]
datab[7] => add_sub_iqg:auto_generated.datab[7]
datab[8] => add_sub_iqg:auto_generated.datab[8]
datab[9] => add_sub_iqg:auto_generated.datab[9]
datab[10] => add_sub_iqg:auto_generated.datab[10]
datab[11] => add_sub_iqg:auto_generated.datab[11]
datab[12] => add_sub_iqg:auto_generated.datab[12]
datab[13] => add_sub_iqg:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_iqg:auto_generated.add_sub
clock => add_sub_iqg:auto_generated.clock
aclr => add_sub_iqg:auto_generated.aclr
clken => add_sub_iqg:auto_generated.clken
result[0] <= add_sub_iqg:auto_generated.result[0]
result[1] <= add_sub_iqg:auto_generated.result[1]
result[2] <= add_sub_iqg:auto_generated.result[2]
result[3] <= add_sub_iqg:auto_generated.result[3]
result[4] <= add_sub_iqg:auto_generated.result[4]
result[5] <= add_sub_iqg:auto_generated.result[5]
result[6] <= add_sub_iqg:auto_generated.result[6]
result[7] <= add_sub_iqg:auto_generated.result[7]
result[8] <= add_sub_iqg:auto_generated.result[8]
result[9] <= add_sub_iqg:auto_generated.result[9]
result[10] <= add_sub_iqg:auto_generated.result[10]
result[11] <= add_sub_iqg:auto_generated.result[11]
result[12] <= add_sub_iqg:auto_generated.result[12]
result[13] <= add_sub_iqg:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_iqg:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN27
dataa[1] => Add0.IN26
dataa[2] => Add0.IN25
dataa[3] => Add0.IN24
dataa[4] => Add0.IN23
dataa[5] => Add0.IN22
dataa[6] => Add0.IN21
dataa[7] => Add0.IN20
dataa[8] => Add0.IN19
dataa[9] => Add0.IN18
dataa[10] => Add0.IN17
dataa[11] => Add0.IN16
dataa[12] => Add0.IN15
dataa[13] => Add0.IN14
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN28
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0
dataa[0] => add_sub_07h:auto_generated.dataa[0]
dataa[1] => add_sub_07h:auto_generated.dataa[1]
dataa[2] => add_sub_07h:auto_generated.dataa[2]
dataa[3] => add_sub_07h:auto_generated.dataa[3]
dataa[4] => add_sub_07h:auto_generated.dataa[4]
dataa[5] => add_sub_07h:auto_generated.dataa[5]
dataa[6] => add_sub_07h:auto_generated.dataa[6]
dataa[7] => add_sub_07h:auto_generated.dataa[7]
dataa[8] => add_sub_07h:auto_generated.dataa[8]
dataa[9] => add_sub_07h:auto_generated.dataa[9]
dataa[10] => add_sub_07h:auto_generated.dataa[10]
dataa[11] => add_sub_07h:auto_generated.dataa[11]
dataa[12] => add_sub_07h:auto_generated.dataa[12]
dataa[13] => add_sub_07h:auto_generated.dataa[13]
datab[0] => add_sub_07h:auto_generated.datab[0]
datab[1] => add_sub_07h:auto_generated.datab[1]
datab[2] => add_sub_07h:auto_generated.datab[2]
datab[3] => add_sub_07h:auto_generated.datab[3]
datab[4] => add_sub_07h:auto_generated.datab[4]
datab[5] => add_sub_07h:auto_generated.datab[5]
datab[6] => add_sub_07h:auto_generated.datab[6]
datab[7] => add_sub_07h:auto_generated.datab[7]
datab[8] => add_sub_07h:auto_generated.datab[8]
datab[9] => add_sub_07h:auto_generated.datab[9]
datab[10] => add_sub_07h:auto_generated.datab[10]
datab[11] => add_sub_07h:auto_generated.datab[11]
datab[12] => add_sub_07h:auto_generated.datab[12]
datab[13] => add_sub_07h:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_07h:auto_generated.add_sub
clock => add_sub_07h:auto_generated.clock
aclr => add_sub_07h:auto_generated.aclr
clken => add_sub_07h:auto_generated.clken
result[0] <= add_sub_07h:auto_generated.result[0]
result[1] <= add_sub_07h:auto_generated.result[1]
result[2] <= add_sub_07h:auto_generated.result[2]
result[3] <= add_sub_07h:auto_generated.result[3]
result[4] <= add_sub_07h:auto_generated.result[4]
result[5] <= add_sub_07h:auto_generated.result[5]
result[6] <= add_sub_07h:auto_generated.result[6]
result[7] <= add_sub_07h:auto_generated.result[7]
result[8] <= add_sub_07h:auto_generated.result[8]
result[9] <= add_sub_07h:auto_generated.result[9]
result[10] <= add_sub_07h:auto_generated.result[10]
result[11] <= add_sub_07h:auto_generated.result[11]
result[12] <= add_sub_07h:auto_generated.result[12]
result[13] <= add_sub_07h:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_07h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0
dataa[0] => add_sub_kqg:auto_generated.dataa[0]
dataa[1] => add_sub_kqg:auto_generated.dataa[1]
dataa[2] => add_sub_kqg:auto_generated.dataa[2]
dataa[3] => add_sub_kqg:auto_generated.dataa[3]
dataa[4] => add_sub_kqg:auto_generated.dataa[4]
dataa[5] => add_sub_kqg:auto_generated.dataa[5]
dataa[6] => add_sub_kqg:auto_generated.dataa[6]
dataa[7] => add_sub_kqg:auto_generated.dataa[7]
dataa[8] => add_sub_kqg:auto_generated.dataa[8]
dataa[9] => add_sub_kqg:auto_generated.dataa[9]
dataa[10] => add_sub_kqg:auto_generated.dataa[10]
dataa[11] => add_sub_kqg:auto_generated.dataa[11]
dataa[12] => add_sub_kqg:auto_generated.dataa[12]
dataa[13] => add_sub_kqg:auto_generated.dataa[13]
dataa[14] => add_sub_kqg:auto_generated.dataa[14]
dataa[15] => add_sub_kqg:auto_generated.dataa[15]
datab[0] => add_sub_kqg:auto_generated.datab[0]
datab[1] => add_sub_kqg:auto_generated.datab[1]
datab[2] => add_sub_kqg:auto_generated.datab[2]
datab[3] => add_sub_kqg:auto_generated.datab[3]
datab[4] => add_sub_kqg:auto_generated.datab[4]
datab[5] => add_sub_kqg:auto_generated.datab[5]
datab[6] => add_sub_kqg:auto_generated.datab[6]
datab[7] => add_sub_kqg:auto_generated.datab[7]
datab[8] => add_sub_kqg:auto_generated.datab[8]
datab[9] => add_sub_kqg:auto_generated.datab[9]
datab[10] => add_sub_kqg:auto_generated.datab[10]
datab[11] => add_sub_kqg:auto_generated.datab[11]
datab[12] => add_sub_kqg:auto_generated.datab[12]
datab[13] => add_sub_kqg:auto_generated.datab[13]
datab[14] => add_sub_kqg:auto_generated.datab[14]
datab[15] => add_sub_kqg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_kqg:auto_generated.add_sub
clock => add_sub_kqg:auto_generated.clock
aclr => add_sub_kqg:auto_generated.aclr
clken => add_sub_kqg:auto_generated.clken
result[0] <= add_sub_kqg:auto_generated.result[0]
result[1] <= add_sub_kqg:auto_generated.result[1]
result[2] <= add_sub_kqg:auto_generated.result[2]
result[3] <= add_sub_kqg:auto_generated.result[3]
result[4] <= add_sub_kqg:auto_generated.result[4]
result[5] <= add_sub_kqg:auto_generated.result[5]
result[6] <= add_sub_kqg:auto_generated.result[6]
result[7] <= add_sub_kqg:auto_generated.result[7]
result[8] <= add_sub_kqg:auto_generated.result[8]
result[9] <= add_sub_kqg:auto_generated.result[9]
result[10] <= add_sub_kqg:auto_generated.result[10]
result[11] <= add_sub_kqg:auto_generated.result[11]
result[12] <= add_sub_kqg:auto_generated.result[12]
result[13] <= add_sub_kqg:auto_generated.result[13]
result[14] <= add_sub_kqg:auto_generated.result[14]
result[15] <= add_sub_kqg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_kqg:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN28
dataa[1] => Add0.IN27
dataa[2] => Add0.IN26
dataa[3] => Add0.IN25
dataa[4] => Add0.IN24
dataa[5] => Add0.IN23
dataa[6] => Add0.IN22
dataa[7] => Add0.IN21
dataa[8] => Add0.IN20
dataa[9] => Add0.IN19
dataa[10] => Add0.IN18
dataa[11] => Add0.IN17
dataa[12] => Add0.IN16
dataa[13] => Add0.IN15
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN14
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0
dataa[0] => add_sub_iqg:auto_generated.dataa[0]
dataa[1] => add_sub_iqg:auto_generated.dataa[1]
dataa[2] => add_sub_iqg:auto_generated.dataa[2]
dataa[3] => add_sub_iqg:auto_generated.dataa[3]
dataa[4] => add_sub_iqg:auto_generated.dataa[4]
dataa[5] => add_sub_iqg:auto_generated.dataa[5]
dataa[6] => add_sub_iqg:auto_generated.dataa[6]
dataa[7] => add_sub_iqg:auto_generated.dataa[7]
dataa[8] => add_sub_iqg:auto_generated.dataa[8]
dataa[9] => add_sub_iqg:auto_generated.dataa[9]
dataa[10] => add_sub_iqg:auto_generated.dataa[10]
dataa[11] => add_sub_iqg:auto_generated.dataa[11]
dataa[12] => add_sub_iqg:auto_generated.dataa[12]
dataa[13] => add_sub_iqg:auto_generated.dataa[13]
datab[0] => add_sub_iqg:auto_generated.datab[0]
datab[1] => add_sub_iqg:auto_generated.datab[1]
datab[2] => add_sub_iqg:auto_generated.datab[2]
datab[3] => add_sub_iqg:auto_generated.datab[3]
datab[4] => add_sub_iqg:auto_generated.datab[4]
datab[5] => add_sub_iqg:auto_generated.datab[5]
datab[6] => add_sub_iqg:auto_generated.datab[6]
datab[7] => add_sub_iqg:auto_generated.datab[7]
datab[8] => add_sub_iqg:auto_generated.datab[8]
datab[9] => add_sub_iqg:auto_generated.datab[9]
datab[10] => add_sub_iqg:auto_generated.datab[10]
datab[11] => add_sub_iqg:auto_generated.datab[11]
datab[12] => add_sub_iqg:auto_generated.datab[12]
datab[13] => add_sub_iqg:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_iqg:auto_generated.add_sub
clock => add_sub_iqg:auto_generated.clock
aclr => add_sub_iqg:auto_generated.aclr
clken => add_sub_iqg:auto_generated.clken
result[0] <= add_sub_iqg:auto_generated.result[0]
result[1] <= add_sub_iqg:auto_generated.result[1]
result[2] <= add_sub_iqg:auto_generated.result[2]
result[3] <= add_sub_iqg:auto_generated.result[3]
result[4] <= add_sub_iqg:auto_generated.result[4]
result[5] <= add_sub_iqg:auto_generated.result[5]
result[6] <= add_sub_iqg:auto_generated.result[6]
result[7] <= add_sub_iqg:auto_generated.result[7]
result[8] <= add_sub_iqg:auto_generated.result[8]
result[9] <= add_sub_iqg:auto_generated.result[9]
result[10] <= add_sub_iqg:auto_generated.result[10]
result[11] <= add_sub_iqg:auto_generated.result[11]
result[12] <= add_sub_iqg:auto_generated.result[12]
result[13] <= add_sub_iqg:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_iqg:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN27
dataa[1] => Add0.IN26
dataa[2] => Add0.IN25
dataa[3] => Add0.IN24
dataa[4] => Add0.IN23
dataa[5] => Add0.IN22
dataa[6] => Add0.IN21
dataa[7] => Add0.IN20
dataa[8] => Add0.IN19
dataa[9] => Add0.IN18
dataa[10] => Add0.IN17
dataa[11] => Add0.IN16
dataa[12] => Add0.IN15
dataa[13] => Add0.IN14
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN28
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0
dataa[0] => add_sub_07h:auto_generated.dataa[0]
dataa[1] => add_sub_07h:auto_generated.dataa[1]
dataa[2] => add_sub_07h:auto_generated.dataa[2]
dataa[3] => add_sub_07h:auto_generated.dataa[3]
dataa[4] => add_sub_07h:auto_generated.dataa[4]
dataa[5] => add_sub_07h:auto_generated.dataa[5]
dataa[6] => add_sub_07h:auto_generated.dataa[6]
dataa[7] => add_sub_07h:auto_generated.dataa[7]
dataa[8] => add_sub_07h:auto_generated.dataa[8]
dataa[9] => add_sub_07h:auto_generated.dataa[9]
dataa[10] => add_sub_07h:auto_generated.dataa[10]
dataa[11] => add_sub_07h:auto_generated.dataa[11]
dataa[12] => add_sub_07h:auto_generated.dataa[12]
dataa[13] => add_sub_07h:auto_generated.dataa[13]
datab[0] => add_sub_07h:auto_generated.datab[0]
datab[1] => add_sub_07h:auto_generated.datab[1]
datab[2] => add_sub_07h:auto_generated.datab[2]
datab[3] => add_sub_07h:auto_generated.datab[3]
datab[4] => add_sub_07h:auto_generated.datab[4]
datab[5] => add_sub_07h:auto_generated.datab[5]
datab[6] => add_sub_07h:auto_generated.datab[6]
datab[7] => add_sub_07h:auto_generated.datab[7]
datab[8] => add_sub_07h:auto_generated.datab[8]
datab[9] => add_sub_07h:auto_generated.datab[9]
datab[10] => add_sub_07h:auto_generated.datab[10]
datab[11] => add_sub_07h:auto_generated.datab[11]
datab[12] => add_sub_07h:auto_generated.datab[12]
datab[13] => add_sub_07h:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_07h:auto_generated.add_sub
clock => add_sub_07h:auto_generated.clock
aclr => add_sub_07h:auto_generated.aclr
clken => add_sub_07h:auto_generated.clken
result[0] <= add_sub_07h:auto_generated.result[0]
result[1] <= add_sub_07h:auto_generated.result[1]
result[2] <= add_sub_07h:auto_generated.result[2]
result[3] <= add_sub_07h:auto_generated.result[3]
result[4] <= add_sub_07h:auto_generated.result[4]
result[5] <= add_sub_07h:auto_generated.result[5]
result[6] <= add_sub_07h:auto_generated.result[6]
result[7] <= add_sub_07h:auto_generated.result[7]
result[8] <= add_sub_07h:auto_generated.result[8]
result[9] <= add_sub_07h:auto_generated.result[9]
result[10] <= add_sub_07h:auto_generated.result[10]
result[11] <= add_sub_07h:auto_generated.result[11]
result[12] <= add_sub_07h:auto_generated.result[12]
result[13] <= add_sub_07h:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_07h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0
dataa[0] => add_sub_kqg:auto_generated.dataa[0]
dataa[1] => add_sub_kqg:auto_generated.dataa[1]
dataa[2] => add_sub_kqg:auto_generated.dataa[2]
dataa[3] => add_sub_kqg:auto_generated.dataa[3]
dataa[4] => add_sub_kqg:auto_generated.dataa[4]
dataa[5] => add_sub_kqg:auto_generated.dataa[5]
dataa[6] => add_sub_kqg:auto_generated.dataa[6]
dataa[7] => add_sub_kqg:auto_generated.dataa[7]
dataa[8] => add_sub_kqg:auto_generated.dataa[8]
dataa[9] => add_sub_kqg:auto_generated.dataa[9]
dataa[10] => add_sub_kqg:auto_generated.dataa[10]
dataa[11] => add_sub_kqg:auto_generated.dataa[11]
dataa[12] => add_sub_kqg:auto_generated.dataa[12]
dataa[13] => add_sub_kqg:auto_generated.dataa[13]
dataa[14] => add_sub_kqg:auto_generated.dataa[14]
dataa[15] => add_sub_kqg:auto_generated.dataa[15]
datab[0] => add_sub_kqg:auto_generated.datab[0]
datab[1] => add_sub_kqg:auto_generated.datab[1]
datab[2] => add_sub_kqg:auto_generated.datab[2]
datab[3] => add_sub_kqg:auto_generated.datab[3]
datab[4] => add_sub_kqg:auto_generated.datab[4]
datab[5] => add_sub_kqg:auto_generated.datab[5]
datab[6] => add_sub_kqg:auto_generated.datab[6]
datab[7] => add_sub_kqg:auto_generated.datab[7]
datab[8] => add_sub_kqg:auto_generated.datab[8]
datab[9] => add_sub_kqg:auto_generated.datab[9]
datab[10] => add_sub_kqg:auto_generated.datab[10]
datab[11] => add_sub_kqg:auto_generated.datab[11]
datab[12] => add_sub_kqg:auto_generated.datab[12]
datab[13] => add_sub_kqg:auto_generated.datab[13]
datab[14] => add_sub_kqg:auto_generated.datab[14]
datab[15] => add_sub_kqg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_kqg:auto_generated.add_sub
clock => add_sub_kqg:auto_generated.clock
aclr => add_sub_kqg:auto_generated.aclr
clken => add_sub_kqg:auto_generated.clken
result[0] <= add_sub_kqg:auto_generated.result[0]
result[1] <= add_sub_kqg:auto_generated.result[1]
result[2] <= add_sub_kqg:auto_generated.result[2]
result[3] <= add_sub_kqg:auto_generated.result[3]
result[4] <= add_sub_kqg:auto_generated.result[4]
result[5] <= add_sub_kqg:auto_generated.result[5]
result[6] <= add_sub_kqg:auto_generated.result[6]
result[7] <= add_sub_kqg:auto_generated.result[7]
result[8] <= add_sub_kqg:auto_generated.result[8]
result[9] <= add_sub_kqg:auto_generated.result[9]
result[10] <= add_sub_kqg:auto_generated.result[10]
result[11] <= add_sub_kqg:auto_generated.result[11]
result[12] <= add_sub_kqg:auto_generated.result[12]
result[13] <= add_sub_kqg:auto_generated.result[13]
result[14] <= add_sub_kqg:auto_generated.result[14]
result[15] <= add_sub_kqg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_kqg:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN28
dataa[1] => Add0.IN27
dataa[2] => Add0.IN26
dataa[3] => Add0.IN25
dataa[4] => Add0.IN24
dataa[5] => Add0.IN23
dataa[6] => Add0.IN22
dataa[7] => Add0.IN21
dataa[8] => Add0.IN20
dataa[9] => Add0.IN19
dataa[10] => Add0.IN18
dataa[11] => Add0.IN17
dataa[12] => Add0.IN16
dataa[13] => Add0.IN15
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN14
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0
dataa[0] => add_sub_iqg:auto_generated.dataa[0]
dataa[1] => add_sub_iqg:auto_generated.dataa[1]
dataa[2] => add_sub_iqg:auto_generated.dataa[2]
dataa[3] => add_sub_iqg:auto_generated.dataa[3]
dataa[4] => add_sub_iqg:auto_generated.dataa[4]
dataa[5] => add_sub_iqg:auto_generated.dataa[5]
dataa[6] => add_sub_iqg:auto_generated.dataa[6]
dataa[7] => add_sub_iqg:auto_generated.dataa[7]
dataa[8] => add_sub_iqg:auto_generated.dataa[8]
dataa[9] => add_sub_iqg:auto_generated.dataa[9]
dataa[10] => add_sub_iqg:auto_generated.dataa[10]
dataa[11] => add_sub_iqg:auto_generated.dataa[11]
dataa[12] => add_sub_iqg:auto_generated.dataa[12]
dataa[13] => add_sub_iqg:auto_generated.dataa[13]
datab[0] => add_sub_iqg:auto_generated.datab[0]
datab[1] => add_sub_iqg:auto_generated.datab[1]
datab[2] => add_sub_iqg:auto_generated.datab[2]
datab[3] => add_sub_iqg:auto_generated.datab[3]
datab[4] => add_sub_iqg:auto_generated.datab[4]
datab[5] => add_sub_iqg:auto_generated.datab[5]
datab[6] => add_sub_iqg:auto_generated.datab[6]
datab[7] => add_sub_iqg:auto_generated.datab[7]
datab[8] => add_sub_iqg:auto_generated.datab[8]
datab[9] => add_sub_iqg:auto_generated.datab[9]
datab[10] => add_sub_iqg:auto_generated.datab[10]
datab[11] => add_sub_iqg:auto_generated.datab[11]
datab[12] => add_sub_iqg:auto_generated.datab[12]
datab[13] => add_sub_iqg:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_iqg:auto_generated.add_sub
clock => add_sub_iqg:auto_generated.clock
aclr => add_sub_iqg:auto_generated.aclr
clken => add_sub_iqg:auto_generated.clken
result[0] <= add_sub_iqg:auto_generated.result[0]
result[1] <= add_sub_iqg:auto_generated.result[1]
result[2] <= add_sub_iqg:auto_generated.result[2]
result[3] <= add_sub_iqg:auto_generated.result[3]
result[4] <= add_sub_iqg:auto_generated.result[4]
result[5] <= add_sub_iqg:auto_generated.result[5]
result[6] <= add_sub_iqg:auto_generated.result[6]
result[7] <= add_sub_iqg:auto_generated.result[7]
result[8] <= add_sub_iqg:auto_generated.result[8]
result[9] <= add_sub_iqg:auto_generated.result[9]
result[10] <= add_sub_iqg:auto_generated.result[10]
result[11] <= add_sub_iqg:auto_generated.result[11]
result[12] <= add_sub_iqg:auto_generated.result[12]
result[13] <= add_sub_iqg:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_iqg:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u29
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN27
dataa[1] => Add0.IN26
dataa[2] => Add0.IN25
dataa[3] => Add0.IN24
dataa[4] => Add0.IN23
dataa[5] => Add0.IN22
dataa[6] => Add0.IN21
dataa[7] => Add0.IN20
dataa[8] => Add0.IN19
dataa[9] => Add0.IN18
dataa[10] => Add0.IN17
dataa[11] => Add0.IN16
dataa[12] => Add0.IN15
dataa[13] => Add0.IN14
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN28
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0
dataa[0] => add_sub_07h:auto_generated.dataa[0]
dataa[1] => add_sub_07h:auto_generated.dataa[1]
dataa[2] => add_sub_07h:auto_generated.dataa[2]
dataa[3] => add_sub_07h:auto_generated.dataa[3]
dataa[4] => add_sub_07h:auto_generated.dataa[4]
dataa[5] => add_sub_07h:auto_generated.dataa[5]
dataa[6] => add_sub_07h:auto_generated.dataa[6]
dataa[7] => add_sub_07h:auto_generated.dataa[7]
dataa[8] => add_sub_07h:auto_generated.dataa[8]
dataa[9] => add_sub_07h:auto_generated.dataa[9]
dataa[10] => add_sub_07h:auto_generated.dataa[10]
dataa[11] => add_sub_07h:auto_generated.dataa[11]
dataa[12] => add_sub_07h:auto_generated.dataa[12]
dataa[13] => add_sub_07h:auto_generated.dataa[13]
datab[0] => add_sub_07h:auto_generated.datab[0]
datab[1] => add_sub_07h:auto_generated.datab[1]
datab[2] => add_sub_07h:auto_generated.datab[2]
datab[3] => add_sub_07h:auto_generated.datab[3]
datab[4] => add_sub_07h:auto_generated.datab[4]
datab[5] => add_sub_07h:auto_generated.datab[5]
datab[6] => add_sub_07h:auto_generated.datab[6]
datab[7] => add_sub_07h:auto_generated.datab[7]
datab[8] => add_sub_07h:auto_generated.datab[8]
datab[9] => add_sub_07h:auto_generated.datab[9]
datab[10] => add_sub_07h:auto_generated.datab[10]
datab[11] => add_sub_07h:auto_generated.datab[11]
datab[12] => add_sub_07h:auto_generated.datab[12]
datab[13] => add_sub_07h:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_07h:auto_generated.add_sub
clock => add_sub_07h:auto_generated.clock
aclr => add_sub_07h:auto_generated.aclr
clken => add_sub_07h:auto_generated.clken
result[0] <= add_sub_07h:auto_generated.result[0]
result[1] <= add_sub_07h:auto_generated.result[1]
result[2] <= add_sub_07h:auto_generated.result[2]
result[3] <= add_sub_07h:auto_generated.result[3]
result[4] <= add_sub_07h:auto_generated.result[4]
result[5] <= add_sub_07h:auto_generated.result[5]
result[6] <= add_sub_07h:auto_generated.result[6]
result[7] <= add_sub_07h:auto_generated.result[7]
result[8] <= add_sub_07h:auto_generated.result[8]
result[9] <= add_sub_07h:auto_generated.result[9]
result[10] <= add_sub_07h:auto_generated.result[10]
result[11] <= add_sub_07h:auto_generated.result[11]
result[12] <= add_sub_07h:auto_generated.result[12]
result[13] <= add_sub_07h:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_07h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0
dataa[0] => add_sub_kqg:auto_generated.dataa[0]
dataa[1] => add_sub_kqg:auto_generated.dataa[1]
dataa[2] => add_sub_kqg:auto_generated.dataa[2]
dataa[3] => add_sub_kqg:auto_generated.dataa[3]
dataa[4] => add_sub_kqg:auto_generated.dataa[4]
dataa[5] => add_sub_kqg:auto_generated.dataa[5]
dataa[6] => add_sub_kqg:auto_generated.dataa[6]
dataa[7] => add_sub_kqg:auto_generated.dataa[7]
dataa[8] => add_sub_kqg:auto_generated.dataa[8]
dataa[9] => add_sub_kqg:auto_generated.dataa[9]
dataa[10] => add_sub_kqg:auto_generated.dataa[10]
dataa[11] => add_sub_kqg:auto_generated.dataa[11]
dataa[12] => add_sub_kqg:auto_generated.dataa[12]
dataa[13] => add_sub_kqg:auto_generated.dataa[13]
dataa[14] => add_sub_kqg:auto_generated.dataa[14]
dataa[15] => add_sub_kqg:auto_generated.dataa[15]
datab[0] => add_sub_kqg:auto_generated.datab[0]
datab[1] => add_sub_kqg:auto_generated.datab[1]
datab[2] => add_sub_kqg:auto_generated.datab[2]
datab[3] => add_sub_kqg:auto_generated.datab[3]
datab[4] => add_sub_kqg:auto_generated.datab[4]
datab[5] => add_sub_kqg:auto_generated.datab[5]
datab[6] => add_sub_kqg:auto_generated.datab[6]
datab[7] => add_sub_kqg:auto_generated.datab[7]
datab[8] => add_sub_kqg:auto_generated.datab[8]
datab[9] => add_sub_kqg:auto_generated.datab[9]
datab[10] => add_sub_kqg:auto_generated.datab[10]
datab[11] => add_sub_kqg:auto_generated.datab[11]
datab[12] => add_sub_kqg:auto_generated.datab[12]
datab[13] => add_sub_kqg:auto_generated.datab[13]
datab[14] => add_sub_kqg:auto_generated.datab[14]
datab[15] => add_sub_kqg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_kqg:auto_generated.add_sub
clock => add_sub_kqg:auto_generated.clock
aclr => add_sub_kqg:auto_generated.aclr
clken => add_sub_kqg:auto_generated.clken
result[0] <= add_sub_kqg:auto_generated.result[0]
result[1] <= add_sub_kqg:auto_generated.result[1]
result[2] <= add_sub_kqg:auto_generated.result[2]
result[3] <= add_sub_kqg:auto_generated.result[3]
result[4] <= add_sub_kqg:auto_generated.result[4]
result[5] <= add_sub_kqg:auto_generated.result[5]
result[6] <= add_sub_kqg:auto_generated.result[6]
result[7] <= add_sub_kqg:auto_generated.result[7]
result[8] <= add_sub_kqg:auto_generated.result[8]
result[9] <= add_sub_kqg:auto_generated.result[9]
result[10] <= add_sub_kqg:auto_generated.result[10]
result[11] <= add_sub_kqg:auto_generated.result[11]
result[12] <= add_sub_kqg:auto_generated.result[12]
result[13] <= add_sub_kqg:auto_generated.result[13]
result[14] <= add_sub_kqg:auto_generated.result[14]
result[15] <= add_sub_kqg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0|add_sub_kqg:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u31
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN28
dataa[1] => Add0.IN27
dataa[2] => Add0.IN26
dataa[3] => Add0.IN25
dataa[4] => Add0.IN24
dataa[5] => Add0.IN23
dataa[6] => Add0.IN22
dataa[7] => Add0.IN21
dataa[8] => Add0.IN20
dataa[9] => Add0.IN19
dataa[10] => Add0.IN18
dataa[11] => Add0.IN17
dataa[12] => Add0.IN16
dataa[13] => Add0.IN15
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN14
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0
dataa[0] => add_sub_iqg:auto_generated.dataa[0]
dataa[1] => add_sub_iqg:auto_generated.dataa[1]
dataa[2] => add_sub_iqg:auto_generated.dataa[2]
dataa[3] => add_sub_iqg:auto_generated.dataa[3]
dataa[4] => add_sub_iqg:auto_generated.dataa[4]
dataa[5] => add_sub_iqg:auto_generated.dataa[5]
dataa[6] => add_sub_iqg:auto_generated.dataa[6]
dataa[7] => add_sub_iqg:auto_generated.dataa[7]
dataa[8] => add_sub_iqg:auto_generated.dataa[8]
dataa[9] => add_sub_iqg:auto_generated.dataa[9]
dataa[10] => add_sub_iqg:auto_generated.dataa[10]
dataa[11] => add_sub_iqg:auto_generated.dataa[11]
dataa[12] => add_sub_iqg:auto_generated.dataa[12]
dataa[13] => add_sub_iqg:auto_generated.dataa[13]
datab[0] => add_sub_iqg:auto_generated.datab[0]
datab[1] => add_sub_iqg:auto_generated.datab[1]
datab[2] => add_sub_iqg:auto_generated.datab[2]
datab[3] => add_sub_iqg:auto_generated.datab[3]
datab[4] => add_sub_iqg:auto_generated.datab[4]
datab[5] => add_sub_iqg:auto_generated.datab[5]
datab[6] => add_sub_iqg:auto_generated.datab[6]
datab[7] => add_sub_iqg:auto_generated.datab[7]
datab[8] => add_sub_iqg:auto_generated.datab[8]
datab[9] => add_sub_iqg:auto_generated.datab[9]
datab[10] => add_sub_iqg:auto_generated.datab[10]
datab[11] => add_sub_iqg:auto_generated.datab[11]
datab[12] => add_sub_iqg:auto_generated.datab[12]
datab[13] => add_sub_iqg:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_iqg:auto_generated.add_sub
clock => add_sub_iqg:auto_generated.clock
aclr => add_sub_iqg:auto_generated.aclr
clken => add_sub_iqg:auto_generated.clken
result[0] <= add_sub_iqg:auto_generated.result[0]
result[1] <= add_sub_iqg:auto_generated.result[1]
result[2] <= add_sub_iqg:auto_generated.result[2]
result[3] <= add_sub_iqg:auto_generated.result[3]
result[4] <= add_sub_iqg:auto_generated.result[4]
result[5] <= add_sub_iqg:auto_generated.result[5]
result[6] <= add_sub_iqg:auto_generated.result[6]
result[7] <= add_sub_iqg:auto_generated.result[7]
result[8] <= add_sub_iqg:auto_generated.result[8]
result[9] <= add_sub_iqg:auto_generated.result[9]
result[10] <= add_sub_iqg:auto_generated.result[10]
result[11] <= add_sub_iqg:auto_generated.result[11]
result[12] <= add_sub_iqg:auto_generated.result[12]
result[13] <= add_sub_iqg:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0|add_sub_iqg:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u32
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN27
dataa[1] => Add0.IN26
dataa[2] => Add0.IN25
dataa[3] => Add0.IN24
dataa[4] => Add0.IN23
dataa[5] => Add0.IN22
dataa[6] => Add0.IN21
dataa[7] => Add0.IN20
dataa[8] => Add0.IN19
dataa[9] => Add0.IN18
dataa[10] => Add0.IN17
dataa[11] => Add0.IN16
dataa[12] => Add0.IN15
dataa[13] => Add0.IN14
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN28
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u32|lpm_add_sub:u0
dataa[0] => add_sub_07h:auto_generated.dataa[0]
dataa[1] => add_sub_07h:auto_generated.dataa[1]
dataa[2] => add_sub_07h:auto_generated.dataa[2]
dataa[3] => add_sub_07h:auto_generated.dataa[3]
dataa[4] => add_sub_07h:auto_generated.dataa[4]
dataa[5] => add_sub_07h:auto_generated.dataa[5]
dataa[6] => add_sub_07h:auto_generated.dataa[6]
dataa[7] => add_sub_07h:auto_generated.dataa[7]
dataa[8] => add_sub_07h:auto_generated.dataa[8]
dataa[9] => add_sub_07h:auto_generated.dataa[9]
dataa[10] => add_sub_07h:auto_generated.dataa[10]
dataa[11] => add_sub_07h:auto_generated.dataa[11]
dataa[12] => add_sub_07h:auto_generated.dataa[12]
dataa[13] => add_sub_07h:auto_generated.dataa[13]
datab[0] => add_sub_07h:auto_generated.datab[0]
datab[1] => add_sub_07h:auto_generated.datab[1]
datab[2] => add_sub_07h:auto_generated.datab[2]
datab[3] => add_sub_07h:auto_generated.datab[3]
datab[4] => add_sub_07h:auto_generated.datab[4]
datab[5] => add_sub_07h:auto_generated.datab[5]
datab[6] => add_sub_07h:auto_generated.datab[6]
datab[7] => add_sub_07h:auto_generated.datab[7]
datab[8] => add_sub_07h:auto_generated.datab[8]
datab[9] => add_sub_07h:auto_generated.datab[9]
datab[10] => add_sub_07h:auto_generated.datab[10]
datab[11] => add_sub_07h:auto_generated.datab[11]
datab[12] => add_sub_07h:auto_generated.datab[12]
datab[13] => add_sub_07h:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_07h:auto_generated.add_sub
clock => add_sub_07h:auto_generated.clock
aclr => add_sub_07h:auto_generated.aclr
clken => add_sub_07h:auto_generated.clken
result[0] <= add_sub_07h:auto_generated.result[0]
result[1] <= add_sub_07h:auto_generated.result[1]
result[2] <= add_sub_07h:auto_generated.result[2]
result[3] <= add_sub_07h:auto_generated.result[3]
result[4] <= add_sub_07h:auto_generated.result[4]
result[5] <= add_sub_07h:auto_generated.result[5]
result[6] <= add_sub_07h:auto_generated.result[6]
result[7] <= add_sub_07h:auto_generated.result[7]
result[8] <= add_sub_07h:auto_generated.result[8]
result[9] <= add_sub_07h:auto_generated.result[9]
result[10] <= add_sub_07h:auto_generated.result[10]
result[11] <= add_sub_07h:auto_generated.result[11]
result[12] <= add_sub_07h:auto_generated.result[12]
result[13] <= add_sub_07h:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u32|lpm_add_sub:u0|add_sub_07h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0
dataa[0] => add_sub_kqg:auto_generated.dataa[0]
dataa[1] => add_sub_kqg:auto_generated.dataa[1]
dataa[2] => add_sub_kqg:auto_generated.dataa[2]
dataa[3] => add_sub_kqg:auto_generated.dataa[3]
dataa[4] => add_sub_kqg:auto_generated.dataa[4]
dataa[5] => add_sub_kqg:auto_generated.dataa[5]
dataa[6] => add_sub_kqg:auto_generated.dataa[6]
dataa[7] => add_sub_kqg:auto_generated.dataa[7]
dataa[8] => add_sub_kqg:auto_generated.dataa[8]
dataa[9] => add_sub_kqg:auto_generated.dataa[9]
dataa[10] => add_sub_kqg:auto_generated.dataa[10]
dataa[11] => add_sub_kqg:auto_generated.dataa[11]
dataa[12] => add_sub_kqg:auto_generated.dataa[12]
dataa[13] => add_sub_kqg:auto_generated.dataa[13]
dataa[14] => add_sub_kqg:auto_generated.dataa[14]
dataa[15] => add_sub_kqg:auto_generated.dataa[15]
datab[0] => add_sub_kqg:auto_generated.datab[0]
datab[1] => add_sub_kqg:auto_generated.datab[1]
datab[2] => add_sub_kqg:auto_generated.datab[2]
datab[3] => add_sub_kqg:auto_generated.datab[3]
datab[4] => add_sub_kqg:auto_generated.datab[4]
datab[5] => add_sub_kqg:auto_generated.datab[5]
datab[6] => add_sub_kqg:auto_generated.datab[6]
datab[7] => add_sub_kqg:auto_generated.datab[7]
datab[8] => add_sub_kqg:auto_generated.datab[8]
datab[9] => add_sub_kqg:auto_generated.datab[9]
datab[10] => add_sub_kqg:auto_generated.datab[10]
datab[11] => add_sub_kqg:auto_generated.datab[11]
datab[12] => add_sub_kqg:auto_generated.datab[12]
datab[13] => add_sub_kqg:auto_generated.datab[13]
datab[14] => add_sub_kqg:auto_generated.datab[14]
datab[15] => add_sub_kqg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_kqg:auto_generated.add_sub
clock => add_sub_kqg:auto_generated.clock
aclr => add_sub_kqg:auto_generated.aclr
clken => add_sub_kqg:auto_generated.clken
result[0] <= add_sub_kqg:auto_generated.result[0]
result[1] <= add_sub_kqg:auto_generated.result[1]
result[2] <= add_sub_kqg:auto_generated.result[2]
result[3] <= add_sub_kqg:auto_generated.result[3]
result[4] <= add_sub_kqg:auto_generated.result[4]
result[5] <= add_sub_kqg:auto_generated.result[5]
result[6] <= add_sub_kqg:auto_generated.result[6]
result[7] <= add_sub_kqg:auto_generated.result[7]
result[8] <= add_sub_kqg:auto_generated.result[8]
result[9] <= add_sub_kqg:auto_generated.result[9]
result[10] <= add_sub_kqg:auto_generated.result[10]
result[11] <= add_sub_kqg:auto_generated.result[11]
result[12] <= add_sub_kqg:auto_generated.result[12]
result[13] <= add_sub_kqg:auto_generated.result[13]
result[14] <= add_sub_kqg:auto_generated.result[14]
result[15] <= add_sub_kqg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0|add_sub_kqg:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u34
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN28
dataa[1] => Add0.IN27
dataa[2] => Add0.IN26
dataa[3] => Add0.IN25
dataa[4] => Add0.IN24
dataa[5] => Add0.IN23
dataa[6] => Add0.IN22
dataa[7] => Add0.IN21
dataa[8] => Add0.IN20
dataa[9] => Add0.IN19
dataa[10] => Add0.IN18
dataa[11] => Add0.IN17
dataa[12] => Add0.IN16
dataa[13] => Add0.IN15
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN14
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0
dataa[0] => add_sub_iqg:auto_generated.dataa[0]
dataa[1] => add_sub_iqg:auto_generated.dataa[1]
dataa[2] => add_sub_iqg:auto_generated.dataa[2]
dataa[3] => add_sub_iqg:auto_generated.dataa[3]
dataa[4] => add_sub_iqg:auto_generated.dataa[4]
dataa[5] => add_sub_iqg:auto_generated.dataa[5]
dataa[6] => add_sub_iqg:auto_generated.dataa[6]
dataa[7] => add_sub_iqg:auto_generated.dataa[7]
dataa[8] => add_sub_iqg:auto_generated.dataa[8]
dataa[9] => add_sub_iqg:auto_generated.dataa[9]
dataa[10] => add_sub_iqg:auto_generated.dataa[10]
dataa[11] => add_sub_iqg:auto_generated.dataa[11]
dataa[12] => add_sub_iqg:auto_generated.dataa[12]
dataa[13] => add_sub_iqg:auto_generated.dataa[13]
datab[0] => add_sub_iqg:auto_generated.datab[0]
datab[1] => add_sub_iqg:auto_generated.datab[1]
datab[2] => add_sub_iqg:auto_generated.datab[2]
datab[3] => add_sub_iqg:auto_generated.datab[3]
datab[4] => add_sub_iqg:auto_generated.datab[4]
datab[5] => add_sub_iqg:auto_generated.datab[5]
datab[6] => add_sub_iqg:auto_generated.datab[6]
datab[7] => add_sub_iqg:auto_generated.datab[7]
datab[8] => add_sub_iqg:auto_generated.datab[8]
datab[9] => add_sub_iqg:auto_generated.datab[9]
datab[10] => add_sub_iqg:auto_generated.datab[10]
datab[11] => add_sub_iqg:auto_generated.datab[11]
datab[12] => add_sub_iqg:auto_generated.datab[12]
datab[13] => add_sub_iqg:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_iqg:auto_generated.add_sub
clock => add_sub_iqg:auto_generated.clock
aclr => add_sub_iqg:auto_generated.aclr
clken => add_sub_iqg:auto_generated.clken
result[0] <= add_sub_iqg:auto_generated.result[0]
result[1] <= add_sub_iqg:auto_generated.result[1]
result[2] <= add_sub_iqg:auto_generated.result[2]
result[3] <= add_sub_iqg:auto_generated.result[3]
result[4] <= add_sub_iqg:auto_generated.result[4]
result[5] <= add_sub_iqg:auto_generated.result[5]
result[6] <= add_sub_iqg:auto_generated.result[6]
result[7] <= add_sub_iqg:auto_generated.result[7]
result[8] <= add_sub_iqg:auto_generated.result[8]
result[9] <= add_sub_iqg:auto_generated.result[9]
result[10] <= add_sub_iqg:auto_generated.result[10]
result[11] <= add_sub_iqg:auto_generated.result[11]
result[12] <= add_sub_iqg:auto_generated.result[12]
result[13] <= add_sub_iqg:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0|add_sub_iqg:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u35
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN27
dataa[1] => Add0.IN26
dataa[2] => Add0.IN25
dataa[3] => Add0.IN24
dataa[4] => Add0.IN23
dataa[5] => Add0.IN22
dataa[6] => Add0.IN21
dataa[7] => Add0.IN20
dataa[8] => Add0.IN19
dataa[9] => Add0.IN18
dataa[10] => Add0.IN17
dataa[11] => Add0.IN16
dataa[12] => Add0.IN15
dataa[13] => Add0.IN14
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => xordvalue.IN0
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN28
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u35|lpm_add_sub:u0
dataa[0] => add_sub_07h:auto_generated.dataa[0]
dataa[1] => add_sub_07h:auto_generated.dataa[1]
dataa[2] => add_sub_07h:auto_generated.dataa[2]
dataa[3] => add_sub_07h:auto_generated.dataa[3]
dataa[4] => add_sub_07h:auto_generated.dataa[4]
dataa[5] => add_sub_07h:auto_generated.dataa[5]
dataa[6] => add_sub_07h:auto_generated.dataa[6]
dataa[7] => add_sub_07h:auto_generated.dataa[7]
dataa[8] => add_sub_07h:auto_generated.dataa[8]
dataa[9] => add_sub_07h:auto_generated.dataa[9]
dataa[10] => add_sub_07h:auto_generated.dataa[10]
dataa[11] => add_sub_07h:auto_generated.dataa[11]
dataa[12] => add_sub_07h:auto_generated.dataa[12]
dataa[13] => add_sub_07h:auto_generated.dataa[13]
datab[0] => add_sub_07h:auto_generated.datab[0]
datab[1] => add_sub_07h:auto_generated.datab[1]
datab[2] => add_sub_07h:auto_generated.datab[2]
datab[3] => add_sub_07h:auto_generated.datab[3]
datab[4] => add_sub_07h:auto_generated.datab[4]
datab[5] => add_sub_07h:auto_generated.datab[5]
datab[6] => add_sub_07h:auto_generated.datab[6]
datab[7] => add_sub_07h:auto_generated.datab[7]
datab[8] => add_sub_07h:auto_generated.datab[8]
datab[9] => add_sub_07h:auto_generated.datab[9]
datab[10] => add_sub_07h:auto_generated.datab[10]
datab[11] => add_sub_07h:auto_generated.datab[11]
datab[12] => add_sub_07h:auto_generated.datab[12]
datab[13] => add_sub_07h:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_07h:auto_generated.add_sub
clock => add_sub_07h:auto_generated.clock
aclr => add_sub_07h:auto_generated.aclr
clken => add_sub_07h:auto_generated.clken
result[0] <= add_sub_07h:auto_generated.result[0]
result[1] <= add_sub_07h:auto_generated.result[1]
result[2] <= add_sub_07h:auto_generated.result[2]
result[3] <= add_sub_07h:auto_generated.result[3]
result[4] <= add_sub_07h:auto_generated.result[4]
result[5] <= add_sub_07h:auto_generated.result[5]
result[6] <= add_sub_07h:auto_generated.result[6]
result[7] <= add_sub_07h:auto_generated.result[7]
result[8] <= add_sub_07h:auto_generated.result[8]
result[9] <= add_sub_07h:auto_generated.result[9]
result[10] <= add_sub_07h:auto_generated.result[10]
result[11] <= add_sub_07h:auto_generated.result[11]
result[12] <= add_sub_07h:auto_generated.result[12]
result[13] <= add_sub_07h:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u35|lpm_add_sub:u0|add_sub_07h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0
dataa[0] => add_sub_kqg:auto_generated.dataa[0]
dataa[1] => add_sub_kqg:auto_generated.dataa[1]
dataa[2] => add_sub_kqg:auto_generated.dataa[2]
dataa[3] => add_sub_kqg:auto_generated.dataa[3]
dataa[4] => add_sub_kqg:auto_generated.dataa[4]
dataa[5] => add_sub_kqg:auto_generated.dataa[5]
dataa[6] => add_sub_kqg:auto_generated.dataa[6]
dataa[7] => add_sub_kqg:auto_generated.dataa[7]
dataa[8] => add_sub_kqg:auto_generated.dataa[8]
dataa[9] => add_sub_kqg:auto_generated.dataa[9]
dataa[10] => add_sub_kqg:auto_generated.dataa[10]
dataa[11] => add_sub_kqg:auto_generated.dataa[11]
dataa[12] => add_sub_kqg:auto_generated.dataa[12]
dataa[13] => add_sub_kqg:auto_generated.dataa[13]
dataa[14] => add_sub_kqg:auto_generated.dataa[14]
dataa[15] => add_sub_kqg:auto_generated.dataa[15]
datab[0] => add_sub_kqg:auto_generated.datab[0]
datab[1] => add_sub_kqg:auto_generated.datab[1]
datab[2] => add_sub_kqg:auto_generated.datab[2]
datab[3] => add_sub_kqg:auto_generated.datab[3]
datab[4] => add_sub_kqg:auto_generated.datab[4]
datab[5] => add_sub_kqg:auto_generated.datab[5]
datab[6] => add_sub_kqg:auto_generated.datab[6]
datab[7] => add_sub_kqg:auto_generated.datab[7]
datab[8] => add_sub_kqg:auto_generated.datab[8]
datab[9] => add_sub_kqg:auto_generated.datab[9]
datab[10] => add_sub_kqg:auto_generated.datab[10]
datab[11] => add_sub_kqg:auto_generated.datab[11]
datab[12] => add_sub_kqg:auto_generated.datab[12]
datab[13] => add_sub_kqg:auto_generated.datab[13]
datab[14] => add_sub_kqg:auto_generated.datab[14]
datab[15] => add_sub_kqg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_kqg:auto_generated.add_sub
clock => add_sub_kqg:auto_generated.clock
aclr => add_sub_kqg:auto_generated.aclr
clken => add_sub_kqg:auto_generated.clken
result[0] <= add_sub_kqg:auto_generated.result[0]
result[1] <= add_sub_kqg:auto_generated.result[1]
result[2] <= add_sub_kqg:auto_generated.result[2]
result[3] <= add_sub_kqg:auto_generated.result[3]
result[4] <= add_sub_kqg:auto_generated.result[4]
result[5] <= add_sub_kqg:auto_generated.result[5]
result[6] <= add_sub_kqg:auto_generated.result[6]
result[7] <= add_sub_kqg:auto_generated.result[7]
result[8] <= add_sub_kqg:auto_generated.result[8]
result[9] <= add_sub_kqg:auto_generated.result[9]
result[10] <= add_sub_kqg:auto_generated.result[10]
result[11] <= add_sub_kqg:auto_generated.result[11]
result[12] <= add_sub_kqg:auto_generated.result[12]
result[13] <= add_sub_kqg:auto_generated.result[13]
result[14] <= add_sub_kqg:auto_generated.result[14]
result[15] <= add_sub_kqg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0|add_sub_kqg:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u37
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN28
dataa[1] => Add0.IN27
dataa[2] => Add0.IN26
dataa[3] => Add0.IN25
dataa[4] => Add0.IN24
dataa[5] => Add0.IN23
dataa[6] => Add0.IN22
dataa[7] => Add0.IN21
dataa[8] => Add0.IN20
dataa[9] => Add0.IN19
dataa[10] => Add0.IN18
dataa[11] => Add0.IN17
dataa[12] => Add0.IN16
dataa[13] => Add0.IN15
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN14
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0
dataa[0] => add_sub_iqg:auto_generated.dataa[0]
dataa[1] => add_sub_iqg:auto_generated.dataa[1]
dataa[2] => add_sub_iqg:auto_generated.dataa[2]
dataa[3] => add_sub_iqg:auto_generated.dataa[3]
dataa[4] => add_sub_iqg:auto_generated.dataa[4]
dataa[5] => add_sub_iqg:auto_generated.dataa[5]
dataa[6] => add_sub_iqg:auto_generated.dataa[6]
dataa[7] => add_sub_iqg:auto_generated.dataa[7]
dataa[8] => add_sub_iqg:auto_generated.dataa[8]
dataa[9] => add_sub_iqg:auto_generated.dataa[9]
dataa[10] => add_sub_iqg:auto_generated.dataa[10]
dataa[11] => add_sub_iqg:auto_generated.dataa[11]
dataa[12] => add_sub_iqg:auto_generated.dataa[12]
dataa[13] => add_sub_iqg:auto_generated.dataa[13]
datab[0] => add_sub_iqg:auto_generated.datab[0]
datab[1] => add_sub_iqg:auto_generated.datab[1]
datab[2] => add_sub_iqg:auto_generated.datab[2]
datab[3] => add_sub_iqg:auto_generated.datab[3]
datab[4] => add_sub_iqg:auto_generated.datab[4]
datab[5] => add_sub_iqg:auto_generated.datab[5]
datab[6] => add_sub_iqg:auto_generated.datab[6]
datab[7] => add_sub_iqg:auto_generated.datab[7]
datab[8] => add_sub_iqg:auto_generated.datab[8]
datab[9] => add_sub_iqg:auto_generated.datab[9]
datab[10] => add_sub_iqg:auto_generated.datab[10]
datab[11] => add_sub_iqg:auto_generated.datab[11]
datab[12] => add_sub_iqg:auto_generated.datab[12]
datab[13] => add_sub_iqg:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_iqg:auto_generated.add_sub
clock => add_sub_iqg:auto_generated.clock
aclr => add_sub_iqg:auto_generated.aclr
clken => add_sub_iqg:auto_generated.clken
result[0] <= add_sub_iqg:auto_generated.result[0]
result[1] <= add_sub_iqg:auto_generated.result[1]
result[2] <= add_sub_iqg:auto_generated.result[2]
result[3] <= add_sub_iqg:auto_generated.result[3]
result[4] <= add_sub_iqg:auto_generated.result[4]
result[5] <= add_sub_iqg:auto_generated.result[5]
result[6] <= add_sub_iqg:auto_generated.result[6]
result[7] <= add_sub_iqg:auto_generated.result[7]
result[8] <= add_sub_iqg:auto_generated.result[8]
result[9] <= add_sub_iqg:auto_generated.result[9]
result[10] <= add_sub_iqg:auto_generated.result[10]
result[11] <= add_sub_iqg:auto_generated.result[11]
result[12] <= add_sub_iqg:auto_generated.result[12]
result[13] <= add_sub_iqg:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0|add_sub_iqg:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u38
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN27
dataa[1] => Add0.IN26
dataa[2] => Add0.IN25
dataa[3] => Add0.IN24
dataa[4] => Add0.IN23
dataa[5] => Add0.IN22
dataa[6] => Add0.IN21
dataa[7] => Add0.IN20
dataa[8] => Add0.IN19
dataa[9] => Add0.IN18
dataa[10] => Add0.IN17
dataa[11] => Add0.IN16
dataa[12] => Add0.IN15
dataa[13] => Add0.IN14
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => xordvalue.IN0
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN28
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u38|lpm_add_sub:u0
dataa[0] => add_sub_07h:auto_generated.dataa[0]
dataa[1] => add_sub_07h:auto_generated.dataa[1]
dataa[2] => add_sub_07h:auto_generated.dataa[2]
dataa[3] => add_sub_07h:auto_generated.dataa[3]
dataa[4] => add_sub_07h:auto_generated.dataa[4]
dataa[5] => add_sub_07h:auto_generated.dataa[5]
dataa[6] => add_sub_07h:auto_generated.dataa[6]
dataa[7] => add_sub_07h:auto_generated.dataa[7]
dataa[8] => add_sub_07h:auto_generated.dataa[8]
dataa[9] => add_sub_07h:auto_generated.dataa[9]
dataa[10] => add_sub_07h:auto_generated.dataa[10]
dataa[11] => add_sub_07h:auto_generated.dataa[11]
dataa[12] => add_sub_07h:auto_generated.dataa[12]
dataa[13] => add_sub_07h:auto_generated.dataa[13]
datab[0] => add_sub_07h:auto_generated.datab[0]
datab[1] => add_sub_07h:auto_generated.datab[1]
datab[2] => add_sub_07h:auto_generated.datab[2]
datab[3] => add_sub_07h:auto_generated.datab[3]
datab[4] => add_sub_07h:auto_generated.datab[4]
datab[5] => add_sub_07h:auto_generated.datab[5]
datab[6] => add_sub_07h:auto_generated.datab[6]
datab[7] => add_sub_07h:auto_generated.datab[7]
datab[8] => add_sub_07h:auto_generated.datab[8]
datab[9] => add_sub_07h:auto_generated.datab[9]
datab[10] => add_sub_07h:auto_generated.datab[10]
datab[11] => add_sub_07h:auto_generated.datab[11]
datab[12] => add_sub_07h:auto_generated.datab[12]
datab[13] => add_sub_07h:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_07h:auto_generated.add_sub
clock => add_sub_07h:auto_generated.clock
aclr => add_sub_07h:auto_generated.aclr
clken => add_sub_07h:auto_generated.clken
result[0] <= add_sub_07h:auto_generated.result[0]
result[1] <= add_sub_07h:auto_generated.result[1]
result[2] <= add_sub_07h:auto_generated.result[2]
result[3] <= add_sub_07h:auto_generated.result[3]
result[4] <= add_sub_07h:auto_generated.result[4]
result[5] <= add_sub_07h:auto_generated.result[5]
result[6] <= add_sub_07h:auto_generated.result[6]
result[7] <= add_sub_07h:auto_generated.result[7]
result[8] <= add_sub_07h:auto_generated.result[8]
result[9] <= add_sub_07h:auto_generated.result[9]
result[10] <= add_sub_07h:auto_generated.result[10]
result[11] <= add_sub_07h:auto_generated.result[11]
result[12] <= add_sub_07h:auto_generated.result[12]
result[13] <= add_sub_07h:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u38|lpm_add_sub:u0|add_sub_07h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0
dataa[0] => add_sub_kqg:auto_generated.dataa[0]
dataa[1] => add_sub_kqg:auto_generated.dataa[1]
dataa[2] => add_sub_kqg:auto_generated.dataa[2]
dataa[3] => add_sub_kqg:auto_generated.dataa[3]
dataa[4] => add_sub_kqg:auto_generated.dataa[4]
dataa[5] => add_sub_kqg:auto_generated.dataa[5]
dataa[6] => add_sub_kqg:auto_generated.dataa[6]
dataa[7] => add_sub_kqg:auto_generated.dataa[7]
dataa[8] => add_sub_kqg:auto_generated.dataa[8]
dataa[9] => add_sub_kqg:auto_generated.dataa[9]
dataa[10] => add_sub_kqg:auto_generated.dataa[10]
dataa[11] => add_sub_kqg:auto_generated.dataa[11]
dataa[12] => add_sub_kqg:auto_generated.dataa[12]
dataa[13] => add_sub_kqg:auto_generated.dataa[13]
dataa[14] => add_sub_kqg:auto_generated.dataa[14]
dataa[15] => add_sub_kqg:auto_generated.dataa[15]
datab[0] => add_sub_kqg:auto_generated.datab[0]
datab[1] => add_sub_kqg:auto_generated.datab[1]
datab[2] => add_sub_kqg:auto_generated.datab[2]
datab[3] => add_sub_kqg:auto_generated.datab[3]
datab[4] => add_sub_kqg:auto_generated.datab[4]
datab[5] => add_sub_kqg:auto_generated.datab[5]
datab[6] => add_sub_kqg:auto_generated.datab[6]
datab[7] => add_sub_kqg:auto_generated.datab[7]
datab[8] => add_sub_kqg:auto_generated.datab[8]
datab[9] => add_sub_kqg:auto_generated.datab[9]
datab[10] => add_sub_kqg:auto_generated.datab[10]
datab[11] => add_sub_kqg:auto_generated.datab[11]
datab[12] => add_sub_kqg:auto_generated.datab[12]
datab[13] => add_sub_kqg:auto_generated.datab[13]
datab[14] => add_sub_kqg:auto_generated.datab[14]
datab[15] => add_sub_kqg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_kqg:auto_generated.add_sub
clock => add_sub_kqg:auto_generated.clock
aclr => add_sub_kqg:auto_generated.aclr
clken => add_sub_kqg:auto_generated.clken
result[0] <= add_sub_kqg:auto_generated.result[0]
result[1] <= add_sub_kqg:auto_generated.result[1]
result[2] <= add_sub_kqg:auto_generated.result[2]
result[3] <= add_sub_kqg:auto_generated.result[3]
result[4] <= add_sub_kqg:auto_generated.result[4]
result[5] <= add_sub_kqg:auto_generated.result[5]
result[6] <= add_sub_kqg:auto_generated.result[6]
result[7] <= add_sub_kqg:auto_generated.result[7]
result[8] <= add_sub_kqg:auto_generated.result[8]
result[9] <= add_sub_kqg:auto_generated.result[9]
result[10] <= add_sub_kqg:auto_generated.result[10]
result[11] <= add_sub_kqg:auto_generated.result[11]
result[12] <= add_sub_kqg:auto_generated.result[12]
result[13] <= add_sub_kqg:auto_generated.result[13]
result[14] <= add_sub_kqg:auto_generated.result[14]
result[15] <= add_sub_kqg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0|add_sub_kqg:auto_generated
aclr => pipeline_dffe[15].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN28
dataa[1] => Add0.IN27
dataa[2] => Add0.IN26
dataa[3] => Add0.IN25
dataa[4] => Add0.IN24
dataa[5] => Add0.IN23
dataa[6] => Add0.IN22
dataa[7] => Add0.IN21
dataa[8] => Add0.IN20
dataa[9] => Add0.IN19
dataa[10] => Add0.IN18
dataa[11] => Add0.IN17
dataa[12] => Add0.IN16
dataa[13] => Add0.IN15
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => Add0.IN14
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0
dataa[0] => add_sub_iqg:auto_generated.dataa[0]
dataa[1] => add_sub_iqg:auto_generated.dataa[1]
dataa[2] => add_sub_iqg:auto_generated.dataa[2]
dataa[3] => add_sub_iqg:auto_generated.dataa[3]
dataa[4] => add_sub_iqg:auto_generated.dataa[4]
dataa[5] => add_sub_iqg:auto_generated.dataa[5]
dataa[6] => add_sub_iqg:auto_generated.dataa[6]
dataa[7] => add_sub_iqg:auto_generated.dataa[7]
dataa[8] => add_sub_iqg:auto_generated.dataa[8]
dataa[9] => add_sub_iqg:auto_generated.dataa[9]
dataa[10] => add_sub_iqg:auto_generated.dataa[10]
dataa[11] => add_sub_iqg:auto_generated.dataa[11]
dataa[12] => add_sub_iqg:auto_generated.dataa[12]
dataa[13] => add_sub_iqg:auto_generated.dataa[13]
datab[0] => add_sub_iqg:auto_generated.datab[0]
datab[1] => add_sub_iqg:auto_generated.datab[1]
datab[2] => add_sub_iqg:auto_generated.datab[2]
datab[3] => add_sub_iqg:auto_generated.datab[3]
datab[4] => add_sub_iqg:auto_generated.datab[4]
datab[5] => add_sub_iqg:auto_generated.datab[5]
datab[6] => add_sub_iqg:auto_generated.datab[6]
datab[7] => add_sub_iqg:auto_generated.datab[7]
datab[8] => add_sub_iqg:auto_generated.datab[8]
datab[9] => add_sub_iqg:auto_generated.datab[9]
datab[10] => add_sub_iqg:auto_generated.datab[10]
datab[11] => add_sub_iqg:auto_generated.datab[11]
datab[12] => add_sub_iqg:auto_generated.datab[12]
datab[13] => add_sub_iqg:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_iqg:auto_generated.add_sub
clock => add_sub_iqg:auto_generated.clock
aclr => add_sub_iqg:auto_generated.aclr
clken => add_sub_iqg:auto_generated.clken
result[0] <= add_sub_iqg:auto_generated.result[0]
result[1] <= add_sub_iqg:auto_generated.result[1]
result[2] <= add_sub_iqg:auto_generated.result[2]
result[3] <= add_sub_iqg:auto_generated.result[3]
result[4] <= add_sub_iqg:auto_generated.result[4]
result[5] <= add_sub_iqg:auto_generated.result[5]
result[6] <= add_sub_iqg:auto_generated.result[6]
result[7] <= add_sub_iqg:auto_generated.result[7]
result[8] <= add_sub_iqg:auto_generated.result[8]
result[9] <= add_sub_iqg:auto_generated.result[9]
result[10] <= add_sub_iqg:auto_generated.result[10]
result[11] <= add_sub_iqg:auto_generated.result[11]
result[12] <= add_sub_iqg:auto_generated.result[12]
result[13] <= add_sub_iqg:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_iqg:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN27
dataa[1] => Add0.IN26
dataa[2] => Add0.IN25
dataa[3] => Add0.IN24
dataa[4] => Add0.IN23
dataa[5] => Add0.IN22
dataa[6] => Add0.IN21
dataa[7] => Add0.IN20
dataa[8] => Add0.IN19
dataa[9] => Add0.IN18
dataa[10] => Add0.IN17
dataa[11] => Add0.IN16
dataa[12] => Add0.IN15
dataa[13] => Add0.IN14
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => Add0.IN28
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0
dataa[0] => add_sub_07h:auto_generated.dataa[0]
dataa[1] => add_sub_07h:auto_generated.dataa[1]
dataa[2] => add_sub_07h:auto_generated.dataa[2]
dataa[3] => add_sub_07h:auto_generated.dataa[3]
dataa[4] => add_sub_07h:auto_generated.dataa[4]
dataa[5] => add_sub_07h:auto_generated.dataa[5]
dataa[6] => add_sub_07h:auto_generated.dataa[6]
dataa[7] => add_sub_07h:auto_generated.dataa[7]
dataa[8] => add_sub_07h:auto_generated.dataa[8]
dataa[9] => add_sub_07h:auto_generated.dataa[9]
dataa[10] => add_sub_07h:auto_generated.dataa[10]
dataa[11] => add_sub_07h:auto_generated.dataa[11]
dataa[12] => add_sub_07h:auto_generated.dataa[12]
dataa[13] => add_sub_07h:auto_generated.dataa[13]
datab[0] => add_sub_07h:auto_generated.datab[0]
datab[1] => add_sub_07h:auto_generated.datab[1]
datab[2] => add_sub_07h:auto_generated.datab[2]
datab[3] => add_sub_07h:auto_generated.datab[3]
datab[4] => add_sub_07h:auto_generated.datab[4]
datab[5] => add_sub_07h:auto_generated.datab[5]
datab[6] => add_sub_07h:auto_generated.datab[6]
datab[7] => add_sub_07h:auto_generated.datab[7]
datab[8] => add_sub_07h:auto_generated.datab[8]
datab[9] => add_sub_07h:auto_generated.datab[9]
datab[10] => add_sub_07h:auto_generated.datab[10]
datab[11] => add_sub_07h:auto_generated.datab[11]
datab[12] => add_sub_07h:auto_generated.datab[12]
datab[13] => add_sub_07h:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_07h:auto_generated.add_sub
clock => add_sub_07h:auto_generated.clock
aclr => add_sub_07h:auto_generated.aclr
clken => add_sub_07h:auto_generated.clken
result[0] <= add_sub_07h:auto_generated.result[0]
result[1] <= add_sub_07h:auto_generated.result[1]
result[2] <= add_sub_07h:auto_generated.result[2]
result[3] <= add_sub_07h:auto_generated.result[3]
result[4] <= add_sub_07h:auto_generated.result[4]
result[5] <= add_sub_07h:auto_generated.result[5]
result[6] <= add_sub_07h:auto_generated.result[6]
result[7] <= add_sub_07h:auto_generated.result[7]
result[8] <= add_sub_07h:auto_generated.result[8]
result[9] <= add_sub_07h:auto_generated.result[9]
result[10] <= add_sub_07h:auto_generated.result[10]
result[11] <= add_sub_07h:auto_generated.result[11]
result[12] <= add_sub_07h:auto_generated.result[12]
result[13] <= add_sub_07h:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv
clk => cordic_y_res_2c[0]~reg0.CLK
clk => cordic_y_res_2c[1]~reg0.CLK
clk => cordic_y_res_2c[2]~reg0.CLK
clk => cordic_y_res_2c[3]~reg0.CLK
clk => cordic_y_res_2c[4]~reg0.CLK
clk => cordic_y_res_2c[5]~reg0.CLK
clk => cordic_y_res_2c[6]~reg0.CLK
clk => cordic_y_res_2c[7]~reg0.CLK
clk => cordic_y_res_2c[8]~reg0.CLK
clk => cordic_y_res_2c[9]~reg0.CLK
clk => cordic_y_res_2c[10]~reg0.CLK
clk => cordic_y_res_2c[11]~reg0.CLK
clk => cordic_y_res_2c[12]~reg0.CLK
clk => cordic_y_res_2c[13]~reg0.CLK
clk => cordic_x_res_2c[0]~reg0.CLK
clk => cordic_x_res_2c[1]~reg0.CLK
clk => cordic_x_res_2c[2]~reg0.CLK
clk => cordic_x_res_2c[3]~reg0.CLK
clk => cordic_x_res_2c[4]~reg0.CLK
clk => cordic_x_res_2c[5]~reg0.CLK
clk => cordic_x_res_2c[6]~reg0.CLK
clk => cordic_x_res_2c[7]~reg0.CLK
clk => cordic_x_res_2c[8]~reg0.CLK
clk => cordic_x_res_2c[9]~reg0.CLK
clk => cordic_x_res_2c[10]~reg0.CLK
clk => cordic_x_res_2c[11]~reg0.CLK
clk => cordic_x_res_2c[12]~reg0.CLK
clk => cordic_x_res_2c[13]~reg0.CLK
clk => cordic_y_res_d[0]~reg0.CLK
clk => cordic_y_res_d[1]~reg0.CLK
clk => cordic_y_res_d[2]~reg0.CLK
clk => cordic_y_res_d[3]~reg0.CLK
clk => cordic_y_res_d[4]~reg0.CLK
clk => cordic_y_res_d[5]~reg0.CLK
clk => cordic_y_res_d[6]~reg0.CLK
clk => cordic_y_res_d[7]~reg0.CLK
clk => cordic_y_res_d[8]~reg0.CLK
clk => cordic_y_res_d[9]~reg0.CLK
clk => cordic_y_res_d[10]~reg0.CLK
clk => cordic_y_res_d[11]~reg0.CLK
clk => cordic_y_res_d[12]~reg0.CLK
clk => cordic_y_res_d[13]~reg0.CLK
clk => cordic_x_res_d[0]~reg0.CLK
clk => cordic_x_res_d[1]~reg0.CLK
clk => cordic_x_res_d[2]~reg0.CLK
clk => cordic_x_res_d[3]~reg0.CLK
clk => cordic_x_res_d[4]~reg0.CLK
clk => cordic_x_res_d[5]~reg0.CLK
clk => cordic_x_res_d[6]~reg0.CLK
clk => cordic_x_res_d[7]~reg0.CLK
clk => cordic_x_res_d[8]~reg0.CLK
clk => cordic_x_res_d[9]~reg0.CLK
clk => cordic_x_res_d[10]~reg0.CLK
clk => cordic_x_res_d[11]~reg0.CLK
clk => cordic_x_res_d[12]~reg0.CLK
clk => cordic_x_res_d[13]~reg0.CLK
reset => cordic_y_res_2c[0]~reg0.ACLR
reset => cordic_y_res_2c[1]~reg0.ACLR
reset => cordic_y_res_2c[2]~reg0.ACLR
reset => cordic_y_res_2c[3]~reg0.ACLR
reset => cordic_y_res_2c[4]~reg0.ACLR
reset => cordic_y_res_2c[5]~reg0.ACLR
reset => cordic_y_res_2c[6]~reg0.ACLR
reset => cordic_y_res_2c[7]~reg0.ACLR
reset => cordic_y_res_2c[8]~reg0.ACLR
reset => cordic_y_res_2c[9]~reg0.ACLR
reset => cordic_y_res_2c[10]~reg0.ACLR
reset => cordic_y_res_2c[11]~reg0.ACLR
reset => cordic_y_res_2c[12]~reg0.ACLR
reset => cordic_y_res_2c[13]~reg0.ACLR
reset => cordic_x_res_2c[0]~reg0.ACLR
reset => cordic_x_res_2c[1]~reg0.ACLR
reset => cordic_x_res_2c[2]~reg0.ACLR
reset => cordic_x_res_2c[3]~reg0.ACLR
reset => cordic_x_res_2c[4]~reg0.ACLR
reset => cordic_x_res_2c[5]~reg0.ACLR
reset => cordic_x_res_2c[6]~reg0.ACLR
reset => cordic_x_res_2c[7]~reg0.ACLR
reset => cordic_x_res_2c[8]~reg0.ACLR
reset => cordic_x_res_2c[9]~reg0.ACLR
reset => cordic_x_res_2c[10]~reg0.ACLR
reset => cordic_x_res_2c[11]~reg0.ACLR
reset => cordic_x_res_2c[12]~reg0.ACLR
reset => cordic_x_res_2c[13]~reg0.ACLR
reset => cordic_y_res_d[0]~reg0.ACLR
reset => cordic_y_res_d[1]~reg0.ACLR
reset => cordic_y_res_d[2]~reg0.ACLR
reset => cordic_y_res_d[3]~reg0.ACLR
reset => cordic_y_res_d[4]~reg0.ACLR
reset => cordic_y_res_d[5]~reg0.ACLR
reset => cordic_y_res_d[6]~reg0.ACLR
reset => cordic_y_res_d[7]~reg0.ACLR
reset => cordic_y_res_d[8]~reg0.ACLR
reset => cordic_y_res_d[9]~reg0.ACLR
reset => cordic_y_res_d[10]~reg0.ACLR
reset => cordic_y_res_d[11]~reg0.ACLR
reset => cordic_y_res_d[12]~reg0.ACLR
reset => cordic_y_res_d[13]~reg0.ACLR
reset => cordic_x_res_d[0]~reg0.ACLR
reset => cordic_x_res_d[1]~reg0.ACLR
reset => cordic_x_res_d[2]~reg0.ACLR
reset => cordic_x_res_d[3]~reg0.ACLR
reset => cordic_x_res_d[4]~reg0.ACLR
reset => cordic_x_res_d[5]~reg0.ACLR
reset => cordic_x_res_d[6]~reg0.ACLR
reset => cordic_x_res_d[7]~reg0.ACLR
reset => cordic_x_res_d[8]~reg0.ACLR
reset => cordic_x_res_d[9]~reg0.ACLR
reset => cordic_x_res_d[10]~reg0.ACLR
reset => cordic_x_res_d[11]~reg0.ACLR
reset => cordic_x_res_d[12]~reg0.ACLR
reset => cordic_x_res_d[13]~reg0.ACLR
clken => cordic_y_res_2c[0]~reg0.ENA
clken => cordic_x_res_d[13]~reg0.ENA
clken => cordic_x_res_d[12]~reg0.ENA
clken => cordic_x_res_d[11]~reg0.ENA
clken => cordic_x_res_d[10]~reg0.ENA
clken => cordic_x_res_d[9]~reg0.ENA
clken => cordic_x_res_d[8]~reg0.ENA
clken => cordic_x_res_d[7]~reg0.ENA
clken => cordic_x_res_d[6]~reg0.ENA
clken => cordic_x_res_d[5]~reg0.ENA
clken => cordic_x_res_d[4]~reg0.ENA
clken => cordic_x_res_d[3]~reg0.ENA
clken => cordic_x_res_d[2]~reg0.ENA
clken => cordic_x_res_d[1]~reg0.ENA
clken => cordic_x_res_d[0]~reg0.ENA
clken => cordic_y_res_d[13]~reg0.ENA
clken => cordic_y_res_d[12]~reg0.ENA
clken => cordic_y_res_d[11]~reg0.ENA
clken => cordic_y_res_d[10]~reg0.ENA
clken => cordic_y_res_d[9]~reg0.ENA
clken => cordic_y_res_d[8]~reg0.ENA
clken => cordic_y_res_d[7]~reg0.ENA
clken => cordic_y_res_d[6]~reg0.ENA
clken => cordic_y_res_d[5]~reg0.ENA
clken => cordic_y_res_d[4]~reg0.ENA
clken => cordic_y_res_d[3]~reg0.ENA
clken => cordic_y_res_d[2]~reg0.ENA
clken => cordic_y_res_d[1]~reg0.ENA
clken => cordic_y_res_d[0]~reg0.ENA
clken => cordic_x_res_2c[13]~reg0.ENA
clken => cordic_x_res_2c[12]~reg0.ENA
clken => cordic_x_res_2c[11]~reg0.ENA
clken => cordic_x_res_2c[10]~reg0.ENA
clken => cordic_x_res_2c[9]~reg0.ENA
clken => cordic_x_res_2c[8]~reg0.ENA
clken => cordic_x_res_2c[7]~reg0.ENA
clken => cordic_x_res_2c[6]~reg0.ENA
clken => cordic_x_res_2c[5]~reg0.ENA
clken => cordic_x_res_2c[4]~reg0.ENA
clken => cordic_x_res_2c[3]~reg0.ENA
clken => cordic_x_res_2c[2]~reg0.ENA
clken => cordic_x_res_2c[1]~reg0.ENA
clken => cordic_x_res_2c[0]~reg0.ENA
clken => cordic_y_res_2c[13]~reg0.ENA
clken => cordic_y_res_2c[12]~reg0.ENA
clken => cordic_y_res_2c[11]~reg0.ENA
clken => cordic_y_res_2c[10]~reg0.ENA
clken => cordic_y_res_2c[9]~reg0.ENA
clken => cordic_y_res_2c[8]~reg0.ENA
clken => cordic_y_res_2c[7]~reg0.ENA
clken => cordic_y_res_2c[6]~reg0.ENA
clken => cordic_y_res_2c[5]~reg0.ENA
clken => cordic_y_res_2c[4]~reg0.ENA
clken => cordic_y_res_2c[3]~reg0.ENA
clken => cordic_y_res_2c[2]~reg0.ENA
clken => cordic_y_res_2c[1]~reg0.ENA
cordic_x_res[0] => Add0.IN28
cordic_x_res[0] => cordic_x_res_d[0]~reg0.DATAIN
cordic_x_res[1] => Add0.IN27
cordic_x_res[1] => cordic_x_res_d[1]~reg0.DATAIN
cordic_x_res[2] => Add0.IN26
cordic_x_res[2] => cordic_x_res_d[2]~reg0.DATAIN
cordic_x_res[3] => Add0.IN25
cordic_x_res[3] => cordic_x_res_d[3]~reg0.DATAIN
cordic_x_res[4] => Add0.IN24
cordic_x_res[4] => cordic_x_res_d[4]~reg0.DATAIN
cordic_x_res[5] => Add0.IN23
cordic_x_res[5] => cordic_x_res_d[5]~reg0.DATAIN
cordic_x_res[6] => Add0.IN22
cordic_x_res[6] => cordic_x_res_d[6]~reg0.DATAIN
cordic_x_res[7] => Add0.IN21
cordic_x_res[7] => cordic_x_res_d[7]~reg0.DATAIN
cordic_x_res[8] => Add0.IN20
cordic_x_res[8] => cordic_x_res_d[8]~reg0.DATAIN
cordic_x_res[9] => Add0.IN19
cordic_x_res[9] => cordic_x_res_d[9]~reg0.DATAIN
cordic_x_res[10] => Add0.IN18
cordic_x_res[10] => cordic_x_res_d[10]~reg0.DATAIN
cordic_x_res[11] => Add0.IN17
cordic_x_res[11] => cordic_x_res_d[11]~reg0.DATAIN
cordic_x_res[12] => Add0.IN16
cordic_x_res[12] => cordic_x_res_d[12]~reg0.DATAIN
cordic_x_res[13] => Add0.IN15
cordic_x_res[13] => cordic_x_res_d[13]~reg0.DATAIN
cordic_y_res[0] => Add1.IN28
cordic_y_res[0] => cordic_y_res_d[0]~reg0.DATAIN
cordic_y_res[1] => Add1.IN27
cordic_y_res[1] => cordic_y_res_d[1]~reg0.DATAIN
cordic_y_res[2] => Add1.IN26
cordic_y_res[2] => cordic_y_res_d[2]~reg0.DATAIN
cordic_y_res[3] => Add1.IN25
cordic_y_res[3] => cordic_y_res_d[3]~reg0.DATAIN
cordic_y_res[4] => Add1.IN24
cordic_y_res[4] => cordic_y_res_d[4]~reg0.DATAIN
cordic_y_res[5] => Add1.IN23
cordic_y_res[5] => cordic_y_res_d[5]~reg0.DATAIN
cordic_y_res[6] => Add1.IN22
cordic_y_res[6] => cordic_y_res_d[6]~reg0.DATAIN
cordic_y_res[7] => Add1.IN21
cordic_y_res[7] => cordic_y_res_d[7]~reg0.DATAIN
cordic_y_res[8] => Add1.IN20
cordic_y_res[8] => cordic_y_res_d[8]~reg0.DATAIN
cordic_y_res[9] => Add1.IN19
cordic_y_res[9] => cordic_y_res_d[9]~reg0.DATAIN
cordic_y_res[10] => Add1.IN18
cordic_y_res[10] => cordic_y_res_d[10]~reg0.DATAIN
cordic_y_res[11] => Add1.IN17
cordic_y_res[11] => cordic_y_res_d[11]~reg0.DATAIN
cordic_y_res[12] => Add1.IN16
cordic_y_res[12] => cordic_y_res_d[12]~reg0.DATAIN
cordic_y_res[13] => Add1.IN15
cordic_y_res[13] => cordic_y_res_d[13]~reg0.DATAIN
cordic_x_res_d[0] <= cordic_x_res_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[1] <= cordic_x_res_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[2] <= cordic_x_res_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[3] <= cordic_x_res_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[4] <= cordic_x_res_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[5] <= cordic_x_res_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[6] <= cordic_x_res_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[7] <= cordic_x_res_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[8] <= cordic_x_res_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[9] <= cordic_x_res_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[10] <= cordic_x_res_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[11] <= cordic_x_res_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[12] <= cordic_x_res_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[13] <= cordic_x_res_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[0] <= cordic_y_res_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[1] <= cordic_y_res_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[2] <= cordic_y_res_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[3] <= cordic_y_res_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[4] <= cordic_y_res_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[5] <= cordic_y_res_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[6] <= cordic_y_res_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[7] <= cordic_y_res_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[8] <= cordic_y_res_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[9] <= cordic_y_res_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[10] <= cordic_y_res_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[11] <= cordic_y_res_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[12] <= cordic_y_res_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[13] <= cordic_y_res_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[0] <= cordic_x_res_2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[1] <= cordic_x_res_2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[2] <= cordic_x_res_2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[3] <= cordic_x_res_2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[4] <= cordic_x_res_2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[5] <= cordic_x_res_2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[6] <= cordic_x_res_2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[7] <= cordic_x_res_2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[8] <= cordic_x_res_2c[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[9] <= cordic_x_res_2c[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[10] <= cordic_x_res_2c[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[11] <= cordic_x_res_2c[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[12] <= cordic_x_res_2c[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[13] <= cordic_x_res_2c[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[0] <= cordic_y_res_2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[1] <= cordic_y_res_2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[2] <= cordic_y_res_2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[3] <= cordic_y_res_2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[4] <= cordic_y_res_2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[5] <= cordic_y_res_2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[6] <= cordic_y_res_2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[7] <= cordic_y_res_2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[8] <= cordic_y_res_2c[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[9] <= cordic_y_res_2c[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[10] <= cordic_y_res_2c[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[11] <= cordic_y_res_2c[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[12] <= cordic_y_res_2c[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[13] <= cordic_y_res_2c[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005
clk => sin_o[0]~reg0.CLK
clk => sin_o[1]~reg0.CLK
clk => sin_o[2]~reg0.CLK
clk => sin_o[3]~reg0.CLK
clk => sin_o[4]~reg0.CLK
clk => sin_o[5]~reg0.CLK
clk => sin_o[6]~reg0.CLK
clk => sin_o[7]~reg0.CLK
clk => sin_o[8]~reg0.CLK
clk => sin_o[9]~reg0.CLK
clk => sin_o[10]~reg0.CLK
clk => sin_o[11]~reg0.CLK
clk => sin_o[12]~reg0.CLK
clk => sin_o[13]~reg0.CLK
clk => cos_o[0]~reg0.CLK
clk => cos_o[1]~reg0.CLK
clk => cos_o[2]~reg0.CLK
clk => cos_o[3]~reg0.CLK
clk => cos_o[4]~reg0.CLK
clk => cos_o[5]~reg0.CLK
clk => cos_o[6]~reg0.CLK
clk => cos_o[7]~reg0.CLK
clk => cos_o[8]~reg0.CLK
clk => cos_o[9]~reg0.CLK
clk => cos_o[10]~reg0.CLK
clk => cos_o[11]~reg0.CLK
clk => cos_o[12]~reg0.CLK
clk => cos_o[13]~reg0.CLK
reset => sin_o[0]~reg0.ACLR
reset => sin_o[1]~reg0.ACLR
reset => sin_o[2]~reg0.ACLR
reset => sin_o[3]~reg0.ACLR
reset => sin_o[4]~reg0.ACLR
reset => sin_o[5]~reg0.ACLR
reset => sin_o[6]~reg0.ACLR
reset => sin_o[7]~reg0.ACLR
reset => sin_o[8]~reg0.ACLR
reset => sin_o[9]~reg0.ACLR
reset => sin_o[10]~reg0.ACLR
reset => sin_o[11]~reg0.ACLR
reset => sin_o[12]~reg0.ACLR
reset => sin_o[13]~reg0.ACLR
reset => cos_o[0]~reg0.ACLR
reset => cos_o[1]~reg0.ACLR
reset => cos_o[2]~reg0.ACLR
reset => cos_o[3]~reg0.ACLR
reset => cos_o[4]~reg0.ACLR
reset => cos_o[5]~reg0.ACLR
reset => cos_o[6]~reg0.ACLR
reset => cos_o[7]~reg0.ACLR
reset => cos_o[8]~reg0.ACLR
reset => cos_o[9]~reg0.ACLR
reset => cos_o[10]~reg0.ACLR
reset => cos_o[11]~reg0.ACLR
reset => cos_o[12]~reg0.ACLR
reset => cos_o[13]~reg0.ACLR
clken => sin_o[0]~reg0.ENA
clken => cos_o[13]~reg0.ENA
clken => cos_o[12]~reg0.ENA
clken => cos_o[11]~reg0.ENA
clken => cos_o[10]~reg0.ENA
clken => cos_o[9]~reg0.ENA
clken => cos_o[8]~reg0.ENA
clken => cos_o[7]~reg0.ENA
clken => cos_o[6]~reg0.ENA
clken => cos_o[5]~reg0.ENA
clken => cos_o[4]~reg0.ENA
clken => cos_o[3]~reg0.ENA
clken => cos_o[2]~reg0.ENA
clken => cos_o[1]~reg0.ENA
clken => cos_o[0]~reg0.ENA
clken => sin_o[13]~reg0.ENA
clken => sin_o[12]~reg0.ENA
clken => sin_o[11]~reg0.ENA
clken => sin_o[10]~reg0.ENA
clken => sin_o[9]~reg0.ENA
clken => sin_o[8]~reg0.ENA
clken => sin_o[7]~reg0.ENA
clken => sin_o[6]~reg0.ENA
clken => sin_o[5]~reg0.ENA
clken => sin_o[4]~reg0.ENA
clken => sin_o[3]~reg0.ENA
clken => sin_o[2]~reg0.ENA
clken => sin_o[1]~reg0.ENA
qd[0] => Mux0.IN1
qd[0] => Mux1.IN1
qd[0] => Mux2.IN1
qd[0] => Mux3.IN1
qd[0] => Mux4.IN1
qd[0] => Mux5.IN1
qd[0] => Mux6.IN1
qd[0] => Mux7.IN1
qd[0] => Mux8.IN1
qd[0] => Mux9.IN1
qd[0] => Mux10.IN1
qd[0] => Mux11.IN1
qd[0] => Mux12.IN1
qd[0] => Mux13.IN1
qd[0] => Mux14.IN1
qd[0] => Mux15.IN1
qd[0] => Mux16.IN1
qd[0] => Mux17.IN1
qd[0] => Mux18.IN1
qd[0] => Mux19.IN1
qd[0] => Mux20.IN1
qd[0] => Mux21.IN1
qd[0] => Mux22.IN1
qd[0] => Mux23.IN1
qd[0] => Mux24.IN1
qd[0] => Mux25.IN1
qd[0] => Mux26.IN1
qd[0] => Mux27.IN1
qd[1] => Mux0.IN0
qd[1] => Mux1.IN0
qd[1] => Mux2.IN0
qd[1] => Mux3.IN0
qd[1] => Mux4.IN0
qd[1] => Mux5.IN0
qd[1] => Mux6.IN0
qd[1] => Mux7.IN0
qd[1] => Mux8.IN0
qd[1] => Mux9.IN0
qd[1] => Mux10.IN0
qd[1] => Mux11.IN0
qd[1] => Mux12.IN0
qd[1] => Mux13.IN0
qd[1] => Mux14.IN0
qd[1] => Mux15.IN0
qd[1] => Mux16.IN0
qd[1] => Mux17.IN0
qd[1] => Mux18.IN0
qd[1] => Mux19.IN0
qd[1] => Mux20.IN0
qd[1] => Mux21.IN0
qd[1] => Mux22.IN0
qd[1] => Mux23.IN0
qd[1] => Mux24.IN0
qd[1] => Mux25.IN0
qd[1] => Mux26.IN0
qd[1] => Mux27.IN0
cordic_x_res_d[0] => Mux13.IN2
cordic_x_res_d[0] => Mux27.IN2
cordic_x_res_d[1] => Mux12.IN2
cordic_x_res_d[1] => Mux26.IN2
cordic_x_res_d[2] => Mux11.IN2
cordic_x_res_d[2] => Mux25.IN2
cordic_x_res_d[3] => Mux10.IN2
cordic_x_res_d[3] => Mux24.IN2
cordic_x_res_d[4] => Mux9.IN2
cordic_x_res_d[4] => Mux23.IN2
cordic_x_res_d[5] => Mux8.IN2
cordic_x_res_d[5] => Mux22.IN2
cordic_x_res_d[6] => Mux7.IN2
cordic_x_res_d[6] => Mux21.IN2
cordic_x_res_d[7] => Mux6.IN2
cordic_x_res_d[7] => Mux20.IN2
cordic_x_res_d[8] => Mux5.IN2
cordic_x_res_d[8] => Mux19.IN2
cordic_x_res_d[9] => Mux4.IN2
cordic_x_res_d[9] => Mux18.IN2
cordic_x_res_d[10] => Mux3.IN2
cordic_x_res_d[10] => Mux17.IN2
cordic_x_res_d[11] => Mux2.IN2
cordic_x_res_d[11] => Mux16.IN2
cordic_x_res_d[12] => Mux1.IN2
cordic_x_res_d[12] => Mux15.IN2
cordic_x_res_d[13] => Mux0.IN2
cordic_x_res_d[13] => Mux14.IN2
cordic_y_res_d[0] => Mux13.IN3
cordic_y_res_d[0] => Mux27.IN3
cordic_y_res_d[1] => Mux12.IN3
cordic_y_res_d[1] => Mux26.IN3
cordic_y_res_d[2] => Mux11.IN3
cordic_y_res_d[2] => Mux25.IN3
cordic_y_res_d[3] => Mux10.IN3
cordic_y_res_d[3] => Mux24.IN3
cordic_y_res_d[4] => Mux9.IN3
cordic_y_res_d[4] => Mux23.IN3
cordic_y_res_d[5] => Mux8.IN3
cordic_y_res_d[5] => Mux22.IN3
cordic_y_res_d[6] => Mux7.IN3
cordic_y_res_d[6] => Mux21.IN3
cordic_y_res_d[7] => Mux6.IN3
cordic_y_res_d[7] => Mux20.IN3
cordic_y_res_d[8] => Mux5.IN3
cordic_y_res_d[8] => Mux19.IN3
cordic_y_res_d[9] => Mux4.IN3
cordic_y_res_d[9] => Mux18.IN3
cordic_y_res_d[10] => Mux3.IN3
cordic_y_res_d[10] => Mux17.IN3
cordic_y_res_d[11] => Mux2.IN3
cordic_y_res_d[11] => Mux16.IN3
cordic_y_res_d[12] => Mux1.IN3
cordic_y_res_d[12] => Mux15.IN3
cordic_y_res_d[13] => Mux0.IN3
cordic_y_res_d[13] => Mux14.IN3
cordic_x_res_2c[0] => Mux13.IN4
cordic_x_res_2c[0] => Mux27.IN4
cordic_x_res_2c[1] => Mux12.IN4
cordic_x_res_2c[1] => Mux26.IN4
cordic_x_res_2c[2] => Mux11.IN4
cordic_x_res_2c[2] => Mux25.IN4
cordic_x_res_2c[3] => Mux10.IN4
cordic_x_res_2c[3] => Mux24.IN4
cordic_x_res_2c[4] => Mux9.IN4
cordic_x_res_2c[4] => Mux23.IN4
cordic_x_res_2c[5] => Mux8.IN4
cordic_x_res_2c[5] => Mux22.IN4
cordic_x_res_2c[6] => Mux7.IN4
cordic_x_res_2c[6] => Mux21.IN4
cordic_x_res_2c[7] => Mux6.IN4
cordic_x_res_2c[7] => Mux20.IN4
cordic_x_res_2c[8] => Mux5.IN4
cordic_x_res_2c[8] => Mux19.IN4
cordic_x_res_2c[9] => Mux4.IN4
cordic_x_res_2c[9] => Mux18.IN4
cordic_x_res_2c[10] => Mux3.IN4
cordic_x_res_2c[10] => Mux17.IN4
cordic_x_res_2c[11] => Mux2.IN4
cordic_x_res_2c[11] => Mux16.IN4
cordic_x_res_2c[12] => Mux1.IN4
cordic_x_res_2c[12] => Mux15.IN4
cordic_x_res_2c[13] => Mux0.IN4
cordic_x_res_2c[13] => Mux14.IN4
cordic_y_res_2c[0] => Mux13.IN5
cordic_y_res_2c[0] => Mux27.IN5
cordic_y_res_2c[1] => Mux12.IN5
cordic_y_res_2c[1] => Mux26.IN5
cordic_y_res_2c[2] => Mux11.IN5
cordic_y_res_2c[2] => Mux25.IN5
cordic_y_res_2c[3] => Mux10.IN5
cordic_y_res_2c[3] => Mux24.IN5
cordic_y_res_2c[4] => Mux9.IN5
cordic_y_res_2c[4] => Mux23.IN5
cordic_y_res_2c[5] => Mux8.IN5
cordic_y_res_2c[5] => Mux22.IN5
cordic_y_res_2c[6] => Mux7.IN5
cordic_y_res_2c[6] => Mux21.IN5
cordic_y_res_2c[7] => Mux6.IN5
cordic_y_res_2c[7] => Mux20.IN5
cordic_y_res_2c[8] => Mux5.IN5
cordic_y_res_2c[8] => Mux19.IN5
cordic_y_res_2c[9] => Mux4.IN5
cordic_y_res_2c[9] => Mux18.IN5
cordic_y_res_2c[10] => Mux3.IN5
cordic_y_res_2c[10] => Mux17.IN5
cordic_y_res_2c[11] => Mux2.IN5
cordic_y_res_2c[11] => Mux16.IN5
cordic_y_res_2c[12] => Mux1.IN5
cordic_y_res_2c[12] => Mux15.IN5
cordic_y_res_2c[13] => Mux0.IN5
cordic_y_res_2c[13] => Mux14.IN5
sin_o[0] <= sin_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[1] <= sin_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[2] <= sin_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[3] <= sin_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[4] <= sin_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[5] <= sin_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[6] <= sin_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[7] <= sin_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[8] <= sin_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[9] <= sin_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[10] <= sin_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[11] <= sin_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[12] <= sin_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[13] <= sin_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[0] <= cos_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[1] <= cos_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[2] <= cos_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[3] <= cos_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[4] <= cos_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[5] <= cos_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[6] <= cos_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[7] <= cos_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[8] <= cos_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[9] <= cos_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[10] <= cos_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[11] <= cos_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[12] <= cos_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[13] <= cos_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop
clk => cos_o[0]~reg0.CLK
clk => cos_o[1]~reg0.CLK
clk => cos_o[2]~reg0.CLK
clk => cos_o[3]~reg0.CLK
clk => cos_o[4]~reg0.CLK
clk => cos_o[5]~reg0.CLK
clk => cos_o[6]~reg0.CLK
clk => cos_o[7]~reg0.CLK
clk => cos_o[8]~reg0.CLK
clk => cos_o[9]~reg0.CLK
clk => cos_o[10]~reg0.CLK
clk => cos_o[11]~reg0.CLK
clk => cos_o[12]~reg0.CLK
clk => cos_o[13]~reg0.CLK
clk => sin_o[0]~reg0.CLK
clk => sin_o[1]~reg0.CLK
clk => sin_o[2]~reg0.CLK
clk => sin_o[3]~reg0.CLK
clk => sin_o[4]~reg0.CLK
clk => sin_o[5]~reg0.CLK
clk => sin_o[6]~reg0.CLK
clk => sin_o[7]~reg0.CLK
clk => sin_o[8]~reg0.CLK
clk => sin_o[9]~reg0.CLK
clk => sin_o[10]~reg0.CLK
clk => sin_o[11]~reg0.CLK
clk => sin_o[12]~reg0.CLK
clk => sin_o[13]~reg0.CLK
reset => cos_o[0]~reg0.ACLR
reset => cos_o[1]~reg0.ACLR
reset => cos_o[2]~reg0.ACLR
reset => cos_o[3]~reg0.ACLR
reset => cos_o[4]~reg0.ACLR
reset => cos_o[5]~reg0.ACLR
reset => cos_o[6]~reg0.ACLR
reset => cos_o[7]~reg0.ACLR
reset => cos_o[8]~reg0.ACLR
reset => cos_o[9]~reg0.ACLR
reset => cos_o[10]~reg0.ACLR
reset => cos_o[11]~reg0.ACLR
reset => cos_o[12]~reg0.ACLR
reset => cos_o[13]~reg0.ACLR
reset => sin_o[0]~reg0.ACLR
reset => sin_o[1]~reg0.ACLR
reset => sin_o[2]~reg0.ACLR
reset => sin_o[3]~reg0.ACLR
reset => sin_o[4]~reg0.ACLR
reset => sin_o[5]~reg0.ACLR
reset => sin_o[6]~reg0.ACLR
reset => sin_o[7]~reg0.ACLR
reset => sin_o[8]~reg0.ACLR
reset => sin_o[9]~reg0.ACLR
reset => sin_o[10]~reg0.ACLR
reset => sin_o[11]~reg0.ACLR
reset => sin_o[12]~reg0.ACLR
reset => sin_o[13]~reg0.ACLR
clken => cos_o[0]~reg0.ENA
clken => sin_o[13]~reg0.ENA
clken => sin_o[12]~reg0.ENA
clken => sin_o[11]~reg0.ENA
clken => sin_o[10]~reg0.ENA
clken => sin_o[9]~reg0.ENA
clken => sin_o[8]~reg0.ENA
clken => sin_o[7]~reg0.ENA
clken => sin_o[6]~reg0.ENA
clken => sin_o[5]~reg0.ENA
clken => sin_o[4]~reg0.ENA
clken => sin_o[3]~reg0.ENA
clken => sin_o[2]~reg0.ENA
clken => sin_o[1]~reg0.ENA
clken => sin_o[0]~reg0.ENA
clken => cos_o[13]~reg0.ENA
clken => cos_o[12]~reg0.ENA
clken => cos_o[11]~reg0.ENA
clken => cos_o[10]~reg0.ENA
clken => cos_o[9]~reg0.ENA
clken => cos_o[8]~reg0.ENA
clken => cos_o[7]~reg0.ENA
clken => cos_o[6]~reg0.ENA
clken => cos_o[5]~reg0.ENA
clken => cos_o[4]~reg0.ENA
clken => cos_o[3]~reg0.ENA
clken => cos_o[2]~reg0.ENA
clken => cos_o[1]~reg0.ENA
sin_i[0] => sin_o[0]~reg0.DATAIN
sin_i[1] => sin_o[1]~reg0.DATAIN
sin_i[2] => sin_o[2]~reg0.DATAIN
sin_i[3] => sin_o[3]~reg0.DATAIN
sin_i[4] => sin_o[4]~reg0.DATAIN
sin_i[5] => sin_o[5]~reg0.DATAIN
sin_i[6] => sin_o[6]~reg0.DATAIN
sin_i[7] => sin_o[7]~reg0.DATAIN
sin_i[8] => sin_o[8]~reg0.DATAIN
sin_i[9] => sin_o[9]~reg0.DATAIN
sin_i[10] => sin_o[10]~reg0.DATAIN
sin_i[11] => sin_o[11]~reg0.DATAIN
sin_i[12] => sin_o[12]~reg0.DATAIN
sin_i[13] => sin_o[13]~reg0.DATAIN
cos_i[0] => cos_o[0]~reg0.DATAIN
cos_i[1] => cos_o[1]~reg0.DATAIN
cos_i[2] => cos_o[2]~reg0.DATAIN
cos_i[3] => cos_o[3]~reg0.DATAIN
cos_i[4] => cos_o[4]~reg0.DATAIN
cos_i[5] => cos_o[5]~reg0.DATAIN
cos_i[6] => cos_o[6]~reg0.DATAIN
cos_i[7] => cos_o[7]~reg0.DATAIN
cos_i[8] => cos_o[8]~reg0.DATAIN
cos_i[9] => cos_o[9]~reg0.DATAIN
cos_i[10] => cos_o[10]~reg0.DATAIN
cos_i[11] => cos_o[11]~reg0.DATAIN
cos_i[12] => cos_o[12]~reg0.DATAIN
cos_i[13] => cos_o[13]~reg0.DATAIN
sin_o[0] <= sin_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[1] <= sin_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[2] <= sin_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[3] <= sin_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[4] <= sin_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[5] <= sin_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[6] <= sin_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[7] <= sin_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[8] <= sin_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[9] <= sin_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[10] <= sin_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[11] <= sin_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[12] <= sin_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[13] <= sin_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[0] <= cos_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[1] <= cos_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[2] <= cos_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[3] <= cos_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[4] <= cos_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[5] <= cos_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[6] <= cos_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[7] <= cos_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[8] <= cos_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[9] <= cos_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[10] <= cos_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[11] <= cos_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[12] <= cos_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[13] <= cos_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
clock => cntr_hqi:auto_generated.clock
clk_en => cntr_hqi:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_hqi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_hqi:auto_generated.q[0]
q[1] <= cntr_hqi:auto_generated.q[1]
q[2] <= cntr_hqi:auto_generated.q[2]
q[3] <= cntr_hqi:auto_generated.q[3]
q[4] <= cntr_hqi:auto_generated.q[4]
q[5] <= cntr_hqi:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_hqi:auto_generated
aclr => counter_reg_bit[5].IN0
clk_en => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDS:b2v_inst4|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|ECTNew|DDS:b2v_inst4|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_irc:auto_generated.data[0]
data[0][1] => mux_irc:auto_generated.data[1]
data[0][2] => mux_irc:auto_generated.data[2]
data[0][3] => mux_irc:auto_generated.data[3]
data[0][4] => mux_irc:auto_generated.data[4]
data[0][5] => mux_irc:auto_generated.data[5]
data[0][6] => mux_irc:auto_generated.data[6]
data[0][7] => mux_irc:auto_generated.data[7]
data[0][8] => mux_irc:auto_generated.data[8]
data[0][9] => mux_irc:auto_generated.data[9]
data[0][10] => mux_irc:auto_generated.data[10]
data[0][11] => mux_irc:auto_generated.data[11]
data[0][12] => mux_irc:auto_generated.data[12]
data[0][13] => mux_irc:auto_generated.data[13]
data[0][14] => mux_irc:auto_generated.data[14]
data[0][15] => mux_irc:auto_generated.data[15]
data[0][16] => mux_irc:auto_generated.data[16]
data[0][17] => mux_irc:auto_generated.data[17]
data[0][18] => mux_irc:auto_generated.data[18]
data[0][19] => mux_irc:auto_generated.data[19]
data[0][20] => mux_irc:auto_generated.data[20]
data[0][21] => mux_irc:auto_generated.data[21]
data[0][22] => mux_irc:auto_generated.data[22]
data[0][23] => mux_irc:auto_generated.data[23]
data[0][24] => mux_irc:auto_generated.data[24]
data[0][25] => mux_irc:auto_generated.data[25]
data[0][26] => mux_irc:auto_generated.data[26]
data[0][27] => mux_irc:auto_generated.data[27]
data[0][28] => mux_irc:auto_generated.data[28]
data[0][29] => mux_irc:auto_generated.data[29]
data[0][30] => mux_irc:auto_generated.data[30]
data[0][31] => mux_irc:auto_generated.data[31]
data[1][0] => mux_irc:auto_generated.data[32]
data[1][1] => mux_irc:auto_generated.data[33]
data[1][2] => mux_irc:auto_generated.data[34]
data[1][3] => mux_irc:auto_generated.data[35]
data[1][4] => mux_irc:auto_generated.data[36]
data[1][5] => mux_irc:auto_generated.data[37]
data[1][6] => mux_irc:auto_generated.data[38]
data[1][7] => mux_irc:auto_generated.data[39]
data[1][8] => mux_irc:auto_generated.data[40]
data[1][9] => mux_irc:auto_generated.data[41]
data[1][10] => mux_irc:auto_generated.data[42]
data[1][11] => mux_irc:auto_generated.data[43]
data[1][12] => mux_irc:auto_generated.data[44]
data[1][13] => mux_irc:auto_generated.data[45]
data[1][14] => mux_irc:auto_generated.data[46]
data[1][15] => mux_irc:auto_generated.data[47]
data[1][16] => mux_irc:auto_generated.data[48]
data[1][17] => mux_irc:auto_generated.data[49]
data[1][18] => mux_irc:auto_generated.data[50]
data[1][19] => mux_irc:auto_generated.data[51]
data[1][20] => mux_irc:auto_generated.data[52]
data[1][21] => mux_irc:auto_generated.data[53]
data[1][22] => mux_irc:auto_generated.data[54]
data[1][23] => mux_irc:auto_generated.data[55]
data[1][24] => mux_irc:auto_generated.data[56]
data[1][25] => mux_irc:auto_generated.data[57]
data[1][26] => mux_irc:auto_generated.data[58]
data[1][27] => mux_irc:auto_generated.data[59]
data[1][28] => mux_irc:auto_generated.data[60]
data[1][29] => mux_irc:auto_generated.data[61]
data[1][30] => mux_irc:auto_generated.data[62]
data[1][31] => mux_irc:auto_generated.data[63]
sel[0] => mux_irc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_irc:auto_generated.result[0]
result[1] <= mux_irc:auto_generated.result[1]
result[2] <= mux_irc:auto_generated.result[2]
result[3] <= mux_irc:auto_generated.result[3]
result[4] <= mux_irc:auto_generated.result[4]
result[5] <= mux_irc:auto_generated.result[5]
result[6] <= mux_irc:auto_generated.result[6]
result[7] <= mux_irc:auto_generated.result[7]
result[8] <= mux_irc:auto_generated.result[8]
result[9] <= mux_irc:auto_generated.result[9]
result[10] <= mux_irc:auto_generated.result[10]
result[11] <= mux_irc:auto_generated.result[11]
result[12] <= mux_irc:auto_generated.result[12]
result[13] <= mux_irc:auto_generated.result[13]
result[14] <= mux_irc:auto_generated.result[14]
result[15] <= mux_irc:auto_generated.result[15]
result[16] <= mux_irc:auto_generated.result[16]
result[17] <= mux_irc:auto_generated.result[17]
result[18] <= mux_irc:auto_generated.result[18]
result[19] <= mux_irc:auto_generated.result[19]
result[20] <= mux_irc:auto_generated.result[20]
result[21] <= mux_irc:auto_generated.result[21]
result[22] <= mux_irc:auto_generated.result[22]
result[23] <= mux_irc:auto_generated.result[23]
result[24] <= mux_irc:auto_generated.result[24]
result[25] <= mux_irc:auto_generated.result[25]
result[26] <= mux_irc:auto_generated.result[26]
result[27] <= mux_irc:auto_generated.result[27]
result[28] <= mux_irc:auto_generated.result[28]
result[29] <= mux_irc:auto_generated.result[29]
result[30] <= mux_irc:auto_generated.result[30]
result[31] <= mux_irc:auto_generated.result[31]


|ECTNew|DDS:b2v_inst4|BUSMUX:inst3|lpm_mux:$00000|mux_irc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ECTNew|DDS:b2v_inst4|TestDDS:inst1
PhaseInc[0] <= <GND>
PhaseInc[1] <= <VCC>
PhaseInc[2] <= <GND>
PhaseInc[3] <= <GND>
PhaseInc[4] <= <VCC>
PhaseInc[5] <= <GND>
PhaseInc[6] <= <VCC>
PhaseInc[7] <= <GND>
PhaseInc[8] <= <GND>
PhaseInc[9] <= <GND>
PhaseInc[10] <= <GND>
PhaseInc[11] <= <VCC>
PhaseInc[12] <= <VCC>
PhaseInc[13] <= <VCC>
PhaseInc[14] <= <GND>
PhaseInc[15] <= <VCC>
PhaseInc[16] <= <GND>
PhaseInc[17] <= <VCC>
PhaseInc[18] <= <VCC>
PhaseInc[19] <= <VCC>
PhaseInc[20] <= <VCC>
PhaseInc[21] <= <GND>
PhaseInc[22] <= <GND>
PhaseInc[23] <= <GND>
PhaseInc[24] <= <VCC>
PhaseInc[25] <= <GND>
PhaseInc[26] <= <VCC>
PhaseInc[27] <= <GND>
PhaseInc[28] <= <GND>
PhaseInc[29] <= <GND>
PhaseInc[30] <= <GND>
PhaseInc[31] <= <GND>
PhaseMod[0] <= <GND>
PhaseMod[1] <= <GND>
PhaseMod[2] <= <GND>
PhaseMod[3] <= <GND>
PhaseMod[4] <= <GND>
PhaseMod[5] <= <GND>
PhaseMod[6] <= <GND>
PhaseMod[7] <= <GND>
PhaseMod[8] <= <GND>
PhaseMod[9] <= <GND>
PhaseMod[10] <= <GND>
PhaseMod[11] <= <GND>
PhaseMod[12] <= <GND>
PhaseMod[13] <= <GND>
PhaseMod[14] <= <GND>
PhaseMod[15] <= <GND>
FreqMod[0] <= <GND>
FreqMod[1] <= <GND>
FreqMod[2] <= <GND>
FreqMod[3] <= <GND>
FreqMod[4] <= <GND>
FreqMod[5] <= <GND>
FreqMod[6] <= <GND>
FreqMod[7] <= <GND>
FreqMod[8] <= <GND>
FreqMod[9] <= <GND>
FreqMod[10] <= <GND>
FreqMod[11] <= <GND>
FreqMod[12] <= <GND>
FreqMod[13] <= <GND>
FreqMod[14] <= <GND>
FreqMod[15] <= <GND>
FreqMod[16] <= <GND>
FreqMod[17] <= <GND>
FreqMod[18] <= <GND>
FreqMod[19] <= <GND>
FreqMod[20] <= <GND>
FreqMod[21] <= <GND>
FreqMod[22] <= <GND>
FreqMod[23] <= <GND>
FreqMod[24] <= <GND>
FreqMod[25] <= <GND>
FreqMod[26] <= <GND>
FreqMod[27] <= <GND>
FreqMod[28] <= <GND>
FreqMod[29] <= <GND>
FreqMod[30] <= <GND>
FreqMod[31] <= <GND>


|ECTNew|DDS:b2v_inst4|HoldZero:inst2
SinIn[0] => SinOut[0].DATAIN
SinIn[1] => SinOut[1].DATAIN
SinIn[2] => SinOut[2].DATAIN
SinIn[3] => SinOut[3].DATAIN
SinIn[4] => SinOut[4].DATAIN
SinIn[5] => SinOut[5].DATAIN
SinIn[6] => SinOut[6].DATAIN
SinIn[7] => SinOut[7].DATAIN
SinIn[8] => SinOut[8].DATAIN
SinIn[9] => SinOut[9].DATAIN
SinIn[10] => SinOut[10].DATAIN
SinIn[11] => SinOut[11].DATAIN
SinIn[12] => SinOut[12].DATAIN
SinIn[13] => Sync.DATAIN
SinIn[13] => SinOut[13].DATAIN
SinOut[0] <= SinIn[0].DB_MAX_OUTPUT_PORT_TYPE
SinOut[1] <= SinIn[1].DB_MAX_OUTPUT_PORT_TYPE
SinOut[2] <= SinIn[2].DB_MAX_OUTPUT_PORT_TYPE
SinOut[3] <= SinIn[3].DB_MAX_OUTPUT_PORT_TYPE
SinOut[4] <= SinIn[4].DB_MAX_OUTPUT_PORT_TYPE
SinOut[5] <= SinIn[5].DB_MAX_OUTPUT_PORT_TYPE
SinOut[6] <= SinIn[6].DB_MAX_OUTPUT_PORT_TYPE
SinOut[7] <= SinIn[7].DB_MAX_OUTPUT_PORT_TYPE
SinOut[8] <= SinIn[8].DB_MAX_OUTPUT_PORT_TYPE
SinOut[9] <= SinIn[9].DB_MAX_OUTPUT_PORT_TYPE
SinOut[10] <= SinIn[10].DB_MAX_OUTPUT_PORT_TYPE
SinOut[11] <= SinIn[11].DB_MAX_OUTPUT_PORT_TYPE
SinOut[12] <= SinIn[12].DB_MAX_OUTPUT_PORT_TYPE
SinOut[13] <= SinIn[13].DB_MAX_OUTPUT_PORT_TYPE
Sync <= SinIn[13].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DDSRef:b2v_inst6
CLK => Stat[0].CLK
CLK => Stat[1].CLK
CLK => Stat[2].CLK
CLK => Stat[3].CLK
CLK => Stat[4].CLK
CLK => AD7524Out[0]~reg0.CLK
CLK => AD7524Out[1]~reg0.CLK
CLK => AD7524Out[2]~reg0.CLK
CLK => AD7524Out[3]~reg0.CLK
CLK => AD7524Out[4]~reg0.CLK
CLK => AD7524Out[5]~reg0.CLK
CLK => AD7524Out[6]~reg0.CLK
CLK => AD7524Out[7]~reg0.CLK
CLK => WR~reg0.CLK
CLK => CS~reg0.CLK
RST => Stat[0].ACLR
RST => Stat[1].ACLR
RST => Stat[2].ACLR
RST => Stat[3].ACLR
RST => Stat[4].ACLR
RST => AD7524Out[0]~reg0.ACLR
RST => AD7524Out[1]~reg0.ACLR
RST => AD7524Out[2]~reg0.ACLR
RST => AD7524Out[3]~reg0.ACLR
RST => AD7524Out[4]~reg0.ACLR
RST => AD7524Out[5]~reg0.ACLR
RST => AD7524Out[6]~reg0.ACLR
RST => AD7524Out[7]~reg0.ACLR
RST => WR~reg0.PRESET
RST => CS~reg0.PRESET
CS <= CS~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR <= WR~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD7524Out[0] <= AD7524Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD7524Out[1] <= AD7524Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD7524Out[2] <= AD7524Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD7524Out[3] <= AD7524Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD7524Out[4] <= AD7524Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD7524Out[5] <= AD7524Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD7524Out[6] <= AD7524Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD7524Out[7] <= AD7524Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DigitalDemodulation:b2v_inst7
CLK => CLK.IN1
RST => RST.IN1
Enable => Enable.IN1
OTR => OTR.IN1
Sync => Sync.IN1
CosRef[0] => CosRef[0].IN1
CosRef[1] => CosRef[1].IN1
CosRef[2] => CosRef[2].IN1
CosRef[3] => CosRef[3].IN1
CosRef[4] => CosRef[4].IN1
CosRef[5] => CosRef[5].IN1
CosRef[6] => CosRef[6].IN1
CosRef[7] => CosRef[7].IN1
CosRef[8] => CosRef[8].IN1
CosRef[9] => CosRef[9].IN1
CosRef[10] => CosRef[10].IN1
CosRef[11] => CosRef[11].IN1
CosRef[12] => CosRef[12].IN1
CosRef[13] => CosRef[13].IN1
DataIn[0] => DataIn[0].IN1
DataIn[1] => DataIn[1].IN1
DataIn[2] => DataIn[2].IN1
DataIn[3] => DataIn[3].IN1
DataIn[4] => DataIn[4].IN1
DataIn[5] => DataIn[5].IN1
DataIn[6] => DataIn[6].IN1
DataIn[7] => DataIn[7].IN1
DataIn[8] => DataIn[8].IN1
DataIn[9] => DataIn[9].IN1
DataIn[10] => DataIn[10].IN1
DataIn[11] => DataIn[11].IN1
DataIn[12] => DataIn[12].IN1
DataIn[13] => DataIn[13].IN1
periodCnt[0] => periodCnt[0].IN1
periodCnt[1] => periodCnt[1].IN1
periodCnt[2] => periodCnt[2].IN1
periodCnt[3] => periodCnt[3].IN1
periodCnt[4] => periodCnt[4].IN1
periodCnt[5] => periodCnt[5].IN1
periodCnt[6] => periodCnt[6].IN1
periodCnt[7] => periodCnt[7].IN1
SamplePNum[0] => SamplePNum[0].IN1
SamplePNum[1] => SamplePNum[1].IN1
SamplePNum[2] => SamplePNum[2].IN1
SamplePNum[3] => SamplePNum[3].IN1
SamplePNum[4] => SamplePNum[4].IN1
SamplePNum[5] => SamplePNum[5].IN1
SamplePNum[6] => SamplePNum[6].IN1
SamplePNum[7] => SamplePNum[7].IN1
SamplePNum[8] => SamplePNum[8].IN1
SamplePNum[9] => SamplePNum[9].IN1
SamplePNum[10] => SamplePNum[10].IN1
SamplePNum[11] => SamplePNum[11].IN1
SamplePNum[12] => SamplePNum[12].IN1
SamplePNum[13] => SamplePNum[13].IN1
SamplePNum[14] => SamplePNum[14].IN1
SamplePNum[15] => SamplePNum[15].IN1
SinRef[0] => SinRef[0].IN1
SinRef[1] => SinRef[1].IN1
SinRef[2] => SinRef[2].IN1
SinRef[3] => SinRef[3].IN1
SinRef[4] => SinRef[4].IN1
SinRef[5] => SinRef[5].IN1
SinRef[6] => SinRef[6].IN1
SinRef[7] => SinRef[7].IN1
SinRef[8] => SinRef[8].IN1
SinRef[9] => SinRef[9].IN1
SinRef[10] => SinRef[10].IN1
SinRef[11] => SinRef[11].IN1
SinRef[12] => SinRef[12].IN1
SinRef[13] => SinRef[13].IN1
DemodReady <= DemodCtrl:b2v_inst1.DemodRdy
OverFlow <= OverFlow.DB_MAX_OUTPUT_PORT_TYPE
Demod1Result[0] <= Altmult_accum0:b2v_inst.result
Demod1Result[1] <= Altmult_accum0:b2v_inst.result
Demod1Result[2] <= Altmult_accum0:b2v_inst.result
Demod1Result[3] <= Altmult_accum0:b2v_inst.result
Demod1Result[4] <= Altmult_accum0:b2v_inst.result
Demod1Result[5] <= Altmult_accum0:b2v_inst.result
Demod1Result[6] <= Altmult_accum0:b2v_inst.result
Demod1Result[7] <= Altmult_accum0:b2v_inst.result
Demod1Result[8] <= Altmult_accum0:b2v_inst.result
Demod1Result[9] <= Altmult_accum0:b2v_inst.result
Demod1Result[10] <= Altmult_accum0:b2v_inst.result
Demod1Result[11] <= Altmult_accum0:b2v_inst.result
Demod1Result[12] <= Altmult_accum0:b2v_inst.result
Demod1Result[13] <= Altmult_accum0:b2v_inst.result
Demod1Result[14] <= Altmult_accum0:b2v_inst.result
Demod1Result[15] <= Altmult_accum0:b2v_inst.result
Demod1Result[16] <= Altmult_accum0:b2v_inst.result
Demod1Result[17] <= Altmult_accum0:b2v_inst.result
Demod1Result[18] <= Altmult_accum0:b2v_inst.result
Demod1Result[19] <= Altmult_accum0:b2v_inst.result
Demod1Result[20] <= Altmult_accum0:b2v_inst.result
Demod1Result[21] <= Altmult_accum0:b2v_inst.result
Demod1Result[22] <= Altmult_accum0:b2v_inst.result
Demod1Result[23] <= Altmult_accum0:b2v_inst.result
Demod1Result[24] <= Altmult_accum0:b2v_inst.result
Demod1Result[25] <= Altmult_accum0:b2v_inst.result
Demod1Result[26] <= Altmult_accum0:b2v_inst.result
Demod1Result[27] <= Altmult_accum0:b2v_inst.result
Demod1Result[28] <= Altmult_accum0:b2v_inst.result
Demod1Result[29] <= Altmult_accum0:b2v_inst.result
Demod1Result[30] <= Altmult_accum0:b2v_inst.result
Demod1Result[31] <= Altmult_accum0:b2v_inst.result
Demod2Result[0] <= Altmult_accum0:b2v_inst9.result
Demod2Result[1] <= Altmult_accum0:b2v_inst9.result
Demod2Result[2] <= Altmult_accum0:b2v_inst9.result
Demod2Result[3] <= Altmult_accum0:b2v_inst9.result
Demod2Result[4] <= Altmult_accum0:b2v_inst9.result
Demod2Result[5] <= Altmult_accum0:b2v_inst9.result
Demod2Result[6] <= Altmult_accum0:b2v_inst9.result
Demod2Result[7] <= Altmult_accum0:b2v_inst9.result
Demod2Result[8] <= Altmult_accum0:b2v_inst9.result
Demod2Result[9] <= Altmult_accum0:b2v_inst9.result
Demod2Result[10] <= Altmult_accum0:b2v_inst9.result
Demod2Result[11] <= Altmult_accum0:b2v_inst9.result
Demod2Result[12] <= Altmult_accum0:b2v_inst9.result
Demod2Result[13] <= Altmult_accum0:b2v_inst9.result
Demod2Result[14] <= Altmult_accum0:b2v_inst9.result
Demod2Result[15] <= Altmult_accum0:b2v_inst9.result
Demod2Result[16] <= Altmult_accum0:b2v_inst9.result
Demod2Result[17] <= Altmult_accum0:b2v_inst9.result
Demod2Result[18] <= Altmult_accum0:b2v_inst9.result
Demod2Result[19] <= Altmult_accum0:b2v_inst9.result
Demod2Result[20] <= Altmult_accum0:b2v_inst9.result
Demod2Result[21] <= Altmult_accum0:b2v_inst9.result
Demod2Result[22] <= Altmult_accum0:b2v_inst9.result
Demod2Result[23] <= Altmult_accum0:b2v_inst9.result
Demod2Result[24] <= Altmult_accum0:b2v_inst9.result
Demod2Result[25] <= Altmult_accum0:b2v_inst9.result
Demod2Result[26] <= Altmult_accum0:b2v_inst9.result
Demod2Result[27] <= Altmult_accum0:b2v_inst9.result
Demod2Result[28] <= Altmult_accum0:b2v_inst9.result
Demod2Result[29] <= Altmult_accum0:b2v_inst9.result
Demod2Result[30] <= Altmult_accum0:b2v_inst9.result
Demod2Result[31] <= Altmult_accum0:b2v_inst9.result


|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
ena0 => ena0.IN1
overflow <= altmult_accum:altmult_accum_component.overflow
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => mult_accum_ojp2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub => ~NO_FANOUT~
clock0 => mult_accum_ojp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_ojp2:auto_generated.dataa[0]
dataa[1] => mult_accum_ojp2:auto_generated.dataa[1]
dataa[2] => mult_accum_ojp2:auto_generated.dataa[2]
dataa[3] => mult_accum_ojp2:auto_generated.dataa[3]
dataa[4] => mult_accum_ojp2:auto_generated.dataa[4]
dataa[5] => mult_accum_ojp2:auto_generated.dataa[5]
dataa[6] => mult_accum_ojp2:auto_generated.dataa[6]
dataa[7] => mult_accum_ojp2:auto_generated.dataa[7]
dataa[8] => mult_accum_ojp2:auto_generated.dataa[8]
dataa[9] => mult_accum_ojp2:auto_generated.dataa[9]
dataa[10] => mult_accum_ojp2:auto_generated.dataa[10]
dataa[11] => mult_accum_ojp2:auto_generated.dataa[11]
dataa[12] => mult_accum_ojp2:auto_generated.dataa[12]
dataa[13] => mult_accum_ojp2:auto_generated.dataa[13]
datab[0] => mult_accum_ojp2:auto_generated.datab[0]
datab[1] => mult_accum_ojp2:auto_generated.datab[1]
datab[2] => mult_accum_ojp2:auto_generated.datab[2]
datab[3] => mult_accum_ojp2:auto_generated.datab[3]
datab[4] => mult_accum_ojp2:auto_generated.datab[4]
datab[5] => mult_accum_ojp2:auto_generated.datab[5]
datab[6] => mult_accum_ojp2:auto_generated.datab[6]
datab[7] => mult_accum_ojp2:auto_generated.datab[7]
datab[8] => mult_accum_ojp2:auto_generated.datab[8]
datab[9] => mult_accum_ojp2:auto_generated.datab[9]
datab[10] => mult_accum_ojp2:auto_generated.datab[10]
datab[11] => mult_accum_ojp2:auto_generated.datab[11]
datab[12] => mult_accum_ojp2:auto_generated.datab[12]
datab[13] => mult_accum_ojp2:auto_generated.datab[13]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_ojp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= mult_accum_ojp2:auto_generated.overflow
result[0] <= mult_accum_ojp2:auto_generated.result[0]
result[1] <= mult_accum_ojp2:auto_generated.result[1]
result[2] <= mult_accum_ojp2:auto_generated.result[2]
result[3] <= mult_accum_ojp2:auto_generated.result[3]
result[4] <= mult_accum_ojp2:auto_generated.result[4]
result[5] <= mult_accum_ojp2:auto_generated.result[5]
result[6] <= mult_accum_ojp2:auto_generated.result[6]
result[7] <= mult_accum_ojp2:auto_generated.result[7]
result[8] <= mult_accum_ojp2:auto_generated.result[8]
result[9] <= mult_accum_ojp2:auto_generated.result[9]
result[10] <= mult_accum_ojp2:auto_generated.result[10]
result[11] <= mult_accum_ojp2:auto_generated.result[11]
result[12] <= mult_accum_ojp2:auto_generated.result[12]
result[13] <= mult_accum_ojp2:auto_generated.result[13]
result[14] <= mult_accum_ojp2:auto_generated.result[14]
result[15] <= mult_accum_ojp2:auto_generated.result[15]
result[16] <= mult_accum_ojp2:auto_generated.result[16]
result[17] <= mult_accum_ojp2:auto_generated.result[17]
result[18] <= mult_accum_ojp2:auto_generated.result[18]
result[19] <= mult_accum_ojp2:auto_generated.result[19]
result[20] <= mult_accum_ojp2:auto_generated.result[20]
result[21] <= mult_accum_ojp2:auto_generated.result[21]
result[22] <= mult_accum_ojp2:auto_generated.result[22]
result[23] <= mult_accum_ojp2:auto_generated.result[23]
result[24] <= mult_accum_ojp2:auto_generated.result[24]
result[25] <= mult_accum_ojp2:auto_generated.result[25]
result[26] <= mult_accum_ojp2:auto_generated.result[26]
result[27] <= mult_accum_ojp2:auto_generated.result[27]
result[28] <= mult_accum_ojp2:auto_generated.result[28]
result[29] <= mult_accum_ojp2:auto_generated.result[29]
result[30] <= mult_accum_ojp2:auto_generated.result[30]
result[31] <= mult_accum_ojp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated
aclr0 => ded_mult_ef81:ded_mult1.aclr[0]
aclr0 => zaccum_92l:zaccum2.aclr
clock0 => ded_mult_ef81:ded_mult1.clock[0]
clock0 => zaccum_92l:zaccum2.clock
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_ef81:ded_mult1.dataa[0]
dataa[1] => ded_mult_ef81:ded_mult1.dataa[1]
dataa[2] => ded_mult_ef81:ded_mult1.dataa[2]
dataa[3] => ded_mult_ef81:ded_mult1.dataa[3]
dataa[4] => ded_mult_ef81:ded_mult1.dataa[4]
dataa[5] => ded_mult_ef81:ded_mult1.dataa[5]
dataa[6] => ded_mult_ef81:ded_mult1.dataa[6]
dataa[7] => ded_mult_ef81:ded_mult1.dataa[7]
dataa[8] => ded_mult_ef81:ded_mult1.dataa[8]
dataa[9] => ded_mult_ef81:ded_mult1.dataa[9]
dataa[10] => ded_mult_ef81:ded_mult1.dataa[10]
dataa[11] => ded_mult_ef81:ded_mult1.dataa[11]
dataa[12] => ded_mult_ef81:ded_mult1.dataa[12]
dataa[13] => ded_mult_ef81:ded_mult1.dataa[13]
datab[0] => ded_mult_ef81:ded_mult1.datab[0]
datab[1] => ded_mult_ef81:ded_mult1.datab[1]
datab[2] => ded_mult_ef81:ded_mult1.datab[2]
datab[3] => ded_mult_ef81:ded_mult1.datab[3]
datab[4] => ded_mult_ef81:ded_mult1.datab[4]
datab[5] => ded_mult_ef81:ded_mult1.datab[5]
datab[6] => ded_mult_ef81:ded_mult1.datab[6]
datab[7] => ded_mult_ef81:ded_mult1.datab[7]
datab[8] => ded_mult_ef81:ded_mult1.datab[8]
datab[9] => ded_mult_ef81:ded_mult1.datab[9]
datab[10] => ded_mult_ef81:ded_mult1.datab[10]
datab[11] => ded_mult_ef81:ded_mult1.datab[11]
datab[12] => ded_mult_ef81:ded_mult1.datab[12]
datab[13] => ded_mult_ef81:ded_mult1.datab[13]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_ef81:ded_mult1.ena[0]
ena0 => zaccum_92l:zaccum2.clken
overflow <= zaccum_92l:zaccum2.overflow
result[0] <= zaccum_92l:zaccum2.result[0]
result[1] <= zaccum_92l:zaccum2.result[1]
result[2] <= zaccum_92l:zaccum2.result[2]
result[3] <= zaccum_92l:zaccum2.result[3]
result[4] <= zaccum_92l:zaccum2.result[4]
result[5] <= zaccum_92l:zaccum2.result[5]
result[6] <= zaccum_92l:zaccum2.result[6]
result[7] <= zaccum_92l:zaccum2.result[7]
result[8] <= zaccum_92l:zaccum2.result[8]
result[9] <= zaccum_92l:zaccum2.result[9]
result[10] <= zaccum_92l:zaccum2.result[10]
result[11] <= zaccum_92l:zaccum2.result[11]
result[12] <= zaccum_92l:zaccum2.result[12]
result[13] <= zaccum_92l:zaccum2.result[13]
result[14] <= zaccum_92l:zaccum2.result[14]
result[15] <= zaccum_92l:zaccum2.result[15]
result[16] <= zaccum_92l:zaccum2.result[16]
result[17] <= zaccum_92l:zaccum2.result[17]
result[18] <= zaccum_92l:zaccum2.result[18]
result[19] <= zaccum_92l:zaccum2.result[19]
result[20] <= zaccum_92l:zaccum2.result[20]
result[21] <= zaccum_92l:zaccum2.result[21]
result[22] <= zaccum_92l:zaccum2.result[22]
result[23] <= zaccum_92l:zaccum2.result[23]
result[24] <= zaccum_92l:zaccum2.result[24]
result[25] <= zaccum_92l:zaccum2.result[25]
result[26] <= zaccum_92l:zaccum2.result[26]
result[27] <= zaccum_92l:zaccum2.result[27]
result[28] <= zaccum_92l:zaccum2.result[28]
result[29] <= zaccum_92l:zaccum2.result[29]
result[30] <= zaccum_92l:zaccum2.result[30]
result[31] <= zaccum_92l:zaccum2.result[31]


|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1
aclr[0] => mac_mult3.ACLR
aclr[0] => mac_out4.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_e3c:pre_result.q[0]
result[1] <= dffpipe_e3c:pre_result.q[1]
result[2] <= dffpipe_e3c:pre_result.q[2]
result[3] <= dffpipe_e3c:pre_result.q[3]
result[4] <= dffpipe_e3c:pre_result.q[4]
result[5] <= dffpipe_e3c:pre_result.q[5]
result[6] <= dffpipe_e3c:pre_result.q[6]
result[7] <= dffpipe_e3c:pre_result.q[7]
result[8] <= dffpipe_e3c:pre_result.q[8]
result[9] <= dffpipe_e3c:pre_result.q[9]
result[10] <= dffpipe_e3c:pre_result.q[10]
result[11] <= dffpipe_e3c:pre_result.q[11]
result[12] <= dffpipe_e3c:pre_result.q[12]
result[13] <= dffpipe_e3c:pre_result.q[13]
result[14] <= dffpipe_e3c:pre_result.q[14]
result[15] <= dffpipe_e3c:pre_result.q[15]
result[16] <= dffpipe_e3c:pre_result.q[16]
result[17] <= dffpipe_e3c:pre_result.q[17]
result[18] <= dffpipe_e3c:pre_result.q[18]
result[19] <= dffpipe_e3c:pre_result.q[19]
result[20] <= dffpipe_e3c:pre_result.q[20]
result[21] <= dffpipe_e3c:pre_result.q[21]
result[22] <= dffpipe_e3c:pre_result.q[22]
result[23] <= dffpipe_e3c:pre_result.q[23]
result[24] <= dffpipe_e3c:pre_result.q[24]
result[25] <= dffpipe_e3c:pre_result.q[25]
result[26] <= dffpipe_e3c:pre_result.q[26]
result[27] <= dffpipe_e3c:pre_result.q[27]


|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|dffpipe_e3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2
aclr => accum_bcl:accum.aclr
clken => accum_bcl:accum.clken
clock => accum_bcl:accum.clock
data[0] => accum_bcl:accum.data[0]
data[1] => accum_bcl:accum.data[1]
data[2] => accum_bcl:accum.data[2]
data[3] => accum_bcl:accum.data[3]
data[4] => accum_bcl:accum.data[4]
data[5] => accum_bcl:accum.data[5]
data[6] => accum_bcl:accum.data[6]
data[7] => accum_bcl:accum.data[7]
data[8] => accum_bcl:accum.data[8]
data[9] => accum_bcl:accum.data[9]
data[10] => accum_bcl:accum.data[10]
data[11] => accum_bcl:accum.data[11]
data[12] => accum_bcl:accum.data[12]
data[13] => accum_bcl:accum.data[13]
data[14] => accum_bcl:accum.data[14]
data[15] => accum_bcl:accum.data[15]
data[16] => accum_bcl:accum.data[16]
data[17] => accum_bcl:accum.data[17]
data[18] => accum_bcl:accum.data[18]
data[19] => accum_bcl:accum.data[19]
data[20] => accum_bcl:accum.data[20]
data[21] => accum_bcl:accum.data[21]
data[22] => accum_bcl:accum.data[22]
data[23] => accum_bcl:accum.data[23]
data[24] => accum_bcl:accum.data[24]
data[25] => accum_bcl:accum.data[25]
data[26] => accum_bcl:accum.data[26]
data[27] => accum_bcl:accum.data[27]
overflow <= accum_bcl:accum.overflow
result[0] <= accum_bcl:accum.result[0]
result[1] <= accum_bcl:accum.result[1]
result[2] <= accum_bcl:accum.result[2]
result[3] <= accum_bcl:accum.result[3]
result[4] <= accum_bcl:accum.result[4]
result[5] <= accum_bcl:accum.result[5]
result[6] <= accum_bcl:accum.result[6]
result[7] <= accum_bcl:accum.result[7]
result[8] <= accum_bcl:accum.result[8]
result[9] <= accum_bcl:accum.result[9]
result[10] <= accum_bcl:accum.result[10]
result[11] <= accum_bcl:accum.result[11]
result[12] <= accum_bcl:accum.result[12]
result[13] <= accum_bcl:accum.result[13]
result[14] <= accum_bcl:accum.result[14]
result[15] <= accum_bcl:accum.result[15]
result[16] <= accum_bcl:accum.result[16]
result[17] <= accum_bcl:accum.result[17]
result[18] <= accum_bcl:accum.result[18]
result[19] <= accum_bcl:accum.result[19]
result[20] <= accum_bcl:accum.result[20]
result[21] <= accum_bcl:accum.result[21]
result[22] <= accum_bcl:accum.result[22]
result[23] <= accum_bcl:accum.result[23]
result[24] <= accum_bcl:accum.result[24]
result[25] <= accum_bcl:accum.result[25]
result[26] <= accum_bcl:accum.result[26]
result[27] <= accum_bcl:accum.result[27]
result[28] <= accum_bcl:accum.result[28]
result[29] <= accum_bcl:accum.result[29]
result[30] <= accum_bcl:accum.result[30]
result[31] <= accum_bcl:accum.result[31]


|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum
aclr => acc_ffa[31].IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clken => dffe5.ENA
clken => dffe6.ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
clock => dffe5.CLK
clock => dffe6.CLK
data[0] => acc_cella[0].DATAB
data[1] => acc_cella[1].DATAB
data[2] => acc_cella[2].DATAB
data[3] => acc_cella[3].DATAB
data[4] => acc_cella[4].DATAB
data[5] => acc_cella[5].DATAB
data[6] => acc_cella[6].DATAB
data[7] => acc_cella[7].DATAB
data[8] => acc_cella[8].DATAB
data[9] => acc_cella[9].DATAB
data[10] => acc_cella[10].DATAB
data[11] => acc_cella[11].DATAB
data[12] => acc_cella[12].DATAB
data[13] => acc_cella[13].DATAB
data[14] => acc_cella[14].DATAB
data[15] => acc_cella[15].DATAB
data[16] => acc_cella[16].DATAB
data[17] => acc_cella[17].DATAB
data[18] => acc_cella[18].DATAB
data[19] => acc_cella[19].DATAB
data[20] => acc_cella[20].DATAB
data[21] => acc_cella[21].DATAB
data[22] => acc_cella[22].DATAB
data[23] => acc_cella[23].DATAB
data[24] => acc_cella[24].DATAB
data[25] => acc_cella[25].DATAB
data[26] => acc_cella[26].DATAB
data[27] => _.IN0
data[27] => acc_cella[31].DATAB
data[27] => acc_cella[30].DATAB
data[27] => acc_cella[29].DATAB
data[27] => acc_cella[28].DATAB
data[27] => acc_cella[27].DATAB
overflow <= tmp_sign_overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1
CLK => Cnt1[0].CLK
CLK => Cnt1[1].CLK
CLK => Cnt1[2].CLK
CLK => Cnt1[3].CLK
CLK => Cnt1[4].CLK
CLK => Cnt1[5].CLK
CLK => Cnt1[6].CLK
CLK => Cnt1[7].CLK
CLK => Cnt[0].CLK
CLK => Cnt[1].CLK
CLK => Cnt[2].CLK
CLK => Cnt[3].CLK
CLK => Cnt[4].CLK
CLK => Cnt[5].CLK
CLK => Cnt[6].CLK
CLK => Cnt[7].CLK
CLK => Cnt[8].CLK
CLK => Cnt[9].CLK
CLK => Cnt[10].CLK
CLK => ClkMultEn~reg0.CLK
CLK => Aclr~reg0.CLK
CLK => DemodRdy~reg0.CLK
CLK => OverFlow~reg0.CLK
CLK => DataOut[0]~reg0.CLK
CLK => DataOut[1]~reg0.CLK
CLK => DataOut[2]~reg0.CLK
CLK => DataOut[3]~reg0.CLK
CLK => DataOut[4]~reg0.CLK
CLK => DataOut[5]~reg0.CLK
CLK => DataOut[6]~reg0.CLK
CLK => DataOut[7]~reg0.CLK
CLK => DataOut[8]~reg0.CLK
CLK => DataOut[9]~reg0.CLK
CLK => DataOut[10]~reg0.CLK
CLK => DataOut[11]~reg0.CLK
CLK => DataOut[12]~reg0.CLK
CLK => DataOut[13]~reg0.CLK
CLK => Stat~4.DATAIN
RST => Cnt1[0].ACLR
RST => Cnt1[1].ACLR
RST => Cnt1[2].ACLR
RST => Cnt1[3].ACLR
RST => Cnt1[4].ACLR
RST => Cnt1[5].ACLR
RST => Cnt1[6].ACLR
RST => Cnt1[7].ACLR
RST => Cnt[0].ACLR
RST => Cnt[1].ACLR
RST => Cnt[2].ACLR
RST => Cnt[3].ACLR
RST => Cnt[4].ACLR
RST => Cnt[5].ACLR
RST => Cnt[6].ACLR
RST => Cnt[7].ACLR
RST => Cnt[8].ACLR
RST => Cnt[9].ACLR
RST => Cnt[10].ACLR
RST => ClkMultEn~reg0.ACLR
RST => Aclr~reg0.PRESET
RST => DemodRdy~reg0.ACLR
RST => OverFlow~reg0.ACLR
RST => DataOut[0]~reg0.ACLR
RST => DataOut[1]~reg0.ACLR
RST => DataOut[2]~reg0.ACLR
RST => DataOut[3]~reg0.ACLR
RST => DataOut[4]~reg0.ACLR
RST => DataOut[5]~reg0.ACLR
RST => DataOut[6]~reg0.ACLR
RST => DataOut[7]~reg0.ACLR
RST => DataOut[8]~reg0.ACLR
RST => DataOut[9]~reg0.ACLR
RST => DataOut[10]~reg0.ACLR
RST => DataOut[11]~reg0.ACLR
RST => DataOut[12]~reg0.ACLR
RST => DataOut[13]~reg0.ACLR
RST => DemodEn.ACLR
RST => Stat~6.DATAIN
Sync => DemodEn.CLK
periodCnt[0] => Equal0.IN7
periodCnt[0] => Equal1.IN0
periodCnt[1] => Equal0.IN1
periodCnt[1] => Equal1.IN31
periodCnt[2] => Equal0.IN0
periodCnt[2] => Equal1.IN30
periodCnt[3] => Equal0.IN6
periodCnt[3] => Equal1.IN29
periodCnt[4] => Equal0.IN5
periodCnt[4] => Equal1.IN28
periodCnt[5] => Equal0.IN4
periodCnt[5] => Equal1.IN27
periodCnt[6] => Equal0.IN3
periodCnt[6] => Equal1.IN26
periodCnt[7] => Equal0.IN2
periodCnt[7] => Equal1.IN25
ChEn => DemodEn.DATAB
SamplePNum[0] => ~NO_FANOUT~
SamplePNum[1] => ~NO_FANOUT~
SamplePNum[2] => ~NO_FANOUT~
SamplePNum[3] => ~NO_FANOUT~
SamplePNum[4] => ~NO_FANOUT~
SamplePNum[5] => ~NO_FANOUT~
SamplePNum[6] => ~NO_FANOUT~
SamplePNum[7] => ~NO_FANOUT~
SamplePNum[8] => ~NO_FANOUT~
SamplePNum[9] => ~NO_FANOUT~
SamplePNum[10] => ~NO_FANOUT~
SamplePNum[11] => ~NO_FANOUT~
SamplePNum[12] => ~NO_FANOUT~
SamplePNum[13] => ~NO_FANOUT~
SamplePNum[14] => ~NO_FANOUT~
SamplePNum[15] => ~NO_FANOUT~
OTR => OverFlow.DATAA
DataIn[0] => DataOut.DATAA
DataIn[1] => DataOut.DATAA
DataIn[2] => DataOut.DATAA
DataIn[3] => DataOut.DATAA
DataIn[4] => DataOut.DATAA
DataIn[5] => DataOut.DATAA
DataIn[6] => DataOut.DATAA
DataIn[7] => DataOut.DATAA
DataIn[8] => DataOut.DATAA
DataIn[9] => DataOut.DATAA
DataIn[10] => DataOut.DATAA
DataIn[11] => DataOut.DATAA
DataIn[12] => DataOut.DATAA
DataIn[13] => DataOut.DATAA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OverFlow <= OverFlow~reg0.DB_MAX_OUTPUT_PORT_TYPE
DemodRdy <= DemodRdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
Aclr <= Aclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkMultEn <= ClkMultEn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
ena0 => ena0.IN1
overflow <= altmult_accum:altmult_accum_component.overflow
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => mult_accum_ojp2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub => ~NO_FANOUT~
clock0 => mult_accum_ojp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_ojp2:auto_generated.dataa[0]
dataa[1] => mult_accum_ojp2:auto_generated.dataa[1]
dataa[2] => mult_accum_ojp2:auto_generated.dataa[2]
dataa[3] => mult_accum_ojp2:auto_generated.dataa[3]
dataa[4] => mult_accum_ojp2:auto_generated.dataa[4]
dataa[5] => mult_accum_ojp2:auto_generated.dataa[5]
dataa[6] => mult_accum_ojp2:auto_generated.dataa[6]
dataa[7] => mult_accum_ojp2:auto_generated.dataa[7]
dataa[8] => mult_accum_ojp2:auto_generated.dataa[8]
dataa[9] => mult_accum_ojp2:auto_generated.dataa[9]
dataa[10] => mult_accum_ojp2:auto_generated.dataa[10]
dataa[11] => mult_accum_ojp2:auto_generated.dataa[11]
dataa[12] => mult_accum_ojp2:auto_generated.dataa[12]
dataa[13] => mult_accum_ojp2:auto_generated.dataa[13]
datab[0] => mult_accum_ojp2:auto_generated.datab[0]
datab[1] => mult_accum_ojp2:auto_generated.datab[1]
datab[2] => mult_accum_ojp2:auto_generated.datab[2]
datab[3] => mult_accum_ojp2:auto_generated.datab[3]
datab[4] => mult_accum_ojp2:auto_generated.datab[4]
datab[5] => mult_accum_ojp2:auto_generated.datab[5]
datab[6] => mult_accum_ojp2:auto_generated.datab[6]
datab[7] => mult_accum_ojp2:auto_generated.datab[7]
datab[8] => mult_accum_ojp2:auto_generated.datab[8]
datab[9] => mult_accum_ojp2:auto_generated.datab[9]
datab[10] => mult_accum_ojp2:auto_generated.datab[10]
datab[11] => mult_accum_ojp2:auto_generated.datab[11]
datab[12] => mult_accum_ojp2:auto_generated.datab[12]
datab[13] => mult_accum_ojp2:auto_generated.datab[13]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_ojp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= mult_accum_ojp2:auto_generated.overflow
result[0] <= mult_accum_ojp2:auto_generated.result[0]
result[1] <= mult_accum_ojp2:auto_generated.result[1]
result[2] <= mult_accum_ojp2:auto_generated.result[2]
result[3] <= mult_accum_ojp2:auto_generated.result[3]
result[4] <= mult_accum_ojp2:auto_generated.result[4]
result[5] <= mult_accum_ojp2:auto_generated.result[5]
result[6] <= mult_accum_ojp2:auto_generated.result[6]
result[7] <= mult_accum_ojp2:auto_generated.result[7]
result[8] <= mult_accum_ojp2:auto_generated.result[8]
result[9] <= mult_accum_ojp2:auto_generated.result[9]
result[10] <= mult_accum_ojp2:auto_generated.result[10]
result[11] <= mult_accum_ojp2:auto_generated.result[11]
result[12] <= mult_accum_ojp2:auto_generated.result[12]
result[13] <= mult_accum_ojp2:auto_generated.result[13]
result[14] <= mult_accum_ojp2:auto_generated.result[14]
result[15] <= mult_accum_ojp2:auto_generated.result[15]
result[16] <= mult_accum_ojp2:auto_generated.result[16]
result[17] <= mult_accum_ojp2:auto_generated.result[17]
result[18] <= mult_accum_ojp2:auto_generated.result[18]
result[19] <= mult_accum_ojp2:auto_generated.result[19]
result[20] <= mult_accum_ojp2:auto_generated.result[20]
result[21] <= mult_accum_ojp2:auto_generated.result[21]
result[22] <= mult_accum_ojp2:auto_generated.result[22]
result[23] <= mult_accum_ojp2:auto_generated.result[23]
result[24] <= mult_accum_ojp2:auto_generated.result[24]
result[25] <= mult_accum_ojp2:auto_generated.result[25]
result[26] <= mult_accum_ojp2:auto_generated.result[26]
result[27] <= mult_accum_ojp2:auto_generated.result[27]
result[28] <= mult_accum_ojp2:auto_generated.result[28]
result[29] <= mult_accum_ojp2:auto_generated.result[29]
result[30] <= mult_accum_ojp2:auto_generated.result[30]
result[31] <= mult_accum_ojp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated
aclr0 => ded_mult_ef81:ded_mult1.aclr[0]
aclr0 => zaccum_92l:zaccum2.aclr
clock0 => ded_mult_ef81:ded_mult1.clock[0]
clock0 => zaccum_92l:zaccum2.clock
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_ef81:ded_mult1.dataa[0]
dataa[1] => ded_mult_ef81:ded_mult1.dataa[1]
dataa[2] => ded_mult_ef81:ded_mult1.dataa[2]
dataa[3] => ded_mult_ef81:ded_mult1.dataa[3]
dataa[4] => ded_mult_ef81:ded_mult1.dataa[4]
dataa[5] => ded_mult_ef81:ded_mult1.dataa[5]
dataa[6] => ded_mult_ef81:ded_mult1.dataa[6]
dataa[7] => ded_mult_ef81:ded_mult1.dataa[7]
dataa[8] => ded_mult_ef81:ded_mult1.dataa[8]
dataa[9] => ded_mult_ef81:ded_mult1.dataa[9]
dataa[10] => ded_mult_ef81:ded_mult1.dataa[10]
dataa[11] => ded_mult_ef81:ded_mult1.dataa[11]
dataa[12] => ded_mult_ef81:ded_mult1.dataa[12]
dataa[13] => ded_mult_ef81:ded_mult1.dataa[13]
datab[0] => ded_mult_ef81:ded_mult1.datab[0]
datab[1] => ded_mult_ef81:ded_mult1.datab[1]
datab[2] => ded_mult_ef81:ded_mult1.datab[2]
datab[3] => ded_mult_ef81:ded_mult1.datab[3]
datab[4] => ded_mult_ef81:ded_mult1.datab[4]
datab[5] => ded_mult_ef81:ded_mult1.datab[5]
datab[6] => ded_mult_ef81:ded_mult1.datab[6]
datab[7] => ded_mult_ef81:ded_mult1.datab[7]
datab[8] => ded_mult_ef81:ded_mult1.datab[8]
datab[9] => ded_mult_ef81:ded_mult1.datab[9]
datab[10] => ded_mult_ef81:ded_mult1.datab[10]
datab[11] => ded_mult_ef81:ded_mult1.datab[11]
datab[12] => ded_mult_ef81:ded_mult1.datab[12]
datab[13] => ded_mult_ef81:ded_mult1.datab[13]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_ef81:ded_mult1.ena[0]
ena0 => zaccum_92l:zaccum2.clken
overflow <= zaccum_92l:zaccum2.overflow
result[0] <= zaccum_92l:zaccum2.result[0]
result[1] <= zaccum_92l:zaccum2.result[1]
result[2] <= zaccum_92l:zaccum2.result[2]
result[3] <= zaccum_92l:zaccum2.result[3]
result[4] <= zaccum_92l:zaccum2.result[4]
result[5] <= zaccum_92l:zaccum2.result[5]
result[6] <= zaccum_92l:zaccum2.result[6]
result[7] <= zaccum_92l:zaccum2.result[7]
result[8] <= zaccum_92l:zaccum2.result[8]
result[9] <= zaccum_92l:zaccum2.result[9]
result[10] <= zaccum_92l:zaccum2.result[10]
result[11] <= zaccum_92l:zaccum2.result[11]
result[12] <= zaccum_92l:zaccum2.result[12]
result[13] <= zaccum_92l:zaccum2.result[13]
result[14] <= zaccum_92l:zaccum2.result[14]
result[15] <= zaccum_92l:zaccum2.result[15]
result[16] <= zaccum_92l:zaccum2.result[16]
result[17] <= zaccum_92l:zaccum2.result[17]
result[18] <= zaccum_92l:zaccum2.result[18]
result[19] <= zaccum_92l:zaccum2.result[19]
result[20] <= zaccum_92l:zaccum2.result[20]
result[21] <= zaccum_92l:zaccum2.result[21]
result[22] <= zaccum_92l:zaccum2.result[22]
result[23] <= zaccum_92l:zaccum2.result[23]
result[24] <= zaccum_92l:zaccum2.result[24]
result[25] <= zaccum_92l:zaccum2.result[25]
result[26] <= zaccum_92l:zaccum2.result[26]
result[27] <= zaccum_92l:zaccum2.result[27]
result[28] <= zaccum_92l:zaccum2.result[28]
result[29] <= zaccum_92l:zaccum2.result[29]
result[30] <= zaccum_92l:zaccum2.result[30]
result[31] <= zaccum_92l:zaccum2.result[31]


|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1
aclr[0] => mac_mult3.ACLR
aclr[0] => mac_out4.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_e3c:pre_result.q[0]
result[1] <= dffpipe_e3c:pre_result.q[1]
result[2] <= dffpipe_e3c:pre_result.q[2]
result[3] <= dffpipe_e3c:pre_result.q[3]
result[4] <= dffpipe_e3c:pre_result.q[4]
result[5] <= dffpipe_e3c:pre_result.q[5]
result[6] <= dffpipe_e3c:pre_result.q[6]
result[7] <= dffpipe_e3c:pre_result.q[7]
result[8] <= dffpipe_e3c:pre_result.q[8]
result[9] <= dffpipe_e3c:pre_result.q[9]
result[10] <= dffpipe_e3c:pre_result.q[10]
result[11] <= dffpipe_e3c:pre_result.q[11]
result[12] <= dffpipe_e3c:pre_result.q[12]
result[13] <= dffpipe_e3c:pre_result.q[13]
result[14] <= dffpipe_e3c:pre_result.q[14]
result[15] <= dffpipe_e3c:pre_result.q[15]
result[16] <= dffpipe_e3c:pre_result.q[16]
result[17] <= dffpipe_e3c:pre_result.q[17]
result[18] <= dffpipe_e3c:pre_result.q[18]
result[19] <= dffpipe_e3c:pre_result.q[19]
result[20] <= dffpipe_e3c:pre_result.q[20]
result[21] <= dffpipe_e3c:pre_result.q[21]
result[22] <= dffpipe_e3c:pre_result.q[22]
result[23] <= dffpipe_e3c:pre_result.q[23]
result[24] <= dffpipe_e3c:pre_result.q[24]
result[25] <= dffpipe_e3c:pre_result.q[25]
result[26] <= dffpipe_e3c:pre_result.q[26]
result[27] <= dffpipe_e3c:pre_result.q[27]


|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|dffpipe_e3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2
aclr => accum_bcl:accum.aclr
clken => accum_bcl:accum.clken
clock => accum_bcl:accum.clock
data[0] => accum_bcl:accum.data[0]
data[1] => accum_bcl:accum.data[1]
data[2] => accum_bcl:accum.data[2]
data[3] => accum_bcl:accum.data[3]
data[4] => accum_bcl:accum.data[4]
data[5] => accum_bcl:accum.data[5]
data[6] => accum_bcl:accum.data[6]
data[7] => accum_bcl:accum.data[7]
data[8] => accum_bcl:accum.data[8]
data[9] => accum_bcl:accum.data[9]
data[10] => accum_bcl:accum.data[10]
data[11] => accum_bcl:accum.data[11]
data[12] => accum_bcl:accum.data[12]
data[13] => accum_bcl:accum.data[13]
data[14] => accum_bcl:accum.data[14]
data[15] => accum_bcl:accum.data[15]
data[16] => accum_bcl:accum.data[16]
data[17] => accum_bcl:accum.data[17]
data[18] => accum_bcl:accum.data[18]
data[19] => accum_bcl:accum.data[19]
data[20] => accum_bcl:accum.data[20]
data[21] => accum_bcl:accum.data[21]
data[22] => accum_bcl:accum.data[22]
data[23] => accum_bcl:accum.data[23]
data[24] => accum_bcl:accum.data[24]
data[25] => accum_bcl:accum.data[25]
data[26] => accum_bcl:accum.data[26]
data[27] => accum_bcl:accum.data[27]
overflow <= accum_bcl:accum.overflow
result[0] <= accum_bcl:accum.result[0]
result[1] <= accum_bcl:accum.result[1]
result[2] <= accum_bcl:accum.result[2]
result[3] <= accum_bcl:accum.result[3]
result[4] <= accum_bcl:accum.result[4]
result[5] <= accum_bcl:accum.result[5]
result[6] <= accum_bcl:accum.result[6]
result[7] <= accum_bcl:accum.result[7]
result[8] <= accum_bcl:accum.result[8]
result[9] <= accum_bcl:accum.result[9]
result[10] <= accum_bcl:accum.result[10]
result[11] <= accum_bcl:accum.result[11]
result[12] <= accum_bcl:accum.result[12]
result[13] <= accum_bcl:accum.result[13]
result[14] <= accum_bcl:accum.result[14]
result[15] <= accum_bcl:accum.result[15]
result[16] <= accum_bcl:accum.result[16]
result[17] <= accum_bcl:accum.result[17]
result[18] <= accum_bcl:accum.result[18]
result[19] <= accum_bcl:accum.result[19]
result[20] <= accum_bcl:accum.result[20]
result[21] <= accum_bcl:accum.result[21]
result[22] <= accum_bcl:accum.result[22]
result[23] <= accum_bcl:accum.result[23]
result[24] <= accum_bcl:accum.result[24]
result[25] <= accum_bcl:accum.result[25]
result[26] <= accum_bcl:accum.result[26]
result[27] <= accum_bcl:accum.result[27]
result[28] <= accum_bcl:accum.result[28]
result[29] <= accum_bcl:accum.result[29]
result[30] <= accum_bcl:accum.result[30]
result[31] <= accum_bcl:accum.result[31]


|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum
aclr => acc_ffa[31].IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clken => dffe5.ENA
clken => dffe6.ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
clock => dffe5.CLK
clock => dffe6.CLK
data[0] => acc_cella[0].DATAB
data[1] => acc_cella[1].DATAB
data[2] => acc_cella[2].DATAB
data[3] => acc_cella[3].DATAB
data[4] => acc_cella[4].DATAB
data[5] => acc_cella[5].DATAB
data[6] => acc_cella[6].DATAB
data[7] => acc_cella[7].DATAB
data[8] => acc_cella[8].DATAB
data[9] => acc_cella[9].DATAB
data[10] => acc_cella[10].DATAB
data[11] => acc_cella[11].DATAB
data[12] => acc_cella[12].DATAB
data[13] => acc_cella[13].DATAB
data[14] => acc_cella[14].DATAB
data[15] => acc_cella[15].DATAB
data[16] => acc_cella[16].DATAB
data[17] => acc_cella[17].DATAB
data[18] => acc_cella[18].DATAB
data[19] => acc_cella[19].DATAB
data[20] => acc_cella[20].DATAB
data[21] => acc_cella[21].DATAB
data[22] => acc_cella[22].DATAB
data[23] => acc_cella[23].DATAB
data[24] => acc_cella[24].DATAB
data[25] => acc_cella[25].DATAB
data[26] => acc_cella[26].DATAB
data[27] => _.IN0
data[27] => acc_cella[31].DATAB
data[27] => acc_cella[30].DATAB
data[27] => acc_cella[29].DATAB
data[27] => acc_cella[28].DATAB
data[27] => acc_cella[27].DATAB
overflow <= tmp_sign_overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|MasterStateMachine:b2v_inst8
Clk => Stat[0]~reg0.CLK
Clk => Stat[1]~reg0.CLK
Clk => TestLED~reg0.CLK
Clk => tempUSBDat[0].CLK
Clk => tempUSBDat[1].CLK
Clk => tempUSBDat[2].CLK
Clk => tempUSBDat[3].CLK
Clk => tempUSBDat[4].CLK
Clk => tempUSBDat[5].CLK
Clk => tempUSBDat[6].CLK
Clk => tempUSBDat[7].CLK
Clk => tempUSBDat[8].CLK
Clk => tempUSBDat[9].CLK
Clk => tempUSBDat[10].CLK
Clk => tempUSBDat[11].CLK
Clk => tempUSBDat[12].CLK
Clk => tempUSBDat[13].CLK
Clk => tempUSBDat[14].CLK
Clk => tempUSBDat[15].CLK
Clk => preDatReady.CLK
Clk => EnReserve~reg0.CLK
Clk => EnData~reg0.CLK
Clk => EnTwin~reg0.CLK
Clk => EnSingle~reg0.CLK
Clk => EnTest~reg0.CLK
Rst => Stat[0]~reg0.ACLR
Rst => Stat[1]~reg0.ACLR
Rst => TestLED~reg0.PRESET
Rst => tempUSBDat[0].ACLR
Rst => tempUSBDat[1].ACLR
Rst => tempUSBDat[2].ACLR
Rst => tempUSBDat[3].ACLR
Rst => tempUSBDat[4].ACLR
Rst => tempUSBDat[5].ACLR
Rst => tempUSBDat[6].ACLR
Rst => tempUSBDat[7].ACLR
Rst => tempUSBDat[8].ACLR
Rst => tempUSBDat[9].ACLR
Rst => tempUSBDat[10].ACLR
Rst => tempUSBDat[11].ACLR
Rst => tempUSBDat[12].ACLR
Rst => tempUSBDat[13].ACLR
Rst => tempUSBDat[14].ACLR
Rst => tempUSBDat[15].ACLR
Rst => preDatReady.ACLR
Rst => EnReserve~reg0.ACLR
Rst => EnData~reg0.ACLR
Rst => EnTwin~reg0.ACLR
Rst => EnSingle~reg0.ACLR
Rst => EnTest~reg0.ACLR
USBRReady => always0.IN1
USBRReady => preDatReady.DATAIN
USBRcv[0] => tempUSBDat.DATAB
USBRcv[0] => Equal2.IN0
USBRcv[0] => Equal3.IN7
USBRcv[0] => Equal4.IN1
USBRcv[0] => Equal5.IN7
USBRcv[0] => Equal6.IN1
USBRcv[0] => Equal7.IN7
USBRcv[1] => tempUSBDat.DATAB
USBRcv[1] => Equal2.IN7
USBRcv[1] => Equal3.IN0
USBRcv[1] => Equal4.IN0
USBRcv[1] => Equal5.IN6
USBRcv[1] => Equal6.IN7
USBRcv[1] => Equal7.IN1
USBRcv[2] => tempUSBDat.DATAB
USBRcv[2] => Equal2.IN6
USBRcv[2] => Equal3.IN6
USBRcv[2] => Equal4.IN7
USBRcv[2] => Equal5.IN0
USBRcv[2] => Equal6.IN0
USBRcv[2] => Equal7.IN0
USBRcv[3] => tempUSBDat.DATAB
USBRcv[3] => Equal2.IN5
USBRcv[3] => Equal3.IN5
USBRcv[3] => Equal4.IN6
USBRcv[3] => Equal5.IN5
USBRcv[3] => Equal6.IN6
USBRcv[3] => Equal7.IN6
USBRcv[4] => tempUSBDat.DATAB
USBRcv[4] => Equal2.IN4
USBRcv[4] => Equal3.IN4
USBRcv[4] => Equal4.IN5
USBRcv[4] => Equal5.IN4
USBRcv[4] => Equal6.IN5
USBRcv[4] => Equal7.IN5
USBRcv[5] => tempUSBDat.DATAB
USBRcv[5] => Equal2.IN3
USBRcv[5] => Equal3.IN3
USBRcv[5] => Equal4.IN4
USBRcv[5] => Equal5.IN3
USBRcv[5] => Equal6.IN4
USBRcv[5] => Equal7.IN4
USBRcv[6] => tempUSBDat.DATAB
USBRcv[6] => Equal2.IN2
USBRcv[6] => Equal3.IN2
USBRcv[6] => Equal4.IN3
USBRcv[6] => Equal5.IN2
USBRcv[6] => Equal6.IN3
USBRcv[6] => Equal7.IN3
USBRcv[7] => tempUSBDat.DATAB
USBRcv[7] => Equal2.IN1
USBRcv[7] => Equal3.IN1
USBRcv[7] => Equal4.IN2
USBRcv[7] => Equal5.IN1
USBRcv[7] => Equal6.IN2
USBRcv[7] => Equal7.IN2
USBRcv[8] => tempUSBDat.DATAB
USBRcv[9] => tempUSBDat.DATAB
USBRcv[10] => tempUSBDat.DATAB
USBRcv[11] => tempUSBDat.DATAB
USBRcv[12] => tempUSBDat.DATAB
USBRcv[13] => tempUSBDat.DATAB
USBRcv[14] => tempUSBDat.DATAB
USBRcv[15] => tempUSBDat.DATAB
EnTest <= EnTest~reg0.DB_MAX_OUTPUT_PORT_TYPE
EnSingle <= EnSingle~reg0.DB_MAX_OUTPUT_PORT_TYPE
EnTwin <= EnTwin~reg0.DB_MAX_OUTPUT_PORT_TYPE
EnData <= EnData~reg0.DB_MAX_OUTPUT_PORT_TYPE
EnReserve <= EnReserve~reg0.DB_MAX_OUTPUT_PORT_TYPE
FrameEnd => always0.IN1
FrameEnd => EnTest.OUTPUTSELECT
FrameEnd => EnSingle.OUTPUTSELECT
FrameEnd => EnTwin.OUTPUTSELECT
FrameEnd => EnData.OUTPUTSELECT
FrameEnd => EnReserve.OUTPUTSELECT
FrameEnd => tempUSBDat.OUTPUTSELECT
FrameEnd => tempUSBDat.OUTPUTSELECT
FrameEnd => tempUSBDat.OUTPUTSELECT
FrameEnd => tempUSBDat.OUTPUTSELECT
FrameEnd => tempUSBDat.OUTPUTSELECT
FrameEnd => tempUSBDat.OUTPUTSELECT
FrameEnd => tempUSBDat.OUTPUTSELECT
FrameEnd => tempUSBDat.OUTPUTSELECT
FrameEnd => Selector13.IN1
Cmd[0] <= tempUSBDat[0].DB_MAX_OUTPUT_PORT_TYPE
Cmd[1] <= tempUSBDat[1].DB_MAX_OUTPUT_PORT_TYPE
Cmd[2] <= tempUSBDat[2].DB_MAX_OUTPUT_PORT_TYPE
Cmd[3] <= tempUSBDat[3].DB_MAX_OUTPUT_PORT_TYPE
Cmd[4] <= tempUSBDat[4].DB_MAX_OUTPUT_PORT_TYPE
Cmd[5] <= tempUSBDat[5].DB_MAX_OUTPUT_PORT_TYPE
Cmd[6] <= tempUSBDat[6].DB_MAX_OUTPUT_PORT_TYPE
Cmd[7] <= tempUSBDat[7].DB_MAX_OUTPUT_PORT_TYPE
Cmd[8] <= tempUSBDat[8].DB_MAX_OUTPUT_PORT_TYPE
Cmd[9] <= tempUSBDat[9].DB_MAX_OUTPUT_PORT_TYPE
Cmd[10] <= tempUSBDat[10].DB_MAX_OUTPUT_PORT_TYPE
Cmd[11] <= tempUSBDat[11].DB_MAX_OUTPUT_PORT_TYPE
Cmd[12] <= tempUSBDat[12].DB_MAX_OUTPUT_PORT_TYPE
Cmd[13] <= tempUSBDat[13].DB_MAX_OUTPUT_PORT_TYPE
Cmd[14] <= tempUSBDat[14].DB_MAX_OUTPUT_PORT_TYPE
Cmd[15] <= tempUSBDat[15].DB_MAX_OUTPUT_PORT_TYPE
Stat[0] <= Stat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Stat[1] <= Stat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TestLED <= TestLED~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DigitalDemodulation:b2v_inst9
CLK => CLK.IN1
RST => RST.IN1
Enable => Enable.IN1
OTR => OTR.IN1
Sync => Sync.IN1
CosRef[0] => CosRef[0].IN1
CosRef[1] => CosRef[1].IN1
CosRef[2] => CosRef[2].IN1
CosRef[3] => CosRef[3].IN1
CosRef[4] => CosRef[4].IN1
CosRef[5] => CosRef[5].IN1
CosRef[6] => CosRef[6].IN1
CosRef[7] => CosRef[7].IN1
CosRef[8] => CosRef[8].IN1
CosRef[9] => CosRef[9].IN1
CosRef[10] => CosRef[10].IN1
CosRef[11] => CosRef[11].IN1
CosRef[12] => CosRef[12].IN1
CosRef[13] => CosRef[13].IN1
DataIn[0] => DataIn[0].IN1
DataIn[1] => DataIn[1].IN1
DataIn[2] => DataIn[2].IN1
DataIn[3] => DataIn[3].IN1
DataIn[4] => DataIn[4].IN1
DataIn[5] => DataIn[5].IN1
DataIn[6] => DataIn[6].IN1
DataIn[7] => DataIn[7].IN1
DataIn[8] => DataIn[8].IN1
DataIn[9] => DataIn[9].IN1
DataIn[10] => DataIn[10].IN1
DataIn[11] => DataIn[11].IN1
DataIn[12] => DataIn[12].IN1
DataIn[13] => DataIn[13].IN1
periodCnt[0] => periodCnt[0].IN1
periodCnt[1] => periodCnt[1].IN1
periodCnt[2] => periodCnt[2].IN1
periodCnt[3] => periodCnt[3].IN1
periodCnt[4] => periodCnt[4].IN1
periodCnt[5] => periodCnt[5].IN1
periodCnt[6] => periodCnt[6].IN1
periodCnt[7] => periodCnt[7].IN1
SamplePNum[0] => SamplePNum[0].IN1
SamplePNum[1] => SamplePNum[1].IN1
SamplePNum[2] => SamplePNum[2].IN1
SamplePNum[3] => SamplePNum[3].IN1
SamplePNum[4] => SamplePNum[4].IN1
SamplePNum[5] => SamplePNum[5].IN1
SamplePNum[6] => SamplePNum[6].IN1
SamplePNum[7] => SamplePNum[7].IN1
SamplePNum[8] => SamplePNum[8].IN1
SamplePNum[9] => SamplePNum[9].IN1
SamplePNum[10] => SamplePNum[10].IN1
SamplePNum[11] => SamplePNum[11].IN1
SamplePNum[12] => SamplePNum[12].IN1
SamplePNum[13] => SamplePNum[13].IN1
SamplePNum[14] => SamplePNum[14].IN1
SamplePNum[15] => SamplePNum[15].IN1
SinRef[0] => SinRef[0].IN1
SinRef[1] => SinRef[1].IN1
SinRef[2] => SinRef[2].IN1
SinRef[3] => SinRef[3].IN1
SinRef[4] => SinRef[4].IN1
SinRef[5] => SinRef[5].IN1
SinRef[6] => SinRef[6].IN1
SinRef[7] => SinRef[7].IN1
SinRef[8] => SinRef[8].IN1
SinRef[9] => SinRef[9].IN1
SinRef[10] => SinRef[10].IN1
SinRef[11] => SinRef[11].IN1
SinRef[12] => SinRef[12].IN1
SinRef[13] => SinRef[13].IN1
DemodReady <= DemodCtrl:b2v_inst1.DemodRdy
OverFlow <= OverFlow.DB_MAX_OUTPUT_PORT_TYPE
Demod1Result[0] <= Altmult_accum0:b2v_inst.result
Demod1Result[1] <= Altmult_accum0:b2v_inst.result
Demod1Result[2] <= Altmult_accum0:b2v_inst.result
Demod1Result[3] <= Altmult_accum0:b2v_inst.result
Demod1Result[4] <= Altmult_accum0:b2v_inst.result
Demod1Result[5] <= Altmult_accum0:b2v_inst.result
Demod1Result[6] <= Altmult_accum0:b2v_inst.result
Demod1Result[7] <= Altmult_accum0:b2v_inst.result
Demod1Result[8] <= Altmult_accum0:b2v_inst.result
Demod1Result[9] <= Altmult_accum0:b2v_inst.result
Demod1Result[10] <= Altmult_accum0:b2v_inst.result
Demod1Result[11] <= Altmult_accum0:b2v_inst.result
Demod1Result[12] <= Altmult_accum0:b2v_inst.result
Demod1Result[13] <= Altmult_accum0:b2v_inst.result
Demod1Result[14] <= Altmult_accum0:b2v_inst.result
Demod1Result[15] <= Altmult_accum0:b2v_inst.result
Demod1Result[16] <= Altmult_accum0:b2v_inst.result
Demod1Result[17] <= Altmult_accum0:b2v_inst.result
Demod1Result[18] <= Altmult_accum0:b2v_inst.result
Demod1Result[19] <= Altmult_accum0:b2v_inst.result
Demod1Result[20] <= Altmult_accum0:b2v_inst.result
Demod1Result[21] <= Altmult_accum0:b2v_inst.result
Demod1Result[22] <= Altmult_accum0:b2v_inst.result
Demod1Result[23] <= Altmult_accum0:b2v_inst.result
Demod1Result[24] <= Altmult_accum0:b2v_inst.result
Demod1Result[25] <= Altmult_accum0:b2v_inst.result
Demod1Result[26] <= Altmult_accum0:b2v_inst.result
Demod1Result[27] <= Altmult_accum0:b2v_inst.result
Demod1Result[28] <= Altmult_accum0:b2v_inst.result
Demod1Result[29] <= Altmult_accum0:b2v_inst.result
Demod1Result[30] <= Altmult_accum0:b2v_inst.result
Demod1Result[31] <= Altmult_accum0:b2v_inst.result
Demod2Result[0] <= Altmult_accum0:b2v_inst9.result
Demod2Result[1] <= Altmult_accum0:b2v_inst9.result
Demod2Result[2] <= Altmult_accum0:b2v_inst9.result
Demod2Result[3] <= Altmult_accum0:b2v_inst9.result
Demod2Result[4] <= Altmult_accum0:b2v_inst9.result
Demod2Result[5] <= Altmult_accum0:b2v_inst9.result
Demod2Result[6] <= Altmult_accum0:b2v_inst9.result
Demod2Result[7] <= Altmult_accum0:b2v_inst9.result
Demod2Result[8] <= Altmult_accum0:b2v_inst9.result
Demod2Result[9] <= Altmult_accum0:b2v_inst9.result
Demod2Result[10] <= Altmult_accum0:b2v_inst9.result
Demod2Result[11] <= Altmult_accum0:b2v_inst9.result
Demod2Result[12] <= Altmult_accum0:b2v_inst9.result
Demod2Result[13] <= Altmult_accum0:b2v_inst9.result
Demod2Result[14] <= Altmult_accum0:b2v_inst9.result
Demod2Result[15] <= Altmult_accum0:b2v_inst9.result
Demod2Result[16] <= Altmult_accum0:b2v_inst9.result
Demod2Result[17] <= Altmult_accum0:b2v_inst9.result
Demod2Result[18] <= Altmult_accum0:b2v_inst9.result
Demod2Result[19] <= Altmult_accum0:b2v_inst9.result
Demod2Result[20] <= Altmult_accum0:b2v_inst9.result
Demod2Result[21] <= Altmult_accum0:b2v_inst9.result
Demod2Result[22] <= Altmult_accum0:b2v_inst9.result
Demod2Result[23] <= Altmult_accum0:b2v_inst9.result
Demod2Result[24] <= Altmult_accum0:b2v_inst9.result
Demod2Result[25] <= Altmult_accum0:b2v_inst9.result
Demod2Result[26] <= Altmult_accum0:b2v_inst9.result
Demod2Result[27] <= Altmult_accum0:b2v_inst9.result
Demod2Result[28] <= Altmult_accum0:b2v_inst9.result
Demod2Result[29] <= Altmult_accum0:b2v_inst9.result
Demod2Result[30] <= Altmult_accum0:b2v_inst9.result
Demod2Result[31] <= Altmult_accum0:b2v_inst9.result


|ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
ena0 => ena0.IN1
overflow <= altmult_accum:altmult_accum_component.overflow
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => mult_accum_ojp2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub => ~NO_FANOUT~
clock0 => mult_accum_ojp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_ojp2:auto_generated.dataa[0]
dataa[1] => mult_accum_ojp2:auto_generated.dataa[1]
dataa[2] => mult_accum_ojp2:auto_generated.dataa[2]
dataa[3] => mult_accum_ojp2:auto_generated.dataa[3]
dataa[4] => mult_accum_ojp2:auto_generated.dataa[4]
dataa[5] => mult_accum_ojp2:auto_generated.dataa[5]
dataa[6] => mult_accum_ojp2:auto_generated.dataa[6]
dataa[7] => mult_accum_ojp2:auto_generated.dataa[7]
dataa[8] => mult_accum_ojp2:auto_generated.dataa[8]
dataa[9] => mult_accum_ojp2:auto_generated.dataa[9]
dataa[10] => mult_accum_ojp2:auto_generated.dataa[10]
dataa[11] => mult_accum_ojp2:auto_generated.dataa[11]
dataa[12] => mult_accum_ojp2:auto_generated.dataa[12]
dataa[13] => mult_accum_ojp2:auto_generated.dataa[13]
datab[0] => mult_accum_ojp2:auto_generated.datab[0]
datab[1] => mult_accum_ojp2:auto_generated.datab[1]
datab[2] => mult_accum_ojp2:auto_generated.datab[2]
datab[3] => mult_accum_ojp2:auto_generated.datab[3]
datab[4] => mult_accum_ojp2:auto_generated.datab[4]
datab[5] => mult_accum_ojp2:auto_generated.datab[5]
datab[6] => mult_accum_ojp2:auto_generated.datab[6]
datab[7] => mult_accum_ojp2:auto_generated.datab[7]
datab[8] => mult_accum_ojp2:auto_generated.datab[8]
datab[9] => mult_accum_ojp2:auto_generated.datab[9]
datab[10] => mult_accum_ojp2:auto_generated.datab[10]
datab[11] => mult_accum_ojp2:auto_generated.datab[11]
datab[12] => mult_accum_ojp2:auto_generated.datab[12]
datab[13] => mult_accum_ojp2:auto_generated.datab[13]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_ojp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= mult_accum_ojp2:auto_generated.overflow
result[0] <= mult_accum_ojp2:auto_generated.result[0]
result[1] <= mult_accum_ojp2:auto_generated.result[1]
result[2] <= mult_accum_ojp2:auto_generated.result[2]
result[3] <= mult_accum_ojp2:auto_generated.result[3]
result[4] <= mult_accum_ojp2:auto_generated.result[4]
result[5] <= mult_accum_ojp2:auto_generated.result[5]
result[6] <= mult_accum_ojp2:auto_generated.result[6]
result[7] <= mult_accum_ojp2:auto_generated.result[7]
result[8] <= mult_accum_ojp2:auto_generated.result[8]
result[9] <= mult_accum_ojp2:auto_generated.result[9]
result[10] <= mult_accum_ojp2:auto_generated.result[10]
result[11] <= mult_accum_ojp2:auto_generated.result[11]
result[12] <= mult_accum_ojp2:auto_generated.result[12]
result[13] <= mult_accum_ojp2:auto_generated.result[13]
result[14] <= mult_accum_ojp2:auto_generated.result[14]
result[15] <= mult_accum_ojp2:auto_generated.result[15]
result[16] <= mult_accum_ojp2:auto_generated.result[16]
result[17] <= mult_accum_ojp2:auto_generated.result[17]
result[18] <= mult_accum_ojp2:auto_generated.result[18]
result[19] <= mult_accum_ojp2:auto_generated.result[19]
result[20] <= mult_accum_ojp2:auto_generated.result[20]
result[21] <= mult_accum_ojp2:auto_generated.result[21]
result[22] <= mult_accum_ojp2:auto_generated.result[22]
result[23] <= mult_accum_ojp2:auto_generated.result[23]
result[24] <= mult_accum_ojp2:auto_generated.result[24]
result[25] <= mult_accum_ojp2:auto_generated.result[25]
result[26] <= mult_accum_ojp2:auto_generated.result[26]
result[27] <= mult_accum_ojp2:auto_generated.result[27]
result[28] <= mult_accum_ojp2:auto_generated.result[28]
result[29] <= mult_accum_ojp2:auto_generated.result[29]
result[30] <= mult_accum_ojp2:auto_generated.result[30]
result[31] <= mult_accum_ojp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated
aclr0 => ded_mult_ef81:ded_mult1.aclr[0]
aclr0 => zaccum_92l:zaccum2.aclr
clock0 => ded_mult_ef81:ded_mult1.clock[0]
clock0 => zaccum_92l:zaccum2.clock
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_ef81:ded_mult1.dataa[0]
dataa[1] => ded_mult_ef81:ded_mult1.dataa[1]
dataa[2] => ded_mult_ef81:ded_mult1.dataa[2]
dataa[3] => ded_mult_ef81:ded_mult1.dataa[3]
dataa[4] => ded_mult_ef81:ded_mult1.dataa[4]
dataa[5] => ded_mult_ef81:ded_mult1.dataa[5]
dataa[6] => ded_mult_ef81:ded_mult1.dataa[6]
dataa[7] => ded_mult_ef81:ded_mult1.dataa[7]
dataa[8] => ded_mult_ef81:ded_mult1.dataa[8]
dataa[9] => ded_mult_ef81:ded_mult1.dataa[9]
dataa[10] => ded_mult_ef81:ded_mult1.dataa[10]
dataa[11] => ded_mult_ef81:ded_mult1.dataa[11]
dataa[12] => ded_mult_ef81:ded_mult1.dataa[12]
dataa[13] => ded_mult_ef81:ded_mult1.dataa[13]
datab[0] => ded_mult_ef81:ded_mult1.datab[0]
datab[1] => ded_mult_ef81:ded_mult1.datab[1]
datab[2] => ded_mult_ef81:ded_mult1.datab[2]
datab[3] => ded_mult_ef81:ded_mult1.datab[3]
datab[4] => ded_mult_ef81:ded_mult1.datab[4]
datab[5] => ded_mult_ef81:ded_mult1.datab[5]
datab[6] => ded_mult_ef81:ded_mult1.datab[6]
datab[7] => ded_mult_ef81:ded_mult1.datab[7]
datab[8] => ded_mult_ef81:ded_mult1.datab[8]
datab[9] => ded_mult_ef81:ded_mult1.datab[9]
datab[10] => ded_mult_ef81:ded_mult1.datab[10]
datab[11] => ded_mult_ef81:ded_mult1.datab[11]
datab[12] => ded_mult_ef81:ded_mult1.datab[12]
datab[13] => ded_mult_ef81:ded_mult1.datab[13]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_ef81:ded_mult1.ena[0]
ena0 => zaccum_92l:zaccum2.clken
overflow <= zaccum_92l:zaccum2.overflow
result[0] <= zaccum_92l:zaccum2.result[0]
result[1] <= zaccum_92l:zaccum2.result[1]
result[2] <= zaccum_92l:zaccum2.result[2]
result[3] <= zaccum_92l:zaccum2.result[3]
result[4] <= zaccum_92l:zaccum2.result[4]
result[5] <= zaccum_92l:zaccum2.result[5]
result[6] <= zaccum_92l:zaccum2.result[6]
result[7] <= zaccum_92l:zaccum2.result[7]
result[8] <= zaccum_92l:zaccum2.result[8]
result[9] <= zaccum_92l:zaccum2.result[9]
result[10] <= zaccum_92l:zaccum2.result[10]
result[11] <= zaccum_92l:zaccum2.result[11]
result[12] <= zaccum_92l:zaccum2.result[12]
result[13] <= zaccum_92l:zaccum2.result[13]
result[14] <= zaccum_92l:zaccum2.result[14]
result[15] <= zaccum_92l:zaccum2.result[15]
result[16] <= zaccum_92l:zaccum2.result[16]
result[17] <= zaccum_92l:zaccum2.result[17]
result[18] <= zaccum_92l:zaccum2.result[18]
result[19] <= zaccum_92l:zaccum2.result[19]
result[20] <= zaccum_92l:zaccum2.result[20]
result[21] <= zaccum_92l:zaccum2.result[21]
result[22] <= zaccum_92l:zaccum2.result[22]
result[23] <= zaccum_92l:zaccum2.result[23]
result[24] <= zaccum_92l:zaccum2.result[24]
result[25] <= zaccum_92l:zaccum2.result[25]
result[26] <= zaccum_92l:zaccum2.result[26]
result[27] <= zaccum_92l:zaccum2.result[27]
result[28] <= zaccum_92l:zaccum2.result[28]
result[29] <= zaccum_92l:zaccum2.result[29]
result[30] <= zaccum_92l:zaccum2.result[30]
result[31] <= zaccum_92l:zaccum2.result[31]


|ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1
aclr[0] => mac_mult3.ACLR
aclr[0] => mac_out4.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_e3c:pre_result.q[0]
result[1] <= dffpipe_e3c:pre_result.q[1]
result[2] <= dffpipe_e3c:pre_result.q[2]
result[3] <= dffpipe_e3c:pre_result.q[3]
result[4] <= dffpipe_e3c:pre_result.q[4]
result[5] <= dffpipe_e3c:pre_result.q[5]
result[6] <= dffpipe_e3c:pre_result.q[6]
result[7] <= dffpipe_e3c:pre_result.q[7]
result[8] <= dffpipe_e3c:pre_result.q[8]
result[9] <= dffpipe_e3c:pre_result.q[9]
result[10] <= dffpipe_e3c:pre_result.q[10]
result[11] <= dffpipe_e3c:pre_result.q[11]
result[12] <= dffpipe_e3c:pre_result.q[12]
result[13] <= dffpipe_e3c:pre_result.q[13]
result[14] <= dffpipe_e3c:pre_result.q[14]
result[15] <= dffpipe_e3c:pre_result.q[15]
result[16] <= dffpipe_e3c:pre_result.q[16]
result[17] <= dffpipe_e3c:pre_result.q[17]
result[18] <= dffpipe_e3c:pre_result.q[18]
result[19] <= dffpipe_e3c:pre_result.q[19]
result[20] <= dffpipe_e3c:pre_result.q[20]
result[21] <= dffpipe_e3c:pre_result.q[21]
result[22] <= dffpipe_e3c:pre_result.q[22]
result[23] <= dffpipe_e3c:pre_result.q[23]
result[24] <= dffpipe_e3c:pre_result.q[24]
result[25] <= dffpipe_e3c:pre_result.q[25]
result[26] <= dffpipe_e3c:pre_result.q[26]
result[27] <= dffpipe_e3c:pre_result.q[27]


|ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|dffpipe_e3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2
aclr => accum_bcl:accum.aclr
clken => accum_bcl:accum.clken
clock => accum_bcl:accum.clock
data[0] => accum_bcl:accum.data[0]
data[1] => accum_bcl:accum.data[1]
data[2] => accum_bcl:accum.data[2]
data[3] => accum_bcl:accum.data[3]
data[4] => accum_bcl:accum.data[4]
data[5] => accum_bcl:accum.data[5]
data[6] => accum_bcl:accum.data[6]
data[7] => accum_bcl:accum.data[7]
data[8] => accum_bcl:accum.data[8]
data[9] => accum_bcl:accum.data[9]
data[10] => accum_bcl:accum.data[10]
data[11] => accum_bcl:accum.data[11]
data[12] => accum_bcl:accum.data[12]
data[13] => accum_bcl:accum.data[13]
data[14] => accum_bcl:accum.data[14]
data[15] => accum_bcl:accum.data[15]
data[16] => accum_bcl:accum.data[16]
data[17] => accum_bcl:accum.data[17]
data[18] => accum_bcl:accum.data[18]
data[19] => accum_bcl:accum.data[19]
data[20] => accum_bcl:accum.data[20]
data[21] => accum_bcl:accum.data[21]
data[22] => accum_bcl:accum.data[22]
data[23] => accum_bcl:accum.data[23]
data[24] => accum_bcl:accum.data[24]
data[25] => accum_bcl:accum.data[25]
data[26] => accum_bcl:accum.data[26]
data[27] => accum_bcl:accum.data[27]
overflow <= accum_bcl:accum.overflow
result[0] <= accum_bcl:accum.result[0]
result[1] <= accum_bcl:accum.result[1]
result[2] <= accum_bcl:accum.result[2]
result[3] <= accum_bcl:accum.result[3]
result[4] <= accum_bcl:accum.result[4]
result[5] <= accum_bcl:accum.result[5]
result[6] <= accum_bcl:accum.result[6]
result[7] <= accum_bcl:accum.result[7]
result[8] <= accum_bcl:accum.result[8]
result[9] <= accum_bcl:accum.result[9]
result[10] <= accum_bcl:accum.result[10]
result[11] <= accum_bcl:accum.result[11]
result[12] <= accum_bcl:accum.result[12]
result[13] <= accum_bcl:accum.result[13]
result[14] <= accum_bcl:accum.result[14]
result[15] <= accum_bcl:accum.result[15]
result[16] <= accum_bcl:accum.result[16]
result[17] <= accum_bcl:accum.result[17]
result[18] <= accum_bcl:accum.result[18]
result[19] <= accum_bcl:accum.result[19]
result[20] <= accum_bcl:accum.result[20]
result[21] <= accum_bcl:accum.result[21]
result[22] <= accum_bcl:accum.result[22]
result[23] <= accum_bcl:accum.result[23]
result[24] <= accum_bcl:accum.result[24]
result[25] <= accum_bcl:accum.result[25]
result[26] <= accum_bcl:accum.result[26]
result[27] <= accum_bcl:accum.result[27]
result[28] <= accum_bcl:accum.result[28]
result[29] <= accum_bcl:accum.result[29]
result[30] <= accum_bcl:accum.result[30]
result[31] <= accum_bcl:accum.result[31]


|ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum
aclr => acc_ffa[31].IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clken => dffe5.ENA
clken => dffe6.ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
clock => dffe5.CLK
clock => dffe6.CLK
data[0] => acc_cella[0].DATAB
data[1] => acc_cella[1].DATAB
data[2] => acc_cella[2].DATAB
data[3] => acc_cella[3].DATAB
data[4] => acc_cella[4].DATAB
data[5] => acc_cella[5].DATAB
data[6] => acc_cella[6].DATAB
data[7] => acc_cella[7].DATAB
data[8] => acc_cella[8].DATAB
data[9] => acc_cella[9].DATAB
data[10] => acc_cella[10].DATAB
data[11] => acc_cella[11].DATAB
data[12] => acc_cella[12].DATAB
data[13] => acc_cella[13].DATAB
data[14] => acc_cella[14].DATAB
data[15] => acc_cella[15].DATAB
data[16] => acc_cella[16].DATAB
data[17] => acc_cella[17].DATAB
data[18] => acc_cella[18].DATAB
data[19] => acc_cella[19].DATAB
data[20] => acc_cella[20].DATAB
data[21] => acc_cella[21].DATAB
data[22] => acc_cella[22].DATAB
data[23] => acc_cella[23].DATAB
data[24] => acc_cella[24].DATAB
data[25] => acc_cella[25].DATAB
data[26] => acc_cella[26].DATAB
data[27] => _.IN0
data[27] => acc_cella[31].DATAB
data[27] => acc_cella[30].DATAB
data[27] => acc_cella[29].DATAB
data[27] => acc_cella[28].DATAB
data[27] => acc_cella[27].DATAB
overflow <= tmp_sign_overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1
CLK => Cnt1[0].CLK
CLK => Cnt1[1].CLK
CLK => Cnt1[2].CLK
CLK => Cnt1[3].CLK
CLK => Cnt1[4].CLK
CLK => Cnt1[5].CLK
CLK => Cnt1[6].CLK
CLK => Cnt1[7].CLK
CLK => Cnt[0].CLK
CLK => Cnt[1].CLK
CLK => Cnt[2].CLK
CLK => Cnt[3].CLK
CLK => Cnt[4].CLK
CLK => Cnt[5].CLK
CLK => Cnt[6].CLK
CLK => Cnt[7].CLK
CLK => Cnt[8].CLK
CLK => Cnt[9].CLK
CLK => Cnt[10].CLK
CLK => ClkMultEn~reg0.CLK
CLK => Aclr~reg0.CLK
CLK => DemodRdy~reg0.CLK
CLK => OverFlow~reg0.CLK
CLK => DataOut[0]~reg0.CLK
CLK => DataOut[1]~reg0.CLK
CLK => DataOut[2]~reg0.CLK
CLK => DataOut[3]~reg0.CLK
CLK => DataOut[4]~reg0.CLK
CLK => DataOut[5]~reg0.CLK
CLK => DataOut[6]~reg0.CLK
CLK => DataOut[7]~reg0.CLK
CLK => DataOut[8]~reg0.CLK
CLK => DataOut[9]~reg0.CLK
CLK => DataOut[10]~reg0.CLK
CLK => DataOut[11]~reg0.CLK
CLK => DataOut[12]~reg0.CLK
CLK => DataOut[13]~reg0.CLK
CLK => Stat~4.DATAIN
RST => Cnt1[0].ACLR
RST => Cnt1[1].ACLR
RST => Cnt1[2].ACLR
RST => Cnt1[3].ACLR
RST => Cnt1[4].ACLR
RST => Cnt1[5].ACLR
RST => Cnt1[6].ACLR
RST => Cnt1[7].ACLR
RST => Cnt[0].ACLR
RST => Cnt[1].ACLR
RST => Cnt[2].ACLR
RST => Cnt[3].ACLR
RST => Cnt[4].ACLR
RST => Cnt[5].ACLR
RST => Cnt[6].ACLR
RST => Cnt[7].ACLR
RST => Cnt[8].ACLR
RST => Cnt[9].ACLR
RST => Cnt[10].ACLR
RST => ClkMultEn~reg0.ACLR
RST => Aclr~reg0.PRESET
RST => DemodRdy~reg0.ACLR
RST => OverFlow~reg0.ACLR
RST => DataOut[0]~reg0.ACLR
RST => DataOut[1]~reg0.ACLR
RST => DataOut[2]~reg0.ACLR
RST => DataOut[3]~reg0.ACLR
RST => DataOut[4]~reg0.ACLR
RST => DataOut[5]~reg0.ACLR
RST => DataOut[6]~reg0.ACLR
RST => DataOut[7]~reg0.ACLR
RST => DataOut[8]~reg0.ACLR
RST => DataOut[9]~reg0.ACLR
RST => DataOut[10]~reg0.ACLR
RST => DataOut[11]~reg0.ACLR
RST => DataOut[12]~reg0.ACLR
RST => DataOut[13]~reg0.ACLR
RST => DemodEn.ACLR
RST => Stat~6.DATAIN
Sync => DemodEn.CLK
periodCnt[0] => Equal0.IN7
periodCnt[0] => Equal1.IN0
periodCnt[1] => Equal0.IN1
periodCnt[1] => Equal1.IN31
periodCnt[2] => Equal0.IN0
periodCnt[2] => Equal1.IN30
periodCnt[3] => Equal0.IN6
periodCnt[3] => Equal1.IN29
periodCnt[4] => Equal0.IN5
periodCnt[4] => Equal1.IN28
periodCnt[5] => Equal0.IN4
periodCnt[5] => Equal1.IN27
periodCnt[6] => Equal0.IN3
periodCnt[6] => Equal1.IN26
periodCnt[7] => Equal0.IN2
periodCnt[7] => Equal1.IN25
ChEn => DemodEn.DATAB
SamplePNum[0] => ~NO_FANOUT~
SamplePNum[1] => ~NO_FANOUT~
SamplePNum[2] => ~NO_FANOUT~
SamplePNum[3] => ~NO_FANOUT~
SamplePNum[4] => ~NO_FANOUT~
SamplePNum[5] => ~NO_FANOUT~
SamplePNum[6] => ~NO_FANOUT~
SamplePNum[7] => ~NO_FANOUT~
SamplePNum[8] => ~NO_FANOUT~
SamplePNum[9] => ~NO_FANOUT~
SamplePNum[10] => ~NO_FANOUT~
SamplePNum[11] => ~NO_FANOUT~
SamplePNum[12] => ~NO_FANOUT~
SamplePNum[13] => ~NO_FANOUT~
SamplePNum[14] => ~NO_FANOUT~
SamplePNum[15] => ~NO_FANOUT~
OTR => OverFlow.DATAA
DataIn[0] => DataOut.DATAA
DataIn[1] => DataOut.DATAA
DataIn[2] => DataOut.DATAA
DataIn[3] => DataOut.DATAA
DataIn[4] => DataOut.DATAA
DataIn[5] => DataOut.DATAA
DataIn[6] => DataOut.DATAA
DataIn[7] => DataOut.DATAA
DataIn[8] => DataOut.DATAA
DataIn[9] => DataOut.DATAA
DataIn[10] => DataOut.DATAA
DataIn[11] => DataOut.DATAA
DataIn[12] => DataOut.DATAA
DataIn[13] => DataOut.DATAA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OverFlow <= OverFlow~reg0.DB_MAX_OUTPUT_PORT_TYPE
DemodRdy <= DemodRdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
Aclr <= Aclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkMultEn <= ClkMultEn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
ena0 => ena0.IN1
overflow <= altmult_accum:altmult_accum_component.overflow
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => mult_accum_ojp2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub => ~NO_FANOUT~
clock0 => mult_accum_ojp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_ojp2:auto_generated.dataa[0]
dataa[1] => mult_accum_ojp2:auto_generated.dataa[1]
dataa[2] => mult_accum_ojp2:auto_generated.dataa[2]
dataa[3] => mult_accum_ojp2:auto_generated.dataa[3]
dataa[4] => mult_accum_ojp2:auto_generated.dataa[4]
dataa[5] => mult_accum_ojp2:auto_generated.dataa[5]
dataa[6] => mult_accum_ojp2:auto_generated.dataa[6]
dataa[7] => mult_accum_ojp2:auto_generated.dataa[7]
dataa[8] => mult_accum_ojp2:auto_generated.dataa[8]
dataa[9] => mult_accum_ojp2:auto_generated.dataa[9]
dataa[10] => mult_accum_ojp2:auto_generated.dataa[10]
dataa[11] => mult_accum_ojp2:auto_generated.dataa[11]
dataa[12] => mult_accum_ojp2:auto_generated.dataa[12]
dataa[13] => mult_accum_ojp2:auto_generated.dataa[13]
datab[0] => mult_accum_ojp2:auto_generated.datab[0]
datab[1] => mult_accum_ojp2:auto_generated.datab[1]
datab[2] => mult_accum_ojp2:auto_generated.datab[2]
datab[3] => mult_accum_ojp2:auto_generated.datab[3]
datab[4] => mult_accum_ojp2:auto_generated.datab[4]
datab[5] => mult_accum_ojp2:auto_generated.datab[5]
datab[6] => mult_accum_ojp2:auto_generated.datab[6]
datab[7] => mult_accum_ojp2:auto_generated.datab[7]
datab[8] => mult_accum_ojp2:auto_generated.datab[8]
datab[9] => mult_accum_ojp2:auto_generated.datab[9]
datab[10] => mult_accum_ojp2:auto_generated.datab[10]
datab[11] => mult_accum_ojp2:auto_generated.datab[11]
datab[12] => mult_accum_ojp2:auto_generated.datab[12]
datab[13] => mult_accum_ojp2:auto_generated.datab[13]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_ojp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= mult_accum_ojp2:auto_generated.overflow
result[0] <= mult_accum_ojp2:auto_generated.result[0]
result[1] <= mult_accum_ojp2:auto_generated.result[1]
result[2] <= mult_accum_ojp2:auto_generated.result[2]
result[3] <= mult_accum_ojp2:auto_generated.result[3]
result[4] <= mult_accum_ojp2:auto_generated.result[4]
result[5] <= mult_accum_ojp2:auto_generated.result[5]
result[6] <= mult_accum_ojp2:auto_generated.result[6]
result[7] <= mult_accum_ojp2:auto_generated.result[7]
result[8] <= mult_accum_ojp2:auto_generated.result[8]
result[9] <= mult_accum_ojp2:auto_generated.result[9]
result[10] <= mult_accum_ojp2:auto_generated.result[10]
result[11] <= mult_accum_ojp2:auto_generated.result[11]
result[12] <= mult_accum_ojp2:auto_generated.result[12]
result[13] <= mult_accum_ojp2:auto_generated.result[13]
result[14] <= mult_accum_ojp2:auto_generated.result[14]
result[15] <= mult_accum_ojp2:auto_generated.result[15]
result[16] <= mult_accum_ojp2:auto_generated.result[16]
result[17] <= mult_accum_ojp2:auto_generated.result[17]
result[18] <= mult_accum_ojp2:auto_generated.result[18]
result[19] <= mult_accum_ojp2:auto_generated.result[19]
result[20] <= mult_accum_ojp2:auto_generated.result[20]
result[21] <= mult_accum_ojp2:auto_generated.result[21]
result[22] <= mult_accum_ojp2:auto_generated.result[22]
result[23] <= mult_accum_ojp2:auto_generated.result[23]
result[24] <= mult_accum_ojp2:auto_generated.result[24]
result[25] <= mult_accum_ojp2:auto_generated.result[25]
result[26] <= mult_accum_ojp2:auto_generated.result[26]
result[27] <= mult_accum_ojp2:auto_generated.result[27]
result[28] <= mult_accum_ojp2:auto_generated.result[28]
result[29] <= mult_accum_ojp2:auto_generated.result[29]
result[30] <= mult_accum_ojp2:auto_generated.result[30]
result[31] <= mult_accum_ojp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated
aclr0 => ded_mult_ef81:ded_mult1.aclr[0]
aclr0 => zaccum_92l:zaccum2.aclr
clock0 => ded_mult_ef81:ded_mult1.clock[0]
clock0 => zaccum_92l:zaccum2.clock
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_ef81:ded_mult1.dataa[0]
dataa[1] => ded_mult_ef81:ded_mult1.dataa[1]
dataa[2] => ded_mult_ef81:ded_mult1.dataa[2]
dataa[3] => ded_mult_ef81:ded_mult1.dataa[3]
dataa[4] => ded_mult_ef81:ded_mult1.dataa[4]
dataa[5] => ded_mult_ef81:ded_mult1.dataa[5]
dataa[6] => ded_mult_ef81:ded_mult1.dataa[6]
dataa[7] => ded_mult_ef81:ded_mult1.dataa[7]
dataa[8] => ded_mult_ef81:ded_mult1.dataa[8]
dataa[9] => ded_mult_ef81:ded_mult1.dataa[9]
dataa[10] => ded_mult_ef81:ded_mult1.dataa[10]
dataa[11] => ded_mult_ef81:ded_mult1.dataa[11]
dataa[12] => ded_mult_ef81:ded_mult1.dataa[12]
dataa[13] => ded_mult_ef81:ded_mult1.dataa[13]
datab[0] => ded_mult_ef81:ded_mult1.datab[0]
datab[1] => ded_mult_ef81:ded_mult1.datab[1]
datab[2] => ded_mult_ef81:ded_mult1.datab[2]
datab[3] => ded_mult_ef81:ded_mult1.datab[3]
datab[4] => ded_mult_ef81:ded_mult1.datab[4]
datab[5] => ded_mult_ef81:ded_mult1.datab[5]
datab[6] => ded_mult_ef81:ded_mult1.datab[6]
datab[7] => ded_mult_ef81:ded_mult1.datab[7]
datab[8] => ded_mult_ef81:ded_mult1.datab[8]
datab[9] => ded_mult_ef81:ded_mult1.datab[9]
datab[10] => ded_mult_ef81:ded_mult1.datab[10]
datab[11] => ded_mult_ef81:ded_mult1.datab[11]
datab[12] => ded_mult_ef81:ded_mult1.datab[12]
datab[13] => ded_mult_ef81:ded_mult1.datab[13]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_ef81:ded_mult1.ena[0]
ena0 => zaccum_92l:zaccum2.clken
overflow <= zaccum_92l:zaccum2.overflow
result[0] <= zaccum_92l:zaccum2.result[0]
result[1] <= zaccum_92l:zaccum2.result[1]
result[2] <= zaccum_92l:zaccum2.result[2]
result[3] <= zaccum_92l:zaccum2.result[3]
result[4] <= zaccum_92l:zaccum2.result[4]
result[5] <= zaccum_92l:zaccum2.result[5]
result[6] <= zaccum_92l:zaccum2.result[6]
result[7] <= zaccum_92l:zaccum2.result[7]
result[8] <= zaccum_92l:zaccum2.result[8]
result[9] <= zaccum_92l:zaccum2.result[9]
result[10] <= zaccum_92l:zaccum2.result[10]
result[11] <= zaccum_92l:zaccum2.result[11]
result[12] <= zaccum_92l:zaccum2.result[12]
result[13] <= zaccum_92l:zaccum2.result[13]
result[14] <= zaccum_92l:zaccum2.result[14]
result[15] <= zaccum_92l:zaccum2.result[15]
result[16] <= zaccum_92l:zaccum2.result[16]
result[17] <= zaccum_92l:zaccum2.result[17]
result[18] <= zaccum_92l:zaccum2.result[18]
result[19] <= zaccum_92l:zaccum2.result[19]
result[20] <= zaccum_92l:zaccum2.result[20]
result[21] <= zaccum_92l:zaccum2.result[21]
result[22] <= zaccum_92l:zaccum2.result[22]
result[23] <= zaccum_92l:zaccum2.result[23]
result[24] <= zaccum_92l:zaccum2.result[24]
result[25] <= zaccum_92l:zaccum2.result[25]
result[26] <= zaccum_92l:zaccum2.result[26]
result[27] <= zaccum_92l:zaccum2.result[27]
result[28] <= zaccum_92l:zaccum2.result[28]
result[29] <= zaccum_92l:zaccum2.result[29]
result[30] <= zaccum_92l:zaccum2.result[30]
result[31] <= zaccum_92l:zaccum2.result[31]


|ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1
aclr[0] => mac_mult3.ACLR
aclr[0] => mac_out4.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_e3c:pre_result.q[0]
result[1] <= dffpipe_e3c:pre_result.q[1]
result[2] <= dffpipe_e3c:pre_result.q[2]
result[3] <= dffpipe_e3c:pre_result.q[3]
result[4] <= dffpipe_e3c:pre_result.q[4]
result[5] <= dffpipe_e3c:pre_result.q[5]
result[6] <= dffpipe_e3c:pre_result.q[6]
result[7] <= dffpipe_e3c:pre_result.q[7]
result[8] <= dffpipe_e3c:pre_result.q[8]
result[9] <= dffpipe_e3c:pre_result.q[9]
result[10] <= dffpipe_e3c:pre_result.q[10]
result[11] <= dffpipe_e3c:pre_result.q[11]
result[12] <= dffpipe_e3c:pre_result.q[12]
result[13] <= dffpipe_e3c:pre_result.q[13]
result[14] <= dffpipe_e3c:pre_result.q[14]
result[15] <= dffpipe_e3c:pre_result.q[15]
result[16] <= dffpipe_e3c:pre_result.q[16]
result[17] <= dffpipe_e3c:pre_result.q[17]
result[18] <= dffpipe_e3c:pre_result.q[18]
result[19] <= dffpipe_e3c:pre_result.q[19]
result[20] <= dffpipe_e3c:pre_result.q[20]
result[21] <= dffpipe_e3c:pre_result.q[21]
result[22] <= dffpipe_e3c:pre_result.q[22]
result[23] <= dffpipe_e3c:pre_result.q[23]
result[24] <= dffpipe_e3c:pre_result.q[24]
result[25] <= dffpipe_e3c:pre_result.q[25]
result[26] <= dffpipe_e3c:pre_result.q[26]
result[27] <= dffpipe_e3c:pre_result.q[27]


|ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|dffpipe_e3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE


|ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2
aclr => accum_bcl:accum.aclr
clken => accum_bcl:accum.clken
clock => accum_bcl:accum.clock
data[0] => accum_bcl:accum.data[0]
data[1] => accum_bcl:accum.data[1]
data[2] => accum_bcl:accum.data[2]
data[3] => accum_bcl:accum.data[3]
data[4] => accum_bcl:accum.data[4]
data[5] => accum_bcl:accum.data[5]
data[6] => accum_bcl:accum.data[6]
data[7] => accum_bcl:accum.data[7]
data[8] => accum_bcl:accum.data[8]
data[9] => accum_bcl:accum.data[9]
data[10] => accum_bcl:accum.data[10]
data[11] => accum_bcl:accum.data[11]
data[12] => accum_bcl:accum.data[12]
data[13] => accum_bcl:accum.data[13]
data[14] => accum_bcl:accum.data[14]
data[15] => accum_bcl:accum.data[15]
data[16] => accum_bcl:accum.data[16]
data[17] => accum_bcl:accum.data[17]
data[18] => accum_bcl:accum.data[18]
data[19] => accum_bcl:accum.data[19]
data[20] => accum_bcl:accum.data[20]
data[21] => accum_bcl:accum.data[21]
data[22] => accum_bcl:accum.data[22]
data[23] => accum_bcl:accum.data[23]
data[24] => accum_bcl:accum.data[24]
data[25] => accum_bcl:accum.data[25]
data[26] => accum_bcl:accum.data[26]
data[27] => accum_bcl:accum.data[27]
overflow <= accum_bcl:accum.overflow
result[0] <= accum_bcl:accum.result[0]
result[1] <= accum_bcl:accum.result[1]
result[2] <= accum_bcl:accum.result[2]
result[3] <= accum_bcl:accum.result[3]
result[4] <= accum_bcl:accum.result[4]
result[5] <= accum_bcl:accum.result[5]
result[6] <= accum_bcl:accum.result[6]
result[7] <= accum_bcl:accum.result[7]
result[8] <= accum_bcl:accum.result[8]
result[9] <= accum_bcl:accum.result[9]
result[10] <= accum_bcl:accum.result[10]
result[11] <= accum_bcl:accum.result[11]
result[12] <= accum_bcl:accum.result[12]
result[13] <= accum_bcl:accum.result[13]
result[14] <= accum_bcl:accum.result[14]
result[15] <= accum_bcl:accum.result[15]
result[16] <= accum_bcl:accum.result[16]
result[17] <= accum_bcl:accum.result[17]
result[18] <= accum_bcl:accum.result[18]
result[19] <= accum_bcl:accum.result[19]
result[20] <= accum_bcl:accum.result[20]
result[21] <= accum_bcl:accum.result[21]
result[22] <= accum_bcl:accum.result[22]
result[23] <= accum_bcl:accum.result[23]
result[24] <= accum_bcl:accum.result[24]
result[25] <= accum_bcl:accum.result[25]
result[26] <= accum_bcl:accum.result[26]
result[27] <= accum_bcl:accum.result[27]
result[28] <= accum_bcl:accum.result[28]
result[29] <= accum_bcl:accum.result[29]
result[30] <= accum_bcl:accum.result[30]
result[31] <= accum_bcl:accum.result[31]


|ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum
aclr => acc_ffa[31].IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clken => dffe5.ENA
clken => dffe6.ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
clock => dffe5.CLK
clock => dffe6.CLK
data[0] => acc_cella[0].DATAB
data[1] => acc_cella[1].DATAB
data[2] => acc_cella[2].DATAB
data[3] => acc_cella[3].DATAB
data[4] => acc_cella[4].DATAB
data[5] => acc_cella[5].DATAB
data[6] => acc_cella[6].DATAB
data[7] => acc_cella[7].DATAB
data[8] => acc_cella[8].DATAB
data[9] => acc_cella[9].DATAB
data[10] => acc_cella[10].DATAB
data[11] => acc_cella[11].DATAB
data[12] => acc_cella[12].DATAB
data[13] => acc_cella[13].DATAB
data[14] => acc_cella[14].DATAB
data[15] => acc_cella[15].DATAB
data[16] => acc_cella[16].DATAB
data[17] => acc_cella[17].DATAB
data[18] => acc_cella[18].DATAB
data[19] => acc_cella[19].DATAB
data[20] => acc_cella[20].DATAB
data[21] => acc_cella[21].DATAB
data[22] => acc_cella[22].DATAB
data[23] => acc_cella[23].DATAB
data[24] => acc_cella[24].DATAB
data[25] => acc_cella[25].DATAB
data[26] => acc_cella[26].DATAB
data[27] => _.IN0
data[27] => acc_cella[31].DATAB
data[27] => acc_cella[30].DATAB
data[27] => acc_cella[29].DATAB
data[27] => acc_cella[28].DATAB
data[27] => acc_cella[27].DATAB
overflow <= tmp_sign_overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE


