|src
MASTER_CLOCK => CPU:cpunit.master_clock
MASTER_CLOCK => memory:mem.clock
MASTER_RESET => CPU:cpunit.reset
MASTER_RESET => memory:mem.reset
MASTER_START => CPU:cpunit.start


|src|CPU:cpunit
master_clock => control_unit:cu.Master_clock
master_clock => data_path:dp.clock
start => control_unit:cu.start
reset => control_unit:cu.reset
reset => data_path:dp.reset
done => control_unit:cu.done
md_read => data_path:dp.md_read
md_write => data_path:dp.md_write
r <= control_unit:cu.r
w <= control_unit:cu.w
ma[0] <= data_path:dp.ma[0]
ma[1] <= data_path:dp.ma[1]
ma[2] <= data_path:dp.ma[2]
ma[3] <= data_path:dp.ma[3]
ma[4] <= data_path:dp.ma[4]
ma[5] <= data_path:dp.ma[5]
ma[6] <= data_path:dp.ma[6]
ma[7] <= data_path:dp.ma[7]
ma[8] <= data_path:dp.ma[8]
ma[9] <= data_path:dp.ma[9]
ma[10] <= data_path:dp.ma[10]
ma[11] <= data_path:dp.ma[11]
ma[12] <= data_path:dp.ma[12]
ma[13] <= data_path:dp.ma[13]
ma[14] <= data_path:dp.ma[14]
ma[15] <= data_path:dp.ma[15]
ma[16] <= data_path:dp.ma[16]
ma[17] <= data_path:dp.ma[17]
ma[18] <= data_path:dp.ma[18]
ma[19] <= data_path:dp.ma[19]
ma[20] <= data_path:dp.ma[20]
ma[21] <= data_path:dp.ma[21]
ma[22] <= data_path:dp.ma[22]
ma[23] <= data_path:dp.ma[23]
ma[24] <= data_path:dp.ma[24]
ma[25] <= data_path:dp.ma[25]
ma[26] <= data_path:dp.ma[26]
ma[27] <= data_path:dp.ma[27]
ma[28] <= data_path:dp.ma[28]
ma[29] <= data_path:dp.ma[29]
ma[30] <= data_path:dp.ma[30]
ma[31] <= data_path:dp.ma[31]
md[0] <> data_path:dp.md[0]
md[1] <> data_path:dp.md[1]
md[2] <> data_path:dp.md[2]
md[3] <> data_path:dp.md[3]
md[4] <> data_path:dp.md[4]
md[5] <> data_path:dp.md[5]
md[6] <> data_path:dp.md[6]
md[7] <> data_path:dp.md[7]
md[8] <> data_path:dp.md[8]
md[9] <> data_path:dp.md[9]
md[10] <> data_path:dp.md[10]
md[11] <> data_path:dp.md[11]
md[12] <> data_path:dp.md[12]
md[13] <> data_path:dp.md[13]
md[14] <> data_path:dp.md[14]
md[15] <> data_path:dp.md[15]
md[16] <> data_path:dp.md[16]
md[17] <> data_path:dp.md[17]
md[18] <> data_path:dp.md[18]
md[19] <> data_path:dp.md[19]
md[20] <> data_path:dp.md[20]
md[21] <> data_path:dp.md[21]
md[22] <> data_path:dp.md[22]
md[23] <> data_path:dp.md[23]
md[24] <> data_path:dp.md[24]
md[25] <> data_path:dp.md[25]
md[26] <> data_path:dp.md[26]
md[27] <> data_path:dp.md[27]
md[28] <> data_path:dp.md[28]
md[29] <> data_path:dp.md[29]
md[30] <> data_path:dp.md[30]
md[31] <> data_path:dp.md[31]


|src|CPU:cpunit|control_unit:cu
Master_clock => step_generator:st.clock
Master_clock => clocking_logic:clock_logic.clock
reset => clocking_logic:clock_logic.reset
start => clocking_logic:clock_logic.start
done => clocking_logic:clock_logic.done
con => Controlunitlogic:control.CON
Nzero => Controlunitlogic:control.Nzero
opcode[0] => op_code_decoder:de.input[0]
opcode[1] => op_code_decoder:de.input[1]
opcode[2] => op_code_decoder:de.input[2]
opcode[3] => op_code_decoder:de.input[3]
opcode[4] => op_code_decoder:de.input[4]
CONin <= Controlunitlogic:control.CONin
Rin <= Controlunitlogic:control.Rin
Rout <= Controlunitlogic:control.Rout
BAout <= Controlunitlogic:control.BAout
Gra <= Controlunitlogic:control.Gra
Grb <= Controlunitlogic:control.Grb
Grc <= Controlunitlogic:control.Grc
Dec <= Controlunitlogic:control.Dec
load <= Controlunitlogic:control.load
C1out <= Controlunitlogic:control.C1out
C2out <= Controlunitlogic:control.C2out
PCin <= Controlunitlogic:control.PCin
PCout <= Controlunitlogic:control.PCout
Ain <= Controlunitlogic:control.Ain
IRin <= Controlunitlogic:control.IRin
MDin <= Controlunitlogic:control.MDin
MDout <= Controlunitlogic:control.MDout
MAin <= Controlunitlogic:control.MAin
Cout <= Controlunitlogic:control.Cout
Cin <= Controlunitlogic:control.Cin
r <= clocking_logic:clock_logic.r
w <= clocking_logic:clock_logic.w
Add <= Controlunitlogic:control.Add
andOp <= Controlunitlogic:control.andOp
CB <= Controlunitlogic:control.CB
INC4 <= Controlunitlogic:control.INC4
NOTOP <= Controlunitlogic:control.NOTOP
OrOP <= Controlunitlogic:control.OrOP
Sub <= Controlunitlogic:control.Sub
SHC <= Controlunitlogic:control.SHC
SHL <= Controlunitlogic:control.SHL
SHR <= Controlunitlogic:control.SHR
SHRA <= Controlunitlogic:control.SHRA
NEG <= Controlunitlogic:control.NEG


|src|CPU:cpunit|control_unit:cu|step_generator:st
clock => counter_4bit_L:con.clk
enable => counter_4bit_L:con.en
end_inst => counter_4bit_L:con.reset
goto6 => counter_4bit_L:con.load
T0out <= Control_Step_Decoder:dec.T0out
T1out <= Control_Step_Decoder:dec.T1out
T2out <= Control_Step_Decoder:dec.T2out
T3out <= Control_Step_Decoder:dec.T3out
T4out <= Control_Step_Decoder:dec.T4out
T5out <= Control_Step_Decoder:dec.T5out
T6out <= Control_Step_Decoder:dec.T6out
T7out <= Control_Step_Decoder:dec.T7out


|src|CPU:cpunit|control_unit:cu|step_generator:st|counter_4bit_L:con
clk => count_i[0].CLK
clk => count_i[1].CLK
clk => count_i[2].CLK
clk => count_i[3].CLK
reset => count_i.OUTPUTSELECT
reset => count_i.OUTPUTSELECT
reset => count_i.OUTPUTSELECT
reset => count_i.OUTPUTSELECT
en => count_i.OUTPUTSELECT
en => count_i.OUTPUTSELECT
en => count_i.OUTPUTSELECT
en => count_i.OUTPUTSELECT
load => count_i.OUTPUTSELECT
load => count_i.OUTPUTSELECT
load => count_i.OUTPUTSELECT
load => count_i.OUTPUTSELECT
count_in[0] => count_i.DATAB
count_in[1] => count_i.DATAB
count_in[2] => count_i.DATAB
count_in[3] => count_i.DATAB
Count[0] <= count_i[0].DB_MAX_OUTPUT_PORT_TYPE
Count[1] <= count_i[1].DB_MAX_OUTPUT_PORT_TYPE
Count[2] <= count_i[2].DB_MAX_OUTPUT_PORT_TYPE
Count[3] <= count_i[3].DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|control_unit:cu|step_generator:st|Control_Step_Decoder:dec
input[0] => Mux0.IN10
input[0] => Mux1.IN10
input[0] => Mux2.IN10
input[0] => Mux3.IN10
input[0] => Mux4.IN10
input[0] => Mux5.IN10
input[0] => Mux6.IN10
input[0] => Mux7.IN10
input[1] => Mux0.IN9
input[1] => Mux1.IN9
input[1] => Mux2.IN9
input[1] => Mux3.IN9
input[1] => Mux4.IN9
input[1] => Mux5.IN9
input[1] => Mux6.IN9
input[1] => Mux7.IN9
input[2] => Mux0.IN8
input[2] => Mux1.IN8
input[2] => Mux2.IN8
input[2] => Mux3.IN8
input[2] => Mux4.IN8
input[2] => Mux5.IN8
input[2] => Mux6.IN8
input[2] => Mux7.IN8
input[3] => ~NO_FANOUT~
T0out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
T1out <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
T2out <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
T3out <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
T4out <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
T5out <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
T6out <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
T7out <= Mux7.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|control_unit:cu|clocking_logic:clock_logic
clock => JK_Flip_Flop:jk0.clock
clock => JK_Flip_Flop:jk1.clock
clock => JK_Flip_Flop:jk2.clock
clock => D_Flip_Flop:dff0.clock
start => JK_Flip_Flop:jk0.j
reset => JK_Flip_Flop:jk0.reset
reset => JK_Flip_Flop:jk1.reset
reset => JK_Flip_Flop:jk2.reset
reset => D_Flip_Flop:dff0.reset
stop => JK_Flip_Flop:jk0.k
cpu_wait => or_gate_2.IN1
done => D_Flip_Flop:dff0.d
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
read_m => JK_Flip_Flop:jk1.j
write_m => JK_Flip_Flop:jk2.j
r <= JK_Flip_Flop:jk1.q
w <= JK_Flip_Flop:jk2.q


|src|CPU:cpunit|control_unit:cu|clocking_logic:clock_logic|JK_Flip_Flop:jk0
clock => temp.CLK
clock => q~reg0.CLK
reset => temp.ACLR
reset => q~reg0.ACLR
j => process_0.IN0
j => process_0.IN0
j => process_0.IN0
k => process_0.IN1
k => process_0.IN1
k => process_0.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|control_unit:cu|clocking_logic:clock_logic|JK_Flip_Flop:jk1
clock => temp.CLK
clock => q~reg0.CLK
reset => temp.ACLR
reset => q~reg0.ACLR
j => process_0.IN0
j => process_0.IN0
j => process_0.IN0
k => process_0.IN1
k => process_0.IN1
k => process_0.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|control_unit:cu|clocking_logic:clock_logic|JK_Flip_Flop:jk2
clock => temp.CLK
clock => q~reg0.CLK
reset => temp.ACLR
reset => q~reg0.ACLR
j => process_0.IN0
j => process_0.IN0
j => process_0.IN0
k => process_0.IN1
k => process_0.IN1
k => process_0.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|control_unit:cu|clocking_logic:clock_logic|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|control_unit:cu|op_code_decoder:de
input[0] => Mux0.IN36
input[0] => Mux1.IN36
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[0] => Mux8.IN19
input[0] => Mux9.IN19
input[0] => Mux10.IN10
input[0] => Mux11.IN19
input[0] => Mux12.IN19
input[0] => Mux13.IN19
input[0] => Mux14.IN19
input[0] => Mux16.IN10
input[0] => Mux17.IN19
input[0] => Mux18.IN19
input[1] => Mux0.IN35
input[1] => Mux1.IN35
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[1] => Mux7.IN10
input[1] => Mux8.IN18
input[1] => Mux9.IN18
input[1] => Mux12.IN18
input[1] => Mux15.IN10
input[1] => Mux17.IN18
input[1] => Mux19.IN19
input[1] => Mux20.IN19
input[2] => Mux0.IN34
input[2] => Mux1.IN34
input[2] => Mux7.IN9
input[2] => Mux10.IN9
input[2] => Mux11.IN18
input[2] => Mux13.IN18
input[2] => Mux14.IN18
input[2] => Mux15.IN9
input[2] => Mux16.IN9
input[2] => Mux18.IN18
input[2] => Mux19.IN18
input[2] => Mux20.IN18
input[3] => Mux0.IN33
input[3] => Mux1.IN33
input[3] => Mux2.IN17
input[3] => Mux3.IN17
input[3] => Mux4.IN17
input[3] => Mux5.IN17
input[3] => Mux6.IN17
input[3] => Mux8.IN17
input[3] => Mux9.IN17
input[3] => Mux11.IN17
input[3] => Mux12.IN17
input[3] => Mux13.IN17
input[3] => Mux14.IN17
input[3] => Mux15.IN8
input[3] => Mux16.IN8
input[3] => Mux17.IN17
input[3] => Mux18.IN17
input[3] => Mux19.IN17
input[3] => Mux20.IN17
input[4] => Mux0.IN32
input[4] => Mux1.IN32
input[4] => Mux2.IN16
input[4] => Mux3.IN16
input[4] => Mux4.IN16
input[4] => Mux5.IN16
input[4] => Mux6.IN16
input[4] => Mux7.IN8
input[4] => Mux8.IN16
input[4] => Mux9.IN16
input[4] => Mux10.IN8
input[4] => Mux11.IN16
input[4] => Mux12.IN16
input[4] => Mux13.IN16
input[4] => Mux14.IN16
input[4] => Mux17.IN16
input[4] => Mux18.IN16
input[4] => Mux19.IN16
input[4] => Mux20.IN16
AddInst <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
AddiInst <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
SubInst <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
AndInst <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
AndiInst <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
OrInst <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
OriInst <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
notInst <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
negInst <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
SHRInst <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
SHRAInst <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
SHLInst <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
SHCInst <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
BrInst <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
BrlInst <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ldInst <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ldrInst <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
stInst <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
strInst <= <GND>
laInst <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
larInst <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
stopInst <= Mux20.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|control_unit:cu|Controlunitlogic:control
T0 => PCout.IN1
T0 => Cin.IN1
T0 => MAin.IN1
T0 => INC4.DATAIN
T1 => PCin.IN1
T1 => ReadD.IN1
T1 => Cout.IN1
T1 => waitSignal.IN1
T2 => MDout.IN1
T2 => IRin.DATAIN
T3 => NOTOP.IN0
T3 => NEG.IN0
T3 => CONin.IN0
T3 => Rin.IN0
T3 => Rout.IN1
T3 => BAout.IN1
T3 => Grb.IN1
T3 => Grc.IN1
T3 => load.IN1
T3 => PCout.IN1
T3 => Ain.IN1
T3 => Cin.IN1
T3 => stop.IN0
T4 => Add.IN1
T4 => Sub.IN0
T4 => andOp.IN1
T4 => OrOP.IN1
T4 => CONin.IN0
T4 => Rin.IN1
T4 => Rout.IN1
T4 => Grb.IN0
T4 => Grc.IN1
T4 => load.IN1
T4 => C1out.IN1
T4 => C2out.IN1
T4 => Cin.IN1
T4 => EndSignal.IN1
T5 => CB.IN1
T5 => Rin.IN1
T5 => Rout.IN1
T5 => PCin.IN0
T5 => Cout.IN1
T5 => MAin.IN1
T5 => EndSignal.IN1
T6 => SHR.IN0
T6 => Rout.IN1
T6 => Dec.IN1
T6 => Goto6.IN1
T6 => ReadD.IN1
T6 => Cout.IN0
T6 => waitSignal.IN0
T6 => waitSignal.IN0
T7 => Rin.IN1
T7 => MDout.IN1
T7 => WriteD.IN1
T7 => waitSignal.IN0
T7 => waitSignal.IN0
T7 => EndSignal.IN1
Nzero => Rout.IN1
Nzero => Cout.IN1
Nzero => SHR.IN1
Nzero => Dec.IN1
CON => PCin.IN1
CON => PCin.IN1
AddInst => Add.IN0
AddInst => Rout.IN0
AddiInst => Add.IN1
AddiInst => Rout.IN1
AddiInst => C2out.IN0
SubInst => Sub.IN1
SubInst => Rin.IN1
SubInst => Rout.IN1
SubInst => Grc.IN1
AndInst => andOp.IN0
AndInst => Rin.IN1
AndInst => Rout.IN1
AndiInst => andOp.IN1
AndiInst => Rin.IN1
AndiInst => Rout.IN1
AndiInst => C2out.IN1
OrInst => OrOP.IN0
OrInst => Rin.IN1
OrInst => Rout.IN1
OrInst => Grc.IN1
OriInst => OrOP.IN1
OriInst => Rin.IN1
OriInst => Rout.IN1
OriInst => C2out.IN1
notInst => NOTOP.IN1
notInst => Rin.IN0
notInst => Rout.IN1
negInst => NEG.IN1
negInst => Rin.IN1
negInst => Rout.IN1
SHRInst => SHR.IN1
SHRInst => CB.IN0
SHRInst => Rin.IN1
SHRInst => Rout.IN0
SHRInst => EndSignal.IN1
SHRAInst => SHRA.IN1
SHRAInst => CB.IN1
SHRAInst => Rin.IN1
SHRAInst => Rout.IN1
SHRAInst => EndSignal.IN1
SHLInst => SHL.IN1
SHLInst => CB.IN1
SHLInst => Rin.IN1
SHLInst => Rout.IN1
SHLInst => EndSignal.IN1
SHCInst => SHC.IN1
SHCInst => CB.IN1
SHCInst => Rin.IN1
SHCInst => Rout.IN1
SHCInst => EndSignal.IN1
BrInst => CONin.IN1
BrInst => Rout.IN1
BrInst => Rout.IN1
BrInst => Grb.IN1
BrInst => Grc.IN1
BrlInst => CONin.IN1
BrlInst => Rin.IN1
BrlInst => Rout.IN1
BrlInst => Rout.IN1
BrlInst => Grc.IN1
BrlInst => PCin.IN1
BrlInst => PCout.IN1
BrlInst => EndSignal.IN1
ldInst => Add.IN1
ldInst => Rin.IN0
ldInst => BAout.IN0
ldInst => Grb.IN1
ldInst => C2out.IN1
ldInst => Ain.IN1
ldInst => waitSignal.IN1
ldInst => EndSignal.IN1
ldrInst => Add.IN1
ldrInst => Rin.IN1
ldrInst => C1out.IN0
ldrInst => Ain.IN1
ldrInst => Cout.IN1
ldrInst => MAin.IN1
ldrInst => waitSignal.IN1
ldrInst => EndSignal.IN1
stInst => Add.IN1
stInst => Rout.IN0
stInst => BAout.IN1
stInst => Grb.IN1
stInst => C2out.IN1
stInst => Ain.IN1
stInst => Cout.IN1
stInst => waitSignal.IN1
strInst => Add.IN1
strInst => Rout.IN1
strInst => C1out.IN1
strInst => Ain.IN1
strInst => Cout.IN1
strInst => MAin.IN1
strInst => waitSignal.IN1
laInst => Add.IN1
laInst => Rin.IN1
laInst => BAout.IN1
laInst => Grb.IN1
laInst => C2out.IN1
laInst => Ain.IN1
laInst => Cout.IN1
laInst => EndSignal.IN1
larInst => Add.IN1
larInst => Rin.IN1
larInst => C1out.IN1
larInst => Ain.IN1
larInst => Cout.IN1
larInst => EndSignal.IN1
stopInst => stop.IN1
Add <= Add.DB_MAX_OUTPUT_PORT_TYPE
Sub <= Sub.DB_MAX_OUTPUT_PORT_TYPE
andOp <= andOp.DB_MAX_OUTPUT_PORT_TYPE
OrOP <= OrOP.DB_MAX_OUTPUT_PORT_TYPE
SHR <= SHR.DB_MAX_OUTPUT_PORT_TYPE
SHRA <= SHRA.DB_MAX_OUTPUT_PORT_TYPE
SHL <= SHL.DB_MAX_OUTPUT_PORT_TYPE
SHC <= SHC.DB_MAX_OUTPUT_PORT_TYPE
NOTOP <= NOTOP.DB_MAX_OUTPUT_PORT_TYPE
NEG <= NEG.DB_MAX_OUTPUT_PORT_TYPE
CB <= CB.DB_MAX_OUTPUT_PORT_TYPE
INC4 <= T0.DB_MAX_OUTPUT_PORT_TYPE
CONin <= CONin.DB_MAX_OUTPUT_PORT_TYPE
Rin <= Rin.DB_MAX_OUTPUT_PORT_TYPE
Rout <= Rout.DB_MAX_OUTPUT_PORT_TYPE
BAout <= BAout.DB_MAX_OUTPUT_PORT_TYPE
Gra <= Gra.DB_MAX_OUTPUT_PORT_TYPE
Grb <= Grb.DB_MAX_OUTPUT_PORT_TYPE
Grc <= Grc.DB_MAX_OUTPUT_PORT_TYPE
Dec <= Dec.DB_MAX_OUTPUT_PORT_TYPE
load <= load.DB_MAX_OUTPUT_PORT_TYPE
C1out <= C1out.DB_MAX_OUTPUT_PORT_TYPE
C2out <= C2out.DB_MAX_OUTPUT_PORT_TYPE
PCin <= PCin.DB_MAX_OUTPUT_PORT_TYPE
PCout <= PCout.DB_MAX_OUTPUT_PORT_TYPE
Ain <= Ain.DB_MAX_OUTPUT_PORT_TYPE
IRin <= T2.DB_MAX_OUTPUT_PORT_TYPE
MDin <= Rout.DB_MAX_OUTPUT_PORT_TYPE
MDout <= MDout.DB_MAX_OUTPUT_PORT_TYPE
MAin <= MAin.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE
EndSignal <= EndSignal.DB_MAX_OUTPUT_PORT_TYPE
waitSignal <= waitSignal.DB_MAX_OUTPUT_PORT_TYPE
Cin <= Cin.DB_MAX_OUTPUT_PORT_TYPE
ReadD <= ReadD.DB_MAX_OUTPUT_PORT_TYPE
WriteD <= WriteD.DB_MAX_OUTPUT_PORT_TYPE
Goto6 <= Goto6.DB_MAX_OUTPUT_PORT_TYPE
stop <= stop.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp
clock => register_file:RegFIleL.clock
clock => alu:ALUL.clock
clock => PC:PCL.clock
clock => condition:CONDL.clock
clock => instruction_register:IRL.clock
clock => memory_interface:MEML.clock
clock => shift_counter:shLable.clock
reset => register_file:RegFIleL.reset
reset => alu:ALUL.reset
reset => PC:PCL.reset
reset => condition:CONDL.reset
reset => instruction_register:IRL.reset
reset => memory_interface:MEML.reset
reset => shift_counter:shLable.reset
r_out => register_file:RegFIleL.r_out
r_in => register_file:RegFIleL.r_in
g_ra => register_file:RegFIleL.g_ra
g_rb => register_file:RegFIleL.g_rb
g_rc => register_file:RegFIleL.g_rc
ba_out => register_file:RegFIleL.ba_out
a_in => alu:ALUL.a_in
c_in => alu:ALUL.c_in
c_out => alu:ALUL.c_out
alu_code[0] => alu:ALUL.s_code[0]
alu_code[1] => alu:ALUL.s_code[1]
alu_code[2] => alu:ALUL.s_code[2]
alu_code[3] => alu:ALUL.s_code[3]
alu_code[4] => alu:ALUL.s_code[4]
alu_code[5] => alu:ALUL.s_code[5]
alu_code[6] => alu:ALUL.s_code[6]
alu_code[7] => alu:ALUL.s_code[7]
alu_code[8] => alu:ALUL.s_code[8]
alu_code[9] => alu:ALUL.s_code[9]
alu_code[10] => alu:ALUL.s_code[10]
alu_code[11] => alu:ALUL.s_code[11]
pc_out => PC:PCL.PCout
pc_in => PC:PCL.PCin
con <= condition:CONDL.con
con_in => condition:CONDL.con_in
c1_out => instruction_register:IRL.c1_out
c2_out => instruction_register:IRL.c2_out
ir_in => instruction_register:IRL.ir_in
opcode[0] <= instruction_register:IRL.opcode[0]
opcode[1] <= instruction_register:IRL.opcode[1]
opcode[2] <= instruction_register:IRL.opcode[2]
opcode[3] <= instruction_register:IRL.opcode[3]
opcode[4] <= instruction_register:IRL.opcode[4]
ma[0] <= memory_interface:MEML.ma[0]
ma[1] <= memory_interface:MEML.ma[1]
ma[2] <= memory_interface:MEML.ma[2]
ma[3] <= memory_interface:MEML.ma[3]
ma[4] <= memory_interface:MEML.ma[4]
ma[5] <= memory_interface:MEML.ma[5]
ma[6] <= memory_interface:MEML.ma[6]
ma[7] <= memory_interface:MEML.ma[7]
ma[8] <= memory_interface:MEML.ma[8]
ma[9] <= memory_interface:MEML.ma[9]
ma[10] <= memory_interface:MEML.ma[10]
ma[11] <= memory_interface:MEML.ma[11]
ma[12] <= memory_interface:MEML.ma[12]
ma[13] <= memory_interface:MEML.ma[13]
ma[14] <= memory_interface:MEML.ma[14]
ma[15] <= memory_interface:MEML.ma[15]
ma[16] <= memory_interface:MEML.ma[16]
ma[17] <= memory_interface:MEML.ma[17]
ma[18] <= memory_interface:MEML.ma[18]
ma[19] <= memory_interface:MEML.ma[19]
ma[20] <= memory_interface:MEML.ma[20]
ma[21] <= memory_interface:MEML.ma[21]
ma[22] <= memory_interface:MEML.ma[22]
ma[23] <= memory_interface:MEML.ma[23]
ma[24] <= memory_interface:MEML.ma[24]
ma[25] <= memory_interface:MEML.ma[25]
ma[26] <= memory_interface:MEML.ma[26]
ma[27] <= memory_interface:MEML.ma[27]
ma[28] <= memory_interface:MEML.ma[28]
ma[29] <= memory_interface:MEML.ma[29]
ma[30] <= memory_interface:MEML.ma[30]
ma[31] <= memory_interface:MEML.ma[31]
md[0] <> memory_interface:MEML.md[0]
md[1] <> memory_interface:MEML.md[1]
md[2] <> memory_interface:MEML.md[2]
md[3] <> memory_interface:MEML.md[3]
md[4] <> memory_interface:MEML.md[4]
md[5] <> memory_interface:MEML.md[5]
md[6] <> memory_interface:MEML.md[6]
md[7] <> memory_interface:MEML.md[7]
md[8] <> memory_interface:MEML.md[8]
md[9] <> memory_interface:MEML.md[9]
md[10] <> memory_interface:MEML.md[10]
md[11] <> memory_interface:MEML.md[11]
md[12] <> memory_interface:MEML.md[12]
md[13] <> memory_interface:MEML.md[13]
md[14] <> memory_interface:MEML.md[14]
md[15] <> memory_interface:MEML.md[15]
md[16] <> memory_interface:MEML.md[16]
md[17] <> memory_interface:MEML.md[17]
md[18] <> memory_interface:MEML.md[18]
md[19] <> memory_interface:MEML.md[19]
md[20] <> memory_interface:MEML.md[20]
md[21] <> memory_interface:MEML.md[21]
md[22] <> memory_interface:MEML.md[22]
md[23] <> memory_interface:MEML.md[23]
md[24] <> memory_interface:MEML.md[24]
md[25] <> memory_interface:MEML.md[25]
md[26] <> memory_interface:MEML.md[26]
md[27] <> memory_interface:MEML.md[27]
md[28] <> memory_interface:MEML.md[28]
md[29] <> memory_interface:MEML.md[29]
md[30] <> memory_interface:MEML.md[30]
md[31] <> memory_interface:MEML.md[31]
ma_in => memory_interface:MEML.ma_in
md_bus => memory_interface:MEML.md_bus
md_read => memory_interface:MEML.md_read
md_write => memory_interface:MEML.md_write
md_out => memory_interface:MEML.md_out
n_equ_zero <= shift_counter:shLable.n_equ_zero
n_decrement => shift_counter:shLable.n_decrement
load => shift_counter:shLable.n_in


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL
clock => D_Flip_Flop_load_32:R0.clock
clock => D_Flip_Flop_load_32:R1.clock
clock => D_Flip_Flop_load_32:R2.clock
clock => D_Flip_Flop_load_32:R3.clock
clock => D_Flip_Flop_load_32:R4.clock
clock => D_Flip_Flop_load_32:R5.clock
clock => D_Flip_Flop_load_32:R6.clock
clock => D_Flip_Flop_load_32:R7.clock
clock => D_Flip_Flop_load_32:R8.clock
clock => D_Flip_Flop_load_32:R9.clock
clock => D_Flip_Flop_load_32:R10.clock
clock => D_Flip_Flop_load_32:R11.clock
clock => D_Flip_Flop_load_32:R12.clock
clock => D_Flip_Flop_load_32:R13.clock
clock => D_Flip_Flop_load_32:R14.clock
clock => D_Flip_Flop_load_32:R15.clock
clock => D_Flip_Flop_load_32:R16.clock
clock => D_Flip_Flop_load_32:R17.clock
clock => D_Flip_Flop_load_32:R18.clock
clock => D_Flip_Flop_load_32:R19.clock
clock => D_Flip_Flop_load_32:R20.clock
clock => D_Flip_Flop_load_32:R21.clock
clock => D_Flip_Flop_load_32:R22.clock
clock => D_Flip_Flop_load_32:R23.clock
clock => D_Flip_Flop_load_32:R24.clock
clock => D_Flip_Flop_load_32:R25.clock
clock => D_Flip_Flop_load_32:R26.clock
clock => D_Flip_Flop_load_32:R27.clock
clock => D_Flip_Flop_load_32:R28.clock
clock => D_Flip_Flop_load_32:R29.clock
clock => D_Flip_Flop_load_32:R30.clock
clock => D_Flip_Flop_load_32:R31.clock
reset => D_Flip_Flop_load_32:R0.reset
reset => D_Flip_Flop_load_32:R1.reset
reset => D_Flip_Flop_load_32:R2.reset
reset => D_Flip_Flop_load_32:R3.reset
reset => D_Flip_Flop_load_32:R4.reset
reset => D_Flip_Flop_load_32:R5.reset
reset => D_Flip_Flop_load_32:R6.reset
reset => D_Flip_Flop_load_32:R7.reset
reset => D_Flip_Flop_load_32:R8.reset
reset => D_Flip_Flop_load_32:R9.reset
reset => D_Flip_Flop_load_32:R10.reset
reset => D_Flip_Flop_load_32:R11.reset
reset => D_Flip_Flop_load_32:R12.reset
reset => D_Flip_Flop_load_32:R13.reset
reset => D_Flip_Flop_load_32:R14.reset
reset => D_Flip_Flop_load_32:R15.reset
reset => D_Flip_Flop_load_32:R16.reset
reset => D_Flip_Flop_load_32:R17.reset
reset => D_Flip_Flop_load_32:R18.reset
reset => D_Flip_Flop_load_32:R19.reset
reset => D_Flip_Flop_load_32:R20.reset
reset => D_Flip_Flop_load_32:R21.reset
reset => D_Flip_Flop_load_32:R22.reset
reset => D_Flip_Flop_load_32:R23.reset
reset => D_Flip_Flop_load_32:R24.reset
reset => D_Flip_Flop_load_32:R25.reset
reset => D_Flip_Flop_load_32:R26.reset
reset => D_Flip_Flop_load_32:R27.reset
reset => D_Flip_Flop_load_32:R28.reset
reset => D_Flip_Flop_load_32:R29.reset
reset => D_Flip_Flop_load_32:R30.reset
reset => D_Flip_Flop_load_32:R31.reset
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[0] <> cpu_bus[0]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
ra[0] => ra_out[0].IN0
ra[1] => ~NO_FANOUT~
ra[2] => ~NO_FANOUT~
ra[3] => ~NO_FANOUT~
ra[4] => ~NO_FANOUT~
rb[0] => rb_out[0].IN0
rb[1] => ~NO_FANOUT~
rb[2] => ~NO_FANOUT~
rb[3] => ~NO_FANOUT~
rb[4] => ~NO_FANOUT~
rc[0] => rc_out[0].IN0
rc[1] => ~NO_FANOUT~
rc[2] => ~NO_FANOUT~
rc[3] => ~NO_FANOUT~
rc[4] => ~NO_FANOUT~
g_ra => ra_out[0].IN1
g_rb => rb_out[0].IN1
g_rc => rc_out[0].IN1
r_in => load[0].IN1
r_in => load[1].IN1
r_in => load[2].IN1
r_in => load[3].IN1
r_in => load[4].IN1
r_in => load[5].IN1
r_in => load[6].IN1
r_in => load[7].IN1
r_in => load[8].IN1
r_in => load[9].IN1
r_in => load[10].IN1
r_in => load[11].IN1
r_in => load[12].IN1
r_in => load[13].IN1
r_in => load[14].IN1
r_in => load[15].IN1
r_in => load[16].IN1
r_in => load[17].IN1
r_in => load[18].IN1
r_in => load[19].IN1
r_in => load[20].IN1
r_in => load[21].IN1
r_in => load[22].IN1
r_in => load[23].IN1
r_in => load[24].IN1
r_in => load[25].IN1
r_in => load[26].IN1
r_in => load[27].IN1
r_in => load[28].IN1
r_in => load[29].IN1
r_in => load[30].IN1
r_in => load[31].IN1
r_out => Rout_BAout_sig.IN0
ba_out => Rout_BAout_sig.IN1
ba_out => inbuffRo[0].IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|decoder_5to32:dec
input[0] => Ram0.RADDR
input[1] => Ram0.RADDR1
input[2] => Ram0.RADDR2
input[3] => Ram0.RADDR3
input[4] => Ram0.RADDR4
output[0] <= Ram0.DATAOUT
output[1] <= Ram0.DATAOUT1
output[2] <= Ram0.DATAOUT2
output[3] <= Ram0.DATAOUT3
output[4] <= Ram0.DATAOUT4
output[5] <= Ram0.DATAOUT5
output[6] <= Ram0.DATAOUT6
output[7] <= Ram0.DATAOUT7
output[8] <= Ram0.DATAOUT8
output[9] <= Ram0.DATAOUT9
output[10] <= Ram0.DATAOUT10
output[11] <= Ram0.DATAOUT11
output[12] <= Ram0.DATAOUT12
output[13] <= Ram0.DATAOUT13
output[14] <= Ram0.DATAOUT14
output[15] <= Ram0.DATAOUT15
output[16] <= Ram0.DATAOUT16
output[17] <= Ram0.DATAOUT17
output[18] <= Ram0.DATAOUT18
output[19] <= Ram0.DATAOUT19
output[20] <= Ram0.DATAOUT20
output[21] <= Ram0.DATAOUT21
output[22] <= Ram0.DATAOUT22
output[23] <= Ram0.DATAOUT23
output[24] <= Ram0.DATAOUT24
output[25] <= Ram0.DATAOUT25
output[26] <= Ram0.DATAOUT26
output[27] <= Ram0.DATAOUT27
output[28] <= Ram0.DATAOUT28
output[29] <= Ram0.DATAOUT29
output[30] <= Ram0.DATAOUT30
output[31] <= Ram0.DATAOUT31


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R1|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R2|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R3|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R4|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R5|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R6|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R7|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R8|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R9|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R10|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R11|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R12|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R13|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R14|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R15|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R16|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R17|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R18|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R19|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R20|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R21|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R22|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R23|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R24|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R25|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R26|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R27|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R28|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R29|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R30|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R31|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf1|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf2|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf3|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf4|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf5|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf6|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf7|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf8|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf9|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf10|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf11|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf12|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf13|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf14|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf15|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf16|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf17|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf18|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf19|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf20|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf21|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf22|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf23|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf24|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf25|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf26|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf27|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf28|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf29|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf30|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf31|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL
clock => A_register:regA.clock
clock => C_register:regC.clock
reset => A_register:regA.reset
reset => C_register:regC.reset
cpu_bus[0] <> cpu_bus[0]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[31] <> cpu_bus[31]
s_code[0] => adderALU:add.add
s_code[1] => logic_gate:a_b_AndOR.OP_and
s_code[2] => adderALU:add.pass
s_code[3] => adderALU:add.inc4
s_code[4] => adderALU:add.inv
s_code[5] => logic_gate:a_b_AndOR.OP_or
s_code[6] => adderALU:add.sub
s_code[7] => L_shift:l_s.Cr
s_code[8] => L_shift:l_s.Lshift
s_code[9] => R_shift:r_s.Rshift
s_code[10] => R_shift:r_s.ArthM
s_code[11] => adderALU:add.neg
a_in => A_register:regA.load
c_in => C_register:regC.load
c_out => C_register:regC.E


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA
clock => D_Flip_Flop_load_32:A_R.clock
reset => D_Flip_Flop_load_32:A_R.reset
d[0] => D_Flip_Flop_load_32:A_R.d[0]
d[1] => D_Flip_Flop_load_32:A_R.d[1]
d[2] => D_Flip_Flop_load_32:A_R.d[2]
d[3] => D_Flip_Flop_load_32:A_R.d[3]
d[4] => D_Flip_Flop_load_32:A_R.d[4]
d[5] => D_Flip_Flop_load_32:A_R.d[5]
d[6] => D_Flip_Flop_load_32:A_R.d[6]
d[7] => D_Flip_Flop_load_32:A_R.d[7]
d[8] => D_Flip_Flop_load_32:A_R.d[8]
d[9] => D_Flip_Flop_load_32:A_R.d[9]
d[10] => D_Flip_Flop_load_32:A_R.d[10]
d[11] => D_Flip_Flop_load_32:A_R.d[11]
d[12] => D_Flip_Flop_load_32:A_R.d[12]
d[13] => D_Flip_Flop_load_32:A_R.d[13]
d[14] => D_Flip_Flop_load_32:A_R.d[14]
d[15] => D_Flip_Flop_load_32:A_R.d[15]
d[16] => D_Flip_Flop_load_32:A_R.d[16]
d[17] => D_Flip_Flop_load_32:A_R.d[17]
d[18] => D_Flip_Flop_load_32:A_R.d[18]
d[19] => D_Flip_Flop_load_32:A_R.d[19]
d[20] => D_Flip_Flop_load_32:A_R.d[20]
d[21] => D_Flip_Flop_load_32:A_R.d[21]
d[22] => D_Flip_Flop_load_32:A_R.d[22]
d[23] => D_Flip_Flop_load_32:A_R.d[23]
d[24] => D_Flip_Flop_load_32:A_R.d[24]
d[25] => D_Flip_Flop_load_32:A_R.d[25]
d[26] => D_Flip_Flop_load_32:A_R.d[26]
d[27] => D_Flip_Flop_load_32:A_R.d[27]
d[28] => D_Flip_Flop_load_32:A_R.d[28]
d[29] => D_Flip_Flop_load_32:A_R.d[29]
d[30] => D_Flip_Flop_load_32:A_R.d[30]
d[31] => D_Flip_Flop_load_32:A_R.d[31]
q[0] <= D_Flip_Flop_load_32:A_R.q[0]
q[1] <= D_Flip_Flop_load_32:A_R.q[1]
q[2] <= D_Flip_Flop_load_32:A_R.q[2]
q[3] <= D_Flip_Flop_load_32:A_R.q[3]
q[4] <= D_Flip_Flop_load_32:A_R.q[4]
q[5] <= D_Flip_Flop_load_32:A_R.q[5]
q[6] <= D_Flip_Flop_load_32:A_R.q[6]
q[7] <= D_Flip_Flop_load_32:A_R.q[7]
q[8] <= D_Flip_Flop_load_32:A_R.q[8]
q[9] <= D_Flip_Flop_load_32:A_R.q[9]
q[10] <= D_Flip_Flop_load_32:A_R.q[10]
q[11] <= D_Flip_Flop_load_32:A_R.q[11]
q[12] <= D_Flip_Flop_load_32:A_R.q[12]
q[13] <= D_Flip_Flop_load_32:A_R.q[13]
q[14] <= D_Flip_Flop_load_32:A_R.q[14]
q[15] <= D_Flip_Flop_load_32:A_R.q[15]
q[16] <= D_Flip_Flop_load_32:A_R.q[16]
q[17] <= D_Flip_Flop_load_32:A_R.q[17]
q[18] <= D_Flip_Flop_load_32:A_R.q[18]
q[19] <= D_Flip_Flop_load_32:A_R.q[19]
q[20] <= D_Flip_Flop_load_32:A_R.q[20]
q[21] <= D_Flip_Flop_load_32:A_R.q[21]
q[22] <= D_Flip_Flop_load_32:A_R.q[22]
q[23] <= D_Flip_Flop_load_32:A_R.q[23]
q[24] <= D_Flip_Flop_load_32:A_R.q[24]
q[25] <= D_Flip_Flop_load_32:A_R.q[25]
q[26] <= D_Flip_Flop_load_32:A_R.q[26]
q[27] <= D_Flip_Flop_load_32:A_R.q[27]
q[28] <= D_Flip_Flop_load_32:A_R.q[28]
q[29] <= D_Flip_Flop_load_32:A_R.q[29]
q[30] <= D_Flip_Flop_load_32:A_R.q[30]
q[31] <= D_Flip_Flop_load_32:A_R.q[31]
load => D_Flip_Flop_load_32:A_R.load


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA|D_Flip_Flop_load_32:A_R|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC
clock => D_Flip_Flop_load_32:DFF1.clock
reset => D_Flip_Flop_load_32:DFF1.reset
d[0] => D_Flip_Flop_load_32:DFF1.d[0]
d[1] => D_Flip_Flop_load_32:DFF1.d[1]
d[2] => D_Flip_Flop_load_32:DFF1.d[2]
d[3] => D_Flip_Flop_load_32:DFF1.d[3]
d[4] => D_Flip_Flop_load_32:DFF1.d[4]
d[5] => D_Flip_Flop_load_32:DFF1.d[5]
d[6] => D_Flip_Flop_load_32:DFF1.d[6]
d[7] => D_Flip_Flop_load_32:DFF1.d[7]
d[8] => D_Flip_Flop_load_32:DFF1.d[8]
d[9] => D_Flip_Flop_load_32:DFF1.d[9]
d[10] => D_Flip_Flop_load_32:DFF1.d[10]
d[11] => D_Flip_Flop_load_32:DFF1.d[11]
d[12] => D_Flip_Flop_load_32:DFF1.d[12]
d[13] => D_Flip_Flop_load_32:DFF1.d[13]
d[14] => D_Flip_Flop_load_32:DFF1.d[14]
d[15] => D_Flip_Flop_load_32:DFF1.d[15]
d[16] => D_Flip_Flop_load_32:DFF1.d[16]
d[17] => D_Flip_Flop_load_32:DFF1.d[17]
d[18] => D_Flip_Flop_load_32:DFF1.d[18]
d[19] => D_Flip_Flop_load_32:DFF1.d[19]
d[20] => D_Flip_Flop_load_32:DFF1.d[20]
d[21] => D_Flip_Flop_load_32:DFF1.d[21]
d[22] => D_Flip_Flop_load_32:DFF1.d[22]
d[23] => D_Flip_Flop_load_32:DFF1.d[23]
d[24] => D_Flip_Flop_load_32:DFF1.d[24]
d[25] => D_Flip_Flop_load_32:DFF1.d[25]
d[26] => D_Flip_Flop_load_32:DFF1.d[26]
d[27] => D_Flip_Flop_load_32:DFF1.d[27]
d[28] => D_Flip_Flop_load_32:DFF1.d[28]
d[29] => D_Flip_Flop_load_32:DFF1.d[29]
d[30] => D_Flip_Flop_load_32:DFF1.d[30]
d[31] => D_Flip_Flop_load_32:DFF1.d[31]
out_bus[0] <= Buffer_32:BF1.output[0]
out_bus[1] <= Buffer_32:BF1.output[1]
out_bus[2] <= Buffer_32:BF1.output[2]
out_bus[3] <= Buffer_32:BF1.output[3]
out_bus[4] <= Buffer_32:BF1.output[4]
out_bus[5] <= Buffer_32:BF1.output[5]
out_bus[6] <= Buffer_32:BF1.output[6]
out_bus[7] <= Buffer_32:BF1.output[7]
out_bus[8] <= Buffer_32:BF1.output[8]
out_bus[9] <= Buffer_32:BF1.output[9]
out_bus[10] <= Buffer_32:BF1.output[10]
out_bus[11] <= Buffer_32:BF1.output[11]
out_bus[12] <= Buffer_32:BF1.output[12]
out_bus[13] <= Buffer_32:BF1.output[13]
out_bus[14] <= Buffer_32:BF1.output[14]
out_bus[15] <= Buffer_32:BF1.output[15]
out_bus[16] <= Buffer_32:BF1.output[16]
out_bus[17] <= Buffer_32:BF1.output[17]
out_bus[18] <= Buffer_32:BF1.output[18]
out_bus[19] <= Buffer_32:BF1.output[19]
out_bus[20] <= Buffer_32:BF1.output[20]
out_bus[21] <= Buffer_32:BF1.output[21]
out_bus[22] <= Buffer_32:BF1.output[22]
out_bus[23] <= Buffer_32:BF1.output[23]
out_bus[24] <= Buffer_32:BF1.output[24]
out_bus[25] <= Buffer_32:BF1.output[25]
out_bus[26] <= Buffer_32:BF1.output[26]
out_bus[27] <= Buffer_32:BF1.output[27]
out_bus[28] <= Buffer_32:BF1.output[28]
out_bus[29] <= Buffer_32:BF1.output[29]
out_bus[30] <= Buffer_32:BF1.output[30]
out_bus[31] <= Buffer_32:BF1.output[31]
load => D_Flip_Flop_load_32:DFF1.load
E => Buffer_32:BF1.enable


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|D_Flip_Flop_load_32:DFF1|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC|Buffer_32:BF1|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s
B[0] => ~NO_FANOUT~
B[1] => Buffer_32:shift_buff.input[0]
B[2] => Buffer_32:shift_buff.input[1]
B[3] => Buffer_32:shift_buff.input[2]
B[4] => Buffer_32:shift_buff.input[3]
B[5] => Buffer_32:shift_buff.input[4]
B[6] => Buffer_32:shift_buff.input[5]
B[7] => Buffer_32:shift_buff.input[6]
B[8] => Buffer_32:shift_buff.input[7]
B[9] => Buffer_32:shift_buff.input[8]
B[10] => Buffer_32:shift_buff.input[9]
B[11] => Buffer_32:shift_buff.input[10]
B[12] => Buffer_32:shift_buff.input[11]
B[13] => Buffer_32:shift_buff.input[12]
B[14] => Buffer_32:shift_buff.input[13]
B[15] => Buffer_32:shift_buff.input[14]
B[16] => Buffer_32:shift_buff.input[15]
B[17] => Buffer_32:shift_buff.input[16]
B[18] => Buffer_32:shift_buff.input[17]
B[19] => Buffer_32:shift_buff.input[18]
B[20] => Buffer_32:shift_buff.input[19]
B[21] => Buffer_32:shift_buff.input[20]
B[22] => Buffer_32:shift_buff.input[21]
B[23] => Buffer_32:shift_buff.input[22]
B[24] => Buffer_32:shift_buff.input[23]
B[25] => Buffer_32:shift_buff.input[24]
B[26] => Buffer_32:shift_buff.input[25]
B[27] => Buffer_32:shift_buff.input[26]
B[28] => Buffer_32:shift_buff.input[27]
B[29] => Buffer_32:shift_buff.input[28]
B[30] => Buffer_32:shift_buff.input[29]
B[31] => shift[31].IN0
B[31] => Buffer_32:shift_buff.input[30]
C[0] <= Buffer_32:shift_buff.output[0]
C[1] <= Buffer_32:shift_buff.output[1]
C[2] <= Buffer_32:shift_buff.output[2]
C[3] <= Buffer_32:shift_buff.output[3]
C[4] <= Buffer_32:shift_buff.output[4]
C[5] <= Buffer_32:shift_buff.output[5]
C[6] <= Buffer_32:shift_buff.output[6]
C[7] <= Buffer_32:shift_buff.output[7]
C[8] <= Buffer_32:shift_buff.output[8]
C[9] <= Buffer_32:shift_buff.output[9]
C[10] <= Buffer_32:shift_buff.output[10]
C[11] <= Buffer_32:shift_buff.output[11]
C[12] <= Buffer_32:shift_buff.output[12]
C[13] <= Buffer_32:shift_buff.output[13]
C[14] <= Buffer_32:shift_buff.output[14]
C[15] <= Buffer_32:shift_buff.output[15]
C[16] <= Buffer_32:shift_buff.output[16]
C[17] <= Buffer_32:shift_buff.output[17]
C[18] <= Buffer_32:shift_buff.output[18]
C[19] <= Buffer_32:shift_buff.output[19]
C[20] <= Buffer_32:shift_buff.output[20]
C[21] <= Buffer_32:shift_buff.output[21]
C[22] <= Buffer_32:shift_buff.output[22]
C[23] <= Buffer_32:shift_buff.output[23]
C[24] <= Buffer_32:shift_buff.output[24]
C[25] <= Buffer_32:shift_buff.output[25]
C[26] <= Buffer_32:shift_buff.output[26]
C[27] <= Buffer_32:shift_buff.output[27]
C[28] <= Buffer_32:shift_buff.output[28]
C[29] <= Buffer_32:shift_buff.output[29]
C[30] <= Buffer_32:shift_buff.output[30]
C[31] <= Buffer_32:shift_buff.output[31]
ArthM => Eout.IN0
ArthM => shift[31].IN1
Rshift => Eout.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s|Buffer_32:shift_buff|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s
B[0] => Buffer_32:shift_buff.input[1]
B[1] => Buffer_32:shift_buff.input[2]
B[2] => Buffer_32:shift_buff.input[3]
B[3] => Buffer_32:shift_buff.input[4]
B[4] => Buffer_32:shift_buff.input[5]
B[5] => Buffer_32:shift_buff.input[6]
B[6] => Buffer_32:shift_buff.input[7]
B[7] => Buffer_32:shift_buff.input[8]
B[8] => Buffer_32:shift_buff.input[9]
B[9] => Buffer_32:shift_buff.input[10]
B[10] => Buffer_32:shift_buff.input[11]
B[11] => Buffer_32:shift_buff.input[12]
B[12] => Buffer_32:shift_buff.input[13]
B[13] => Buffer_32:shift_buff.input[14]
B[14] => Buffer_32:shift_buff.input[15]
B[15] => Buffer_32:shift_buff.input[16]
B[16] => Buffer_32:shift_buff.input[17]
B[17] => Buffer_32:shift_buff.input[18]
B[18] => Buffer_32:shift_buff.input[19]
B[19] => Buffer_32:shift_buff.input[20]
B[20] => Buffer_32:shift_buff.input[21]
B[21] => Buffer_32:shift_buff.input[22]
B[22] => Buffer_32:shift_buff.input[23]
B[23] => Buffer_32:shift_buff.input[24]
B[24] => Buffer_32:shift_buff.input[25]
B[25] => Buffer_32:shift_buff.input[26]
B[26] => Buffer_32:shift_buff.input[27]
B[27] => Buffer_32:shift_buff.input[28]
B[28] => Buffer_32:shift_buff.input[29]
B[29] => Buffer_32:shift_buff.input[30]
B[30] => Buffer_32:shift_buff.input[31]
B[31] => shift[0].IN0
C[0] <= Buffer_32:shift_buff.output[0]
C[1] <= Buffer_32:shift_buff.output[1]
C[2] <= Buffer_32:shift_buff.output[2]
C[3] <= Buffer_32:shift_buff.output[3]
C[4] <= Buffer_32:shift_buff.output[4]
C[5] <= Buffer_32:shift_buff.output[5]
C[6] <= Buffer_32:shift_buff.output[6]
C[7] <= Buffer_32:shift_buff.output[7]
C[8] <= Buffer_32:shift_buff.output[8]
C[9] <= Buffer_32:shift_buff.output[9]
C[10] <= Buffer_32:shift_buff.output[10]
C[11] <= Buffer_32:shift_buff.output[11]
C[12] <= Buffer_32:shift_buff.output[12]
C[13] <= Buffer_32:shift_buff.output[13]
C[14] <= Buffer_32:shift_buff.output[14]
C[15] <= Buffer_32:shift_buff.output[15]
C[16] <= Buffer_32:shift_buff.output[16]
C[17] <= Buffer_32:shift_buff.output[17]
C[18] <= Buffer_32:shift_buff.output[18]
C[19] <= Buffer_32:shift_buff.output[19]
C[20] <= Buffer_32:shift_buff.output[20]
C[21] <= Buffer_32:shift_buff.output[21]
C[22] <= Buffer_32:shift_buff.output[22]
C[23] <= Buffer_32:shift_buff.output[23]
C[24] <= Buffer_32:shift_buff.output[24]
C[25] <= Buffer_32:shift_buff.output[25]
C[26] <= Buffer_32:shift_buff.output[26]
C[27] <= Buffer_32:shift_buff.output[27]
C[28] <= Buffer_32:shift_buff.output[28]
C[29] <= Buffer_32:shift_buff.output[29]
C[30] <= Buffer_32:shift_buff.output[30]
C[31] <= Buffer_32:shift_buff.output[31]
Cr => Eout.IN0
Cr => shift[0].IN1
Lshift => Eout.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s|Buffer_32:shift_buff|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add
a[0] => a_sig[0].IN0
a[1] => a_sig[1].IN0
a[2] => a_sig[2].IN0
a[3] => a_sig[3].IN0
a[4] => a_sig[4].IN0
a[5] => a_sig[5].IN0
a[6] => a_sig[6].IN0
a[7] => a_sig[7].IN0
a[8] => a_sig[8].IN0
a[9] => a_sig[9].IN0
a[10] => a_sig[10].IN0
a[11] => a_sig[11].IN0
a[12] => a_sig[12].IN0
a[13] => a_sig[13].IN0
a[14] => a_sig[14].IN0
a[15] => a_sig[15].IN0
a[16] => a_sig[16].IN0
a[17] => a_sig[17].IN0
a[18] => a_sig[18].IN0
a[19] => a_sig[19].IN0
a[20] => a_sig[20].IN0
a[21] => a_sig[21].IN0
a[22] => a_sig[22].IN0
a[23] => a_sig[23].IN0
a[24] => a_sig[24].IN0
a[25] => a_sig[25].IN0
a[26] => a_sig[26].IN0
a[27] => a_sig[27].IN0
a[28] => a_sig[28].IN0
a[29] => a_sig[29].IN0
a[30] => a_sig[30].IN0
a[31] => a_sig[31].IN0
b[0] => b_sig[0].IN1
b[0] => Buffer_32:buf_pass.input[0]
b[1] => b_sig[1].IN1
b[1] => Buffer_32:buf_pass.input[1]
b[2] => b_sig[2].IN1
b[2] => Buffer_32:buf_pass.input[2]
b[3] => b_sig[3].IN1
b[3] => Buffer_32:buf_pass.input[3]
b[4] => b_sig[4].IN1
b[4] => Buffer_32:buf_pass.input[4]
b[5] => b_sig[5].IN1
b[5] => Buffer_32:buf_pass.input[5]
b[6] => b_sig[6].IN1
b[6] => Buffer_32:buf_pass.input[6]
b[7] => b_sig[7].IN1
b[7] => Buffer_32:buf_pass.input[7]
b[8] => b_sig[8].IN1
b[8] => Buffer_32:buf_pass.input[8]
b[9] => b_sig[9].IN1
b[9] => Buffer_32:buf_pass.input[9]
b[10] => b_sig[10].IN1
b[10] => Buffer_32:buf_pass.input[10]
b[11] => b_sig[11].IN1
b[11] => Buffer_32:buf_pass.input[11]
b[12] => b_sig[12].IN1
b[12] => Buffer_32:buf_pass.input[12]
b[13] => b_sig[13].IN1
b[13] => Buffer_32:buf_pass.input[13]
b[14] => b_sig[14].IN1
b[14] => Buffer_32:buf_pass.input[14]
b[15] => b_sig[15].IN1
b[15] => Buffer_32:buf_pass.input[15]
b[16] => b_sig[16].IN1
b[16] => Buffer_32:buf_pass.input[16]
b[17] => b_sig[17].IN1
b[17] => Buffer_32:buf_pass.input[17]
b[18] => b_sig[18].IN1
b[18] => Buffer_32:buf_pass.input[18]
b[19] => b_sig[19].IN1
b[19] => Buffer_32:buf_pass.input[19]
b[20] => b_sig[20].IN1
b[20] => Buffer_32:buf_pass.input[20]
b[21] => b_sig[21].IN1
b[21] => Buffer_32:buf_pass.input[21]
b[22] => b_sig[22].IN1
b[22] => Buffer_32:buf_pass.input[22]
b[23] => b_sig[23].IN1
b[23] => Buffer_32:buf_pass.input[23]
b[24] => b_sig[24].IN1
b[24] => Buffer_32:buf_pass.input[24]
b[25] => b_sig[25].IN1
b[25] => Buffer_32:buf_pass.input[25]
b[26] => b_sig[26].IN1
b[26] => Buffer_32:buf_pass.input[26]
b[27] => b_sig[27].IN1
b[27] => Buffer_32:buf_pass.input[27]
b[28] => b_sig[28].IN1
b[28] => Buffer_32:buf_pass.input[28]
b[29] => b_sig[29].IN1
b[29] => Buffer_32:buf_pass.input[29]
b[30] => b_sig[30].IN1
b[30] => Buffer_32:buf_pass.input[30]
b[31] => b_sig[31].IN1
b[31] => Buffer_32:buf_pass.input[31]
c[0] <= c[0].DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c[1].DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c[2].DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c[3].DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c[4].DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c[5].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c[6].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c[7].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c[8].DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c[9].DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c[10].DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c[11].DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c[12].DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c[13].DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c[14].DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c[15].DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c[16].DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c[17].DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c[18].DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c[19].DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c[20].DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c[21].DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c[22].DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c[23].DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c[24].DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c[25].DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c[26].DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c[27].DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c[28].DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c[29].DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c[30].DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c[31].DB_MAX_OUTPUT_PORT_TYPE
inc4 => a_sig[2].IN1
inc4 => add_E.IN0
inc4 => a_sig[3].IN1
inc4 => a_sig[4].IN1
inc4 => a_sig[5].IN1
inc4 => a_sig[6].IN1
inc4 => a_sig[7].IN1
inc4 => a_sig[8].IN1
inc4 => a_sig[9].IN1
inc4 => a_sig[10].IN1
inc4 => a_sig[11].IN1
inc4 => a_sig[12].IN1
inc4 => a_sig[13].IN1
inc4 => a_sig[14].IN1
inc4 => a_sig[15].IN1
inc4 => a_sig[16].IN1
inc4 => a_sig[17].IN1
inc4 => a_sig[18].IN1
inc4 => a_sig[19].IN1
inc4 => a_sig[20].IN1
inc4 => a_sig[21].IN1
inc4 => a_sig[22].IN1
inc4 => a_sig[23].IN1
inc4 => a_sig[24].IN1
inc4 => a_sig[25].IN1
inc4 => a_sig[26].IN1
inc4 => a_sig[27].IN1
inc4 => a_sig[28].IN1
inc4 => a_sig[29].IN1
inc4 => a_sig[30].IN1
inc4 => a_sig[31].IN1
inc4 => a_sig[1].IN1
inc4 => a_sig[0].IN1
add => add_E.IN1
sub => b_inv.IN0
sub => add_E.IN1
sub => adder_32:add_32.c_in
pass => Buffer_32:buf_pass.enable
inv => b_inv.IN1
inv => Buffer_32:buf_inv.enable
neg => b_inv.IN1
neg => Add0.IN32
neg => Buffer_32:buf_neg.enable


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32
a[0] => fullAdder_struct:Y:0:full32.a
a[1] => fullAdder_struct:Y:1:full32.a
a[2] => fullAdder_struct:Y:2:full32.a
a[3] => fullAdder_struct:Y:3:full32.a
a[4] => fullAdder_struct:Y:4:full32.a
a[5] => fullAdder_struct:Y:5:full32.a
a[6] => fullAdder_struct:Y:6:full32.a
a[7] => fullAdder_struct:Y:7:full32.a
a[8] => fullAdder_struct:Y:8:full32.a
a[9] => fullAdder_struct:Y:9:full32.a
a[10] => fullAdder_struct:Y:10:full32.a
a[11] => fullAdder_struct:Y:11:full32.a
a[12] => fullAdder_struct:Y:12:full32.a
a[13] => fullAdder_struct:Y:13:full32.a
a[14] => fullAdder_struct:Y:14:full32.a
a[15] => fullAdder_struct:Y:15:full32.a
a[16] => fullAdder_struct:Y:16:full32.a
a[17] => fullAdder_struct:Y:17:full32.a
a[18] => fullAdder_struct:Y:18:full32.a
a[19] => fullAdder_struct:Y:19:full32.a
a[20] => fullAdder_struct:Y:20:full32.a
a[21] => fullAdder_struct:Y:21:full32.a
a[22] => fullAdder_struct:Y:22:full32.a
a[23] => fullAdder_struct:Y:23:full32.a
a[24] => fullAdder_struct:Y:24:full32.a
a[25] => fullAdder_struct:Y:25:full32.a
a[26] => fullAdder_struct:Y:26:full32.a
a[27] => fullAdder_struct:Y:27:full32.a
a[28] => fullAdder_struct:Y:28:full32.a
a[29] => fullAdder_struct:Y:29:full32.a
a[30] => fullAdder_struct:Y:30:full32.a
a[31] => fullAdder_struct:Y:31:full32.a
b[0] => fullAdder_struct:Y:0:full32.b
b[1] => fullAdder_struct:Y:1:full32.b
b[2] => fullAdder_struct:Y:2:full32.b
b[3] => fullAdder_struct:Y:3:full32.b
b[4] => fullAdder_struct:Y:4:full32.b
b[5] => fullAdder_struct:Y:5:full32.b
b[6] => fullAdder_struct:Y:6:full32.b
b[7] => fullAdder_struct:Y:7:full32.b
b[8] => fullAdder_struct:Y:8:full32.b
b[9] => fullAdder_struct:Y:9:full32.b
b[10] => fullAdder_struct:Y:10:full32.b
b[11] => fullAdder_struct:Y:11:full32.b
b[12] => fullAdder_struct:Y:12:full32.b
b[13] => fullAdder_struct:Y:13:full32.b
b[14] => fullAdder_struct:Y:14:full32.b
b[15] => fullAdder_struct:Y:15:full32.b
b[16] => fullAdder_struct:Y:16:full32.b
b[17] => fullAdder_struct:Y:17:full32.b
b[18] => fullAdder_struct:Y:18:full32.b
b[19] => fullAdder_struct:Y:19:full32.b
b[20] => fullAdder_struct:Y:20:full32.b
b[21] => fullAdder_struct:Y:21:full32.b
b[22] => fullAdder_struct:Y:22:full32.b
b[23] => fullAdder_struct:Y:23:full32.b
b[24] => fullAdder_struct:Y:24:full32.b
b[25] => fullAdder_struct:Y:25:full32.b
b[26] => fullAdder_struct:Y:26:full32.b
b[27] => fullAdder_struct:Y:27:full32.b
b[28] => fullAdder_struct:Y:28:full32.b
b[29] => fullAdder_struct:Y:29:full32.b
b[30] => fullAdder_struct:Y:30:full32.b
b[31] => fullAdder_struct:Y:31:full32.b
c_in => fullAdder_struct:Y:0:full32.c_in
s[0] <= fullAdder_struct:Y:0:full32.s
s[1] <= fullAdder_struct:Y:1:full32.s
s[2] <= fullAdder_struct:Y:2:full32.s
s[3] <= fullAdder_struct:Y:3:full32.s
s[4] <= fullAdder_struct:Y:4:full32.s
s[5] <= fullAdder_struct:Y:5:full32.s
s[6] <= fullAdder_struct:Y:6:full32.s
s[7] <= fullAdder_struct:Y:7:full32.s
s[8] <= fullAdder_struct:Y:8:full32.s
s[9] <= fullAdder_struct:Y:9:full32.s
s[10] <= fullAdder_struct:Y:10:full32.s
s[11] <= fullAdder_struct:Y:11:full32.s
s[12] <= fullAdder_struct:Y:12:full32.s
s[13] <= fullAdder_struct:Y:13:full32.s
s[14] <= fullAdder_struct:Y:14:full32.s
s[15] <= fullAdder_struct:Y:15:full32.s
s[16] <= fullAdder_struct:Y:16:full32.s
s[17] <= fullAdder_struct:Y:17:full32.s
s[18] <= fullAdder_struct:Y:18:full32.s
s[19] <= fullAdder_struct:Y:19:full32.s
s[20] <= fullAdder_struct:Y:20:full32.s
s[21] <= fullAdder_struct:Y:21:full32.s
s[22] <= fullAdder_struct:Y:22:full32.s
s[23] <= fullAdder_struct:Y:23:full32.s
s[24] <= fullAdder_struct:Y:24:full32.s
s[25] <= fullAdder_struct:Y:25:full32.s
s[26] <= fullAdder_struct:Y:26:full32.s
s[27] <= fullAdder_struct:Y:27:full32.s
s[28] <= fullAdder_struct:Y:28:full32.s
s[29] <= fullAdder_struct:Y:29:full32.s
s[30] <= fullAdder_struct:Y:30:full32.s
s[31] <= fullAdder_struct:Y:31:full32.s
c_out <= fullAdder_struct:Y:31:full32.c_out


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:0:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:0:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:0:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:1:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:1:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:1:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:2:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:2:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:2:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:3:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:3:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:3:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:4:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:4:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:4:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:5:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:5:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:5:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:6:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:6:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:6:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:7:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:7:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:7:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:8:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:8:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:8:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:9:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:9:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:9:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:10:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:10:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:10:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:11:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:11:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:11:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:12:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:12:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:12:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:13:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:13:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:13:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:14:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:14:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:14:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:15:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:15:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:15:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:16:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:16:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:16:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:17:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:17:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:17:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:18:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:18:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:18:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:19:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:19:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:19:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:20:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:20:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:20:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:21:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:21:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:21:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:22:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:22:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:22:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:23:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:23:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:23:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:24:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:24:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:24:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:25:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:25:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:25:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:26:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:26:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:26:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:27:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:27:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:27:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:28:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:28:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:28:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:29:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:29:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:29:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:30:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:30:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:30:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:31:full32
a => half_adder:first_HA.a
b => half_adder:first_HA.b
c_in => half_adder:second_HA.b
s <= half_adder:second_HA.s
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:31:full32|half_adder:first_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:31:full32|half_adder:second_HA
a => s.IN0
a => c.IN0
b => s.IN1
b => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_add|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_inv|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_neg|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|Buffer_32:buf_pass|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR
a[0] => temp.IN0
a[0] => temp.IN0
a[1] => temp.IN0
a[1] => temp.IN0
a[2] => temp.IN0
a[2] => temp.IN0
a[3] => temp.IN0
a[3] => temp.IN0
a[4] => temp.IN0
a[4] => temp.IN0
a[5] => temp.IN0
a[5] => temp.IN0
a[6] => temp.IN0
a[6] => temp.IN0
a[7] => temp.IN0
a[7] => temp.IN0
a[8] => temp.IN0
a[8] => temp.IN0
a[9] => temp.IN0
a[9] => temp.IN0
a[10] => temp.IN0
a[10] => temp.IN0
a[11] => temp.IN0
a[11] => temp.IN0
a[12] => temp.IN0
a[12] => temp.IN0
a[13] => temp.IN0
a[13] => temp.IN0
a[14] => temp.IN0
a[14] => temp.IN0
a[15] => temp.IN0
a[15] => temp.IN0
a[16] => temp.IN0
a[16] => temp.IN0
a[17] => temp.IN0
a[17] => temp.IN0
a[18] => temp.IN0
a[18] => temp.IN0
a[19] => temp.IN0
a[19] => temp.IN0
a[20] => temp.IN0
a[20] => temp.IN0
a[21] => temp.IN0
a[21] => temp.IN0
a[22] => temp.IN0
a[22] => temp.IN0
a[23] => temp.IN0
a[23] => temp.IN0
a[24] => temp.IN0
a[24] => temp.IN0
a[25] => temp.IN0
a[25] => temp.IN0
a[26] => temp.IN0
a[26] => temp.IN0
a[27] => temp.IN0
a[27] => temp.IN0
a[28] => temp.IN0
a[28] => temp.IN0
a[29] => temp.IN0
a[29] => temp.IN0
a[30] => temp.IN0
a[30] => temp.IN0
a[31] => temp.IN0
a[31] => temp.IN0
b[0] => temp.IN1
b[0] => temp.IN1
b[1] => temp.IN1
b[1] => temp.IN1
b[2] => temp.IN1
b[2] => temp.IN1
b[3] => temp.IN1
b[3] => temp.IN1
b[4] => temp.IN1
b[4] => temp.IN1
b[5] => temp.IN1
b[5] => temp.IN1
b[6] => temp.IN1
b[6] => temp.IN1
b[7] => temp.IN1
b[7] => temp.IN1
b[8] => temp.IN1
b[8] => temp.IN1
b[9] => temp.IN1
b[9] => temp.IN1
b[10] => temp.IN1
b[10] => temp.IN1
b[11] => temp.IN1
b[11] => temp.IN1
b[12] => temp.IN1
b[12] => temp.IN1
b[13] => temp.IN1
b[13] => temp.IN1
b[14] => temp.IN1
b[14] => temp.IN1
b[15] => temp.IN1
b[15] => temp.IN1
b[16] => temp.IN1
b[16] => temp.IN1
b[17] => temp.IN1
b[17] => temp.IN1
b[18] => temp.IN1
b[18] => temp.IN1
b[19] => temp.IN1
b[19] => temp.IN1
b[20] => temp.IN1
b[20] => temp.IN1
b[21] => temp.IN1
b[21] => temp.IN1
b[22] => temp.IN1
b[22] => temp.IN1
b[23] => temp.IN1
b[23] => temp.IN1
b[24] => temp.IN1
b[24] => temp.IN1
b[25] => temp.IN1
b[25] => temp.IN1
b[26] => temp.IN1
b[26] => temp.IN1
b[27] => temp.IN1
b[27] => temp.IN1
b[28] => temp.IN1
b[28] => temp.IN1
b[29] => temp.IN1
b[29] => temp.IN1
b[30] => temp.IN1
b[30] => temp.IN1
b[31] => temp.IN1
b[31] => temp.IN1
c[0] <= Buffer_32:or_and.output[0]
c[1] <= Buffer_32:or_and.output[1]
c[2] <= Buffer_32:or_and.output[2]
c[3] <= Buffer_32:or_and.output[3]
c[4] <= Buffer_32:or_and.output[4]
c[5] <= Buffer_32:or_and.output[5]
c[6] <= Buffer_32:or_and.output[6]
c[7] <= Buffer_32:or_and.output[7]
c[8] <= Buffer_32:or_and.output[8]
c[9] <= Buffer_32:or_and.output[9]
c[10] <= Buffer_32:or_and.output[10]
c[11] <= Buffer_32:or_and.output[11]
c[12] <= Buffer_32:or_and.output[12]
c[13] <= Buffer_32:or_and.output[13]
c[14] <= Buffer_32:or_and.output[14]
c[15] <= Buffer_32:or_and.output[15]
c[16] <= Buffer_32:or_and.output[16]
c[17] <= Buffer_32:or_and.output[17]
c[18] <= Buffer_32:or_and.output[18]
c[19] <= Buffer_32:or_and.output[19]
c[20] <= Buffer_32:or_and.output[20]
c[21] <= Buffer_32:or_and.output[21]
c[22] <= Buffer_32:or_and.output[22]
c[23] <= Buffer_32:or_and.output[23]
c[24] <= Buffer_32:or_and.output[24]
c[25] <= Buffer_32:or_and.output[25]
c[26] <= Buffer_32:or_and.output[26]
c[27] <= Buffer_32:or_and.output[27]
c[28] <= Buffer_32:or_and.output[28]
c[29] <= Buffer_32:or_and.output[29]
c[30] <= Buffer_32:or_and.output[30]
c[31] <= Buffer_32:or_and.output[31]
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => temp.IN1
OP_or => E.IN0
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => temp.IN1
OP_and => E.IN1


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR|Buffer_32:or_and|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL
clock => D_Flip_Flop_load_32:dff.clock
reset => D_Flip_Flop_load_32:dff.reset
d_bus[0] <> d_bus[0]
d_bus[1] <> d_bus[1]
d_bus[2] <> d_bus[2]
d_bus[3] <> d_bus[3]
d_bus[4] <> d_bus[4]
d_bus[5] <> d_bus[5]
d_bus[6] <> d_bus[6]
d_bus[7] <> d_bus[7]
d_bus[8] <> d_bus[8]
d_bus[9] <> d_bus[9]
d_bus[10] <> d_bus[10]
d_bus[11] <> d_bus[11]
d_bus[12] <> d_bus[12]
d_bus[13] <> d_bus[13]
d_bus[14] <> d_bus[14]
d_bus[15] <> d_bus[15]
d_bus[16] <> d_bus[16]
d_bus[17] <> d_bus[17]
d_bus[18] <> d_bus[18]
d_bus[19] <> d_bus[19]
d_bus[20] <> d_bus[20]
d_bus[21] <> d_bus[21]
d_bus[22] <> d_bus[22]
d_bus[23] <> d_bus[23]
d_bus[24] <> d_bus[24]
d_bus[25] <> d_bus[25]
d_bus[26] <> d_bus[26]
d_bus[27] <> d_bus[27]
d_bus[28] <> d_bus[28]
d_bus[29] <> d_bus[29]
d_bus[30] <> d_bus[30]
d_bus[31] <> d_bus[31]
PCin => D_Flip_Flop_load_32:dff.load
PCout => Buffer_32:buf.enable


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|PC:PCL|D_Flip_Flop_load_32:dff|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|PC:PCL|Buffer_32:buf|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|condition:CONDL
clock => D_Flip_Flop_Load:dff_con.clock
reset => D_Flip_Flop_Load:dff_con.reset
cpu_bus[0] => zero_chack.IN0
cpu_bus[1] => zero_chack.IN1
cpu_bus[2] => zero_chack.IN1
cpu_bus[3] => zero_chack.IN1
cpu_bus[4] => zero_chack.IN1
cpu_bus[5] => zero_chack.IN1
cpu_bus[6] => zero_chack.IN1
cpu_bus[7] => zero_chack.IN1
cpu_bus[8] => zero_chack.IN1
cpu_bus[9] => zero_chack.IN1
cpu_bus[10] => zero_chack.IN1
cpu_bus[11] => zero_chack.IN1
cpu_bus[12] => zero_chack.IN1
cpu_bus[13] => zero_chack.IN1
cpu_bus[14] => zero_chack.IN1
cpu_bus[15] => zero_chack.IN1
cpu_bus[16] => zero_chack.IN1
cpu_bus[17] => zero_chack.IN1
cpu_bus[18] => zero_chack.IN1
cpu_bus[19] => zero_chack.IN1
cpu_bus[20] => zero_chack.IN1
cpu_bus[21] => zero_chack.IN1
cpu_bus[22] => zero_chack.IN1
cpu_bus[23] => zero_chack.IN1
cpu_bus[24] => zero_chack.IN1
cpu_bus[25] => zero_chack.IN1
cpu_bus[26] => zero_chack.IN1
cpu_bus[27] => zero_chack.IN1
cpu_bus[28] => zero_chack.IN1
cpu_bus[29] => zero_chack.IN1
cpu_bus[30] => zero_chack.IN1
cpu_bus[31] => zero_chack.IN1
cpu_bus[31] => neg.IN1
cpu_bus[31] => postive.IN1
c3[0] => decoder_3to8:dec.input[0]
c3[1] => decoder_3to8:dec.input[1]
c3[2] => decoder_3to8:dec.input[2]
con_in => D_Flip_Flop_Load:dff_con.load
con <= D_Flip_Flop_Load:dff_con.q


|src|CPU:cpunit|data_path:dp|condition:CONDL|decoder_3to8:dec
input[0] => Mux0.IN5
input[0] => Mux1.IN5
input[0] => Mux2.IN5
input[0] => Mux3.IN5
input[0] => Mux4.IN10
input[0] => Mux5.IN10
input[1] => Mux2.IN4
input[1] => Mux3.IN4
input[1] => Mux4.IN9
input[1] => Mux5.IN9
input[2] => Mux0.IN4
input[2] => Mux1.IN4
input[2] => Mux4.IN8
input[2] => Mux5.IN8
output[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= <GND>
output[7] <= <GND>


|src|CPU:cpunit|data_path:dp|condition:CONDL|D_Flip_Flop_Load:dff_con
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|condition:CONDL|D_Flip_Flop_Load:dff_con|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL
clock => D_Flip_Flop_Load:ir0.clock
clock => D_Flip_Flop_Load:ir1.clock
clock => D_Flip_Flop_Load:ir2.clock
clock => D_Flip_Flop_Load:ir3.clock
clock => D_Flip_Flop_Load:ir4.clock
clock => D_Flip_Flop_Load:ir5.clock
clock => D_Flip_Flop_Load:ir6.clock
clock => D_Flip_Flop_Load:ir7.clock
clock => D_Flip_Flop_Load:ir8.clock
clock => D_Flip_Flop_Load:ir9.clock
clock => D_Flip_Flop_Load:ir10.clock
clock => D_Flip_Flop_Load:ir11.clock
clock => D_Flip_Flop_Load:ir12.clock
clock => D_Flip_Flop_Load:ir13.clock
clock => D_Flip_Flop_Load:ir14.clock
clock => D_Flip_Flop_Load:ir15.clock
clock => D_Flip_Flop_Load:ir16.clock
clock => D_Flip_Flop_Load:ir17.clock
clock => D_Flip_Flop_Load:ir18.clock
clock => D_Flip_Flop_Load:ir19.clock
clock => D_Flip_Flop_Load:ir20.clock
clock => D_Flip_Flop_Load:ir21.clock
clock => D_Flip_Flop_Load:ir22.clock
clock => D_Flip_Flop_Load:ir23.clock
clock => D_Flip_Flop_Load:ir24.clock
clock => D_Flip_Flop_Load:ir25.clock
clock => D_Flip_Flop_Load:ir26.clock
clock => D_Flip_Flop_Load:ir27.clock
clock => D_Flip_Flop_Load:ir28.clock
clock => D_Flip_Flop_Load:ir29.clock
clock => D_Flip_Flop_Load:ir30.clock
clock => D_Flip_Flop_Load:ir31.clock
reset => D_Flip_Flop_Load:ir0.reset
reset => D_Flip_Flop_Load:ir1.reset
reset => D_Flip_Flop_Load:ir2.reset
reset => D_Flip_Flop_Load:ir3.reset
reset => D_Flip_Flop_Load:ir4.reset
reset => D_Flip_Flop_Load:ir5.reset
reset => D_Flip_Flop_Load:ir6.reset
reset => D_Flip_Flop_Load:ir7.reset
reset => D_Flip_Flop_Load:ir8.reset
reset => D_Flip_Flop_Load:ir9.reset
reset => D_Flip_Flop_Load:ir10.reset
reset => D_Flip_Flop_Load:ir11.reset
reset => D_Flip_Flop_Load:ir12.reset
reset => D_Flip_Flop_Load:ir13.reset
reset => D_Flip_Flop_Load:ir14.reset
reset => D_Flip_Flop_Load:ir15.reset
reset => D_Flip_Flop_Load:ir16.reset
reset => D_Flip_Flop_Load:ir17.reset
reset => D_Flip_Flop_Load:ir18.reset
reset => D_Flip_Flop_Load:ir19.reset
reset => D_Flip_Flop_Load:ir20.reset
reset => D_Flip_Flop_Load:ir21.reset
reset => D_Flip_Flop_Load:ir22.reset
reset => D_Flip_Flop_Load:ir23.reset
reset => D_Flip_Flop_Load:ir24.reset
reset => D_Flip_Flop_Load:ir25.reset
reset => D_Flip_Flop_Load:ir26.reset
reset => D_Flip_Flop_Load:ir27.reset
reset => D_Flip_Flop_Load:ir28.reset
reset => D_Flip_Flop_Load:ir29.reset
reset => D_Flip_Flop_Load:ir30.reset
reset => D_Flip_Flop_Load:ir31.reset
cpu_bus[0] <> cpu_bus[0]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[31] <> cpu_bus[31]
cpu_bus[31] <> cpu_bus[31]
c1_out => c1_or_c2.IN0
c1_out => Buffer_C:buff_c1_17.enable
c1_out => Buffer_C:buff_c1_18.enable
c1_out => Buffer_C:buff_c1_19.enable
c1_out => Buffer_C:buff_c1_20.enable
c1_out => Buffer_C:buff_c1_21.enable
c1_out => Buffer_C:buff_c1_22.enable
c1_out => Buffer_C:buff_c1_23.enable
c1_out => Buffer_C:buff_c1_24.enable
c1_out => Buffer_C:buff_c1_25.enable
c1_out => Buffer_C:buff_c1_26.enable
c1_out => Buffer_C:buff_c1_27.enable
c1_out => Buffer_C:buff_c1_28.enable
c1_out => Buffer_C:buff_c1_29.enable
c1_out => Buffer_C:buff_c1_30.enable
c1_out => Buffer_C:buff_c1_31.enable
c2_out => c1_or_c2.IN1
c2_out => Buffer_C:buff_c2_17.enable
c2_out => Buffer_C:buff_c2_18.enable
c2_out => Buffer_C:buff_c2_19.enable
c2_out => Buffer_C:buff_c2_20.enable
c2_out => Buffer_C:buff_c2_21.enable
c2_out => Buffer_C:buff_c2_22.enable
c2_out => Buffer_C:buff_c2_23.enable
c2_out => Buffer_C:buff_c2_24.enable
c2_out => Buffer_C:buff_c2_25.enable
c2_out => Buffer_C:buff_c2_26.enable
c2_out => Buffer_C:buff_c2_27.enable
c2_out => Buffer_C:buff_c2_28.enable
c2_out => Buffer_C:buff_c2_29.enable
c2_out => Buffer_C:buff_c2_30.enable
c2_out => Buffer_C:buff_c2_31.enable
ir_in => D_Flip_Flop_Load:ir0.load
ir_in => D_Flip_Flop_Load:ir1.load
ir_in => D_Flip_Flop_Load:ir2.load
ir_in => D_Flip_Flop_Load:ir3.load
ir_in => D_Flip_Flop_Load:ir4.load
ir_in => D_Flip_Flop_Load:ir5.load
ir_in => D_Flip_Flop_Load:ir6.load
ir_in => D_Flip_Flop_Load:ir7.load
ir_in => D_Flip_Flop_Load:ir8.load
ir_in => D_Flip_Flop_Load:ir9.load
ir_in => D_Flip_Flop_Load:ir10.load
ir_in => D_Flip_Flop_Load:ir11.load
ir_in => D_Flip_Flop_Load:ir12.load
ir_in => D_Flip_Flop_Load:ir13.load
ir_in => D_Flip_Flop_Load:ir14.load
ir_in => D_Flip_Flop_Load:ir15.load
ir_in => D_Flip_Flop_Load:ir16.load
ir_in => D_Flip_Flop_Load:ir17.load
ir_in => D_Flip_Flop_Load:ir18.load
ir_in => D_Flip_Flop_Load:ir19.load
ir_in => D_Flip_Flop_Load:ir20.load
ir_in => D_Flip_Flop_Load:ir21.load
ir_in => D_Flip_Flop_Load:ir22.load
ir_in => D_Flip_Flop_Load:ir23.load
ir_in => D_Flip_Flop_Load:ir24.load
ir_in => D_Flip_Flop_Load:ir25.load
ir_in => D_Flip_Flop_Load:ir26.load
ir_in => D_Flip_Flop_Load:ir27.load
ir_in => D_Flip_Flop_Load:ir28.load
ir_in => D_Flip_Flop_Load:ir29.load
ir_in => D_Flip_Flop_Load:ir30.load
ir_in => D_Flip_Flop_Load:ir31.load
opcode[0] <= D_Flip_Flop_Load:ir27.q
opcode[1] <= D_Flip_Flop_Load:ir28.q
opcode[2] <= D_Flip_Flop_Load:ir29.q
opcode[3] <= D_Flip_Flop_Load:ir30.q
opcode[4] <= D_Flip_Flop_Load:ir31.q
c3[0] <> c3[0]
c3[1] <> c3[1]
c3[2] <> c3[2]
ra[0] <> ra[0]
ra[1] <> ra[1]
ra[2] <> ra[2]
ra[3] <> ra[3]
ra[4] <> ra[4]
rb[0] <> rb[0]
rb[1] <> rb[1]
rb[2] <> rb[2]
rb[3] <> rb[3]
rb[4] <> rb[4]
rc[0] <> rc[0]
rc[1] <> rc[1]
rc[2] <> rc[2]
rc[3] <> rc[3]
rc[4] <> rc[4]


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff0
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff1
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff2
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff3
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff4
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff5
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff6
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff7
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff8
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff9
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff10
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff11
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff12
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff13
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff14
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff15
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff16
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c1_17
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c1_18
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c1_19
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c1_20
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c1_21
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c1_22
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c1_23
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c1_24
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c1_25
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c1_26
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c1_27
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c1_28
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c1_29
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c1_30
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c1_31
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c2_17
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c2_18
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c2_19
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c2_20
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c2_21
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c2_22
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c2_23
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c2_24
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c2_25
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c2_26
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c2_27
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c2_28
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c2_29
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c2_30
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|Buffer_C:buff_c2_31
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir0
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir0|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir1
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir1|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir2
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir2|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir3
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir3|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir4
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir4|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir5
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir5|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir6
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir6|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir7
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir7|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir8
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir8|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir9
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir9|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir10
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir10|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir11
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir11|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir12
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir12|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir13
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir13|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir14
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir14|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir15
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir15|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir16
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir16|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir17
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir17|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir18
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir18|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir19
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir19|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir20
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir20|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir21
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir21|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir22
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir22|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir23
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir23|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir24
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir24|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir25
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir25|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir26
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir26|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir27
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir27|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir28
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir28|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir29
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir29|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir30
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir30|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir31
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|instruction_register:IRL|D_Flip_Flop_Load:ir31|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML
clock => D_Flip_Flop_load_32:MD_register.clock
clock => D_Flip_Flop_load_32:MA_register.clock
reset => D_Flip_Flop_load_32:MD_register.reset
reset => D_Flip_Flop_load_32:MA_register.reset
cpu_bus[0] <> cpu_bus[0]
cpu_bus[1] <> cpu_bus[1]
cpu_bus[2] <> cpu_bus[2]
cpu_bus[3] <> cpu_bus[3]
cpu_bus[4] <> cpu_bus[4]
cpu_bus[5] <> cpu_bus[5]
cpu_bus[6] <> cpu_bus[6]
cpu_bus[7] <> cpu_bus[7]
cpu_bus[8] <> cpu_bus[8]
cpu_bus[9] <> cpu_bus[9]
cpu_bus[10] <> cpu_bus[10]
cpu_bus[11] <> cpu_bus[11]
cpu_bus[12] <> cpu_bus[12]
cpu_bus[13] <> cpu_bus[13]
cpu_bus[14] <> cpu_bus[14]
cpu_bus[15] <> cpu_bus[15]
cpu_bus[16] <> cpu_bus[16]
cpu_bus[17] <> cpu_bus[17]
cpu_bus[18] <> cpu_bus[18]
cpu_bus[19] <> cpu_bus[19]
cpu_bus[20] <> cpu_bus[20]
cpu_bus[21] <> cpu_bus[21]
cpu_bus[22] <> cpu_bus[22]
cpu_bus[23] <> cpu_bus[23]
cpu_bus[24] <> cpu_bus[24]
cpu_bus[25] <> cpu_bus[25]
cpu_bus[26] <> cpu_bus[26]
cpu_bus[27] <> cpu_bus[27]
cpu_bus[28] <> cpu_bus[28]
cpu_bus[29] <> cpu_bus[29]
cpu_bus[30] <> cpu_bus[30]
cpu_bus[31] <> cpu_bus[31]
ma[0] <= D_Flip_Flop_load_32:MA_register.q[0]
ma[1] <= D_Flip_Flop_load_32:MA_register.q[1]
ma[2] <= D_Flip_Flop_load_32:MA_register.q[2]
ma[3] <= D_Flip_Flop_load_32:MA_register.q[3]
ma[4] <= D_Flip_Flop_load_32:MA_register.q[4]
ma[5] <= D_Flip_Flop_load_32:MA_register.q[5]
ma[6] <= D_Flip_Flop_load_32:MA_register.q[6]
ma[7] <= D_Flip_Flop_load_32:MA_register.q[7]
ma[8] <= D_Flip_Flop_load_32:MA_register.q[8]
ma[9] <= D_Flip_Flop_load_32:MA_register.q[9]
ma[10] <= D_Flip_Flop_load_32:MA_register.q[10]
ma[11] <= D_Flip_Flop_load_32:MA_register.q[11]
ma[12] <= D_Flip_Flop_load_32:MA_register.q[12]
ma[13] <= D_Flip_Flop_load_32:MA_register.q[13]
ma[14] <= D_Flip_Flop_load_32:MA_register.q[14]
ma[15] <= D_Flip_Flop_load_32:MA_register.q[15]
ma[16] <= D_Flip_Flop_load_32:MA_register.q[16]
ma[17] <= D_Flip_Flop_load_32:MA_register.q[17]
ma[18] <= D_Flip_Flop_load_32:MA_register.q[18]
ma[19] <= D_Flip_Flop_load_32:MA_register.q[19]
ma[20] <= D_Flip_Flop_load_32:MA_register.q[20]
ma[21] <= D_Flip_Flop_load_32:MA_register.q[21]
ma[22] <= D_Flip_Flop_load_32:MA_register.q[22]
ma[23] <= D_Flip_Flop_load_32:MA_register.q[23]
ma[24] <= D_Flip_Flop_load_32:MA_register.q[24]
ma[25] <= D_Flip_Flop_load_32:MA_register.q[25]
ma[26] <= D_Flip_Flop_load_32:MA_register.q[26]
ma[27] <= D_Flip_Flop_load_32:MA_register.q[27]
ma[28] <= D_Flip_Flop_load_32:MA_register.q[28]
ma[29] <= D_Flip_Flop_load_32:MA_register.q[29]
ma[30] <= D_Flip_Flop_load_32:MA_register.q[30]
ma[31] <= D_Flip_Flop_load_32:MA_register.q[31]
md[0] <> md[0]
md[1] <> md[1]
md[2] <> md[2]
md[3] <> md[3]
md[4] <> md[4]
md[5] <> md[5]
md[6] <> md[6]
md[7] <> md[7]
md[8] <> md[8]
md[9] <> md[9]
md[10] <> md[10]
md[11] <> md[11]
md[12] <> md[12]
md[13] <> md[13]
md[14] <> md[14]
md[15] <> md[15]
md[16] <> md[16]
md[17] <> md[17]
md[18] <> md[18]
md[19] <> md[19]
md[20] <> md[20]
md[21] <> md[21]
md[22] <> md[22]
md[23] <> md[23]
md[24] <> md[24]
md[25] <> md[25]
md[26] <> md[26]
md[27] <> md[27]
md[28] <> md[28]
md[29] <> md[29]
md[30] <> md[30]
md[31] <> md[31]
ma_in => D_Flip_Flop_load_32:MA_register.load
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => or_gate.IN1
md_bus => md_in.IN0
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => or_gate.IN1
md_read => md_in.IN1
md_write => Buffer_32:buf1.enable
md_out => Buffer_32:buf0.enable


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MD_register|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf0|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1
input[0] => Buffer_C:c:0:buf32.input
input[1] => Buffer_C:c:1:buf32.input
input[2] => Buffer_C:c:2:buf32.input
input[3] => Buffer_C:c:3:buf32.input
input[4] => Buffer_C:c:4:buf32.input
input[5] => Buffer_C:c:5:buf32.input
input[6] => Buffer_C:c:6:buf32.input
input[7] => Buffer_C:c:7:buf32.input
input[8] => Buffer_C:c:8:buf32.input
input[9] => Buffer_C:c:9:buf32.input
input[10] => Buffer_C:c:10:buf32.input
input[11] => Buffer_C:c:11:buf32.input
input[12] => Buffer_C:c:12:buf32.input
input[13] => Buffer_C:c:13:buf32.input
input[14] => Buffer_C:c:14:buf32.input
input[15] => Buffer_C:c:15:buf32.input
input[16] => Buffer_C:c:16:buf32.input
input[17] => Buffer_C:c:17:buf32.input
input[18] => Buffer_C:c:18:buf32.input
input[19] => Buffer_C:c:19:buf32.input
input[20] => Buffer_C:c:20:buf32.input
input[21] => Buffer_C:c:21:buf32.input
input[22] => Buffer_C:c:22:buf32.input
input[23] => Buffer_C:c:23:buf32.input
input[24] => Buffer_C:c:24:buf32.input
input[25] => Buffer_C:c:25:buf32.input
input[26] => Buffer_C:c:26:buf32.input
input[27] => Buffer_C:c:27:buf32.input
input[28] => Buffer_C:c:28:buf32.input
input[29] => Buffer_C:c:29:buf32.input
input[30] => Buffer_C:c:30:buf32.input
input[31] => Buffer_C:c:31:buf32.input
output[0] <= Buffer_C:c:0:buf32.output
output[1] <= Buffer_C:c:1:buf32.output
output[2] <= Buffer_C:c:2:buf32.output
output[3] <= Buffer_C:c:3:buf32.output
output[4] <= Buffer_C:c:4:buf32.output
output[5] <= Buffer_C:c:5:buf32.output
output[6] <= Buffer_C:c:6:buf32.output
output[7] <= Buffer_C:c:7:buf32.output
output[8] <= Buffer_C:c:8:buf32.output
output[9] <= Buffer_C:c:9:buf32.output
output[10] <= Buffer_C:c:10:buf32.output
output[11] <= Buffer_C:c:11:buf32.output
output[12] <= Buffer_C:c:12:buf32.output
output[13] <= Buffer_C:c:13:buf32.output
output[14] <= Buffer_C:c:14:buf32.output
output[15] <= Buffer_C:c:15:buf32.output
output[16] <= Buffer_C:c:16:buf32.output
output[17] <= Buffer_C:c:17:buf32.output
output[18] <= Buffer_C:c:18:buf32.output
output[19] <= Buffer_C:c:19:buf32.output
output[20] <= Buffer_C:c:20:buf32.output
output[21] <= Buffer_C:c:21:buf32.output
output[22] <= Buffer_C:c:22:buf32.output
output[23] <= Buffer_C:c:23:buf32.output
output[24] <= Buffer_C:c:24:buf32.output
output[25] <= Buffer_C:c:25:buf32.output
output[26] <= Buffer_C:c:26:buf32.output
output[27] <= Buffer_C:c:27:buf32.output
output[28] <= Buffer_C:c:28:buf32.output
output[29] <= Buffer_C:c:29:buf32.output
output[30] <= Buffer_C:c:30:buf32.output
output[31] <= Buffer_C:c:31:buf32.output
enable => Buffer_C:c:0:buf32.enable
enable => Buffer_C:c:1:buf32.enable
enable => Buffer_C:c:2:buf32.enable
enable => Buffer_C:c:3:buf32.enable
enable => Buffer_C:c:4:buf32.enable
enable => Buffer_C:c:5:buf32.enable
enable => Buffer_C:c:6:buf32.enable
enable => Buffer_C:c:7:buf32.enable
enable => Buffer_C:c:8:buf32.enable
enable => Buffer_C:c:9:buf32.enable
enable => Buffer_C:c:10:buf32.enable
enable => Buffer_C:c:11:buf32.enable
enable => Buffer_C:c:12:buf32.enable
enable => Buffer_C:c:13:buf32.enable
enable => Buffer_C:c:14:buf32.enable
enable => Buffer_C:c:15:buf32.enable
enable => Buffer_C:c:16:buf32.enable
enable => Buffer_C:c:17:buf32.enable
enable => Buffer_C:c:18:buf32.enable
enable => Buffer_C:c:19:buf32.enable
enable => Buffer_C:c:20:buf32.enable
enable => Buffer_C:c:21:buf32.enable
enable => Buffer_C:c:22:buf32.enable
enable => Buffer_C:c:23:buf32.enable
enable => Buffer_C:c:24:buf32.enable
enable => Buffer_C:c:25:buf32.enable
enable => Buffer_C:c:26:buf32.enable
enable => Buffer_C:c:27:buf32.enable
enable => Buffer_C:c:28:buf32.enable
enable => Buffer_C:c:29:buf32.enable
enable => Buffer_C:c:30:buf32.enable
enable => Buffer_C:c:31:buf32.enable


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:0:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:1:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:2:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:3:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:4:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:5:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:6:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:7:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:8:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:9:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:10:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:11:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:12:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:13:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:14:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:15:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:16:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:17:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:18:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:19:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:20:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:21:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:22:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:23:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:24:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:25:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:26:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:27:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:28:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:29:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:30:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|Buffer_32:buf1|Buffer_C:\c:31:buf32
input => output.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
enable => output.OE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register
clock => D_Flip_Flop_Load:c:0:dff32.clock
clock => D_Flip_Flop_Load:c:1:dff32.clock
clock => D_Flip_Flop_Load:c:2:dff32.clock
clock => D_Flip_Flop_Load:c:3:dff32.clock
clock => D_Flip_Flop_Load:c:4:dff32.clock
clock => D_Flip_Flop_Load:c:5:dff32.clock
clock => D_Flip_Flop_Load:c:6:dff32.clock
clock => D_Flip_Flop_Load:c:7:dff32.clock
clock => D_Flip_Flop_Load:c:8:dff32.clock
clock => D_Flip_Flop_Load:c:9:dff32.clock
clock => D_Flip_Flop_Load:c:10:dff32.clock
clock => D_Flip_Flop_Load:c:11:dff32.clock
clock => D_Flip_Flop_Load:c:12:dff32.clock
clock => D_Flip_Flop_Load:c:13:dff32.clock
clock => D_Flip_Flop_Load:c:14:dff32.clock
clock => D_Flip_Flop_Load:c:15:dff32.clock
clock => D_Flip_Flop_Load:c:16:dff32.clock
clock => D_Flip_Flop_Load:c:17:dff32.clock
clock => D_Flip_Flop_Load:c:18:dff32.clock
clock => D_Flip_Flop_Load:c:19:dff32.clock
clock => D_Flip_Flop_Load:c:20:dff32.clock
clock => D_Flip_Flop_Load:c:21:dff32.clock
clock => D_Flip_Flop_Load:c:22:dff32.clock
clock => D_Flip_Flop_Load:c:23:dff32.clock
clock => D_Flip_Flop_Load:c:24:dff32.clock
clock => D_Flip_Flop_Load:c:25:dff32.clock
clock => D_Flip_Flop_Load:c:26:dff32.clock
clock => D_Flip_Flop_Load:c:27:dff32.clock
clock => D_Flip_Flop_Load:c:28:dff32.clock
clock => D_Flip_Flop_Load:c:29:dff32.clock
clock => D_Flip_Flop_Load:c:30:dff32.clock
clock => D_Flip_Flop_Load:c:31:dff32.clock
reset => D_Flip_Flop_Load:c:0:dff32.reset
reset => D_Flip_Flop_Load:c:1:dff32.reset
reset => D_Flip_Flop_Load:c:2:dff32.reset
reset => D_Flip_Flop_Load:c:3:dff32.reset
reset => D_Flip_Flop_Load:c:4:dff32.reset
reset => D_Flip_Flop_Load:c:5:dff32.reset
reset => D_Flip_Flop_Load:c:6:dff32.reset
reset => D_Flip_Flop_Load:c:7:dff32.reset
reset => D_Flip_Flop_Load:c:8:dff32.reset
reset => D_Flip_Flop_Load:c:9:dff32.reset
reset => D_Flip_Flop_Load:c:10:dff32.reset
reset => D_Flip_Flop_Load:c:11:dff32.reset
reset => D_Flip_Flop_Load:c:12:dff32.reset
reset => D_Flip_Flop_Load:c:13:dff32.reset
reset => D_Flip_Flop_Load:c:14:dff32.reset
reset => D_Flip_Flop_Load:c:15:dff32.reset
reset => D_Flip_Flop_Load:c:16:dff32.reset
reset => D_Flip_Flop_Load:c:17:dff32.reset
reset => D_Flip_Flop_Load:c:18:dff32.reset
reset => D_Flip_Flop_Load:c:19:dff32.reset
reset => D_Flip_Flop_Load:c:20:dff32.reset
reset => D_Flip_Flop_Load:c:21:dff32.reset
reset => D_Flip_Flop_Load:c:22:dff32.reset
reset => D_Flip_Flop_Load:c:23:dff32.reset
reset => D_Flip_Flop_Load:c:24:dff32.reset
reset => D_Flip_Flop_Load:c:25:dff32.reset
reset => D_Flip_Flop_Load:c:26:dff32.reset
reset => D_Flip_Flop_Load:c:27:dff32.reset
reset => D_Flip_Flop_Load:c:28:dff32.reset
reset => D_Flip_Flop_Load:c:29:dff32.reset
reset => D_Flip_Flop_Load:c:30:dff32.reset
reset => D_Flip_Flop_Load:c:31:dff32.reset
d[0] => D_Flip_Flop_Load:c:0:dff32.d
d[1] => D_Flip_Flop_Load:c:1:dff32.d
d[2] => D_Flip_Flop_Load:c:2:dff32.d
d[3] => D_Flip_Flop_Load:c:3:dff32.d
d[4] => D_Flip_Flop_Load:c:4:dff32.d
d[5] => D_Flip_Flop_Load:c:5:dff32.d
d[6] => D_Flip_Flop_Load:c:6:dff32.d
d[7] => D_Flip_Flop_Load:c:7:dff32.d
d[8] => D_Flip_Flop_Load:c:8:dff32.d
d[9] => D_Flip_Flop_Load:c:9:dff32.d
d[10] => D_Flip_Flop_Load:c:10:dff32.d
d[11] => D_Flip_Flop_Load:c:11:dff32.d
d[12] => D_Flip_Flop_Load:c:12:dff32.d
d[13] => D_Flip_Flop_Load:c:13:dff32.d
d[14] => D_Flip_Flop_Load:c:14:dff32.d
d[15] => D_Flip_Flop_Load:c:15:dff32.d
d[16] => D_Flip_Flop_Load:c:16:dff32.d
d[17] => D_Flip_Flop_Load:c:17:dff32.d
d[18] => D_Flip_Flop_Load:c:18:dff32.d
d[19] => D_Flip_Flop_Load:c:19:dff32.d
d[20] => D_Flip_Flop_Load:c:20:dff32.d
d[21] => D_Flip_Flop_Load:c:21:dff32.d
d[22] => D_Flip_Flop_Load:c:22:dff32.d
d[23] => D_Flip_Flop_Load:c:23:dff32.d
d[24] => D_Flip_Flop_Load:c:24:dff32.d
d[25] => D_Flip_Flop_Load:c:25:dff32.d
d[26] => D_Flip_Flop_Load:c:26:dff32.d
d[27] => D_Flip_Flop_Load:c:27:dff32.d
d[28] => D_Flip_Flop_Load:c:28:dff32.d
d[29] => D_Flip_Flop_Load:c:29:dff32.d
d[30] => D_Flip_Flop_Load:c:30:dff32.d
d[31] => D_Flip_Flop_Load:c:31:dff32.d
q[0] <= D_Flip_Flop_Load:c:0:dff32.q
q[1] <= D_Flip_Flop_Load:c:1:dff32.q
q[2] <= D_Flip_Flop_Load:c:2:dff32.q
q[3] <= D_Flip_Flop_Load:c:3:dff32.q
q[4] <= D_Flip_Flop_Load:c:4:dff32.q
q[5] <= D_Flip_Flop_Load:c:5:dff32.q
q[6] <= D_Flip_Flop_Load:c:6:dff32.q
q[7] <= D_Flip_Flop_Load:c:7:dff32.q
q[8] <= D_Flip_Flop_Load:c:8:dff32.q
q[9] <= D_Flip_Flop_Load:c:9:dff32.q
q[10] <= D_Flip_Flop_Load:c:10:dff32.q
q[11] <= D_Flip_Flop_Load:c:11:dff32.q
q[12] <= D_Flip_Flop_Load:c:12:dff32.q
q[13] <= D_Flip_Flop_Load:c:13:dff32.q
q[14] <= D_Flip_Flop_Load:c:14:dff32.q
q[15] <= D_Flip_Flop_Load:c:15:dff32.q
q[16] <= D_Flip_Flop_Load:c:16:dff32.q
q[17] <= D_Flip_Flop_Load:c:17:dff32.q
q[18] <= D_Flip_Flop_Load:c:18:dff32.q
q[19] <= D_Flip_Flop_Load:c:19:dff32.q
q[20] <= D_Flip_Flop_Load:c:20:dff32.q
q[21] <= D_Flip_Flop_Load:c:21:dff32.q
q[22] <= D_Flip_Flop_Load:c:22:dff32.q
q[23] <= D_Flip_Flop_Load:c:23:dff32.q
q[24] <= D_Flip_Flop_Load:c:24:dff32.q
q[25] <= D_Flip_Flop_Load:c:25:dff32.q
q[26] <= D_Flip_Flop_Load:c:26:dff32.q
q[27] <= D_Flip_Flop_Load:c:27:dff32.q
q[28] <= D_Flip_Flop_Load:c:28:dff32.q
q[29] <= D_Flip_Flop_Load:c:29:dff32.q
q[30] <= D_Flip_Flop_Load:c:30:dff32.q
q[31] <= D_Flip_Flop_Load:c:31:dff32.q
load => D_Flip_Flop_Load:c:0:dff32.load
load => D_Flip_Flop_Load:c:1:dff32.load
load => D_Flip_Flop_Load:c:2:dff32.load
load => D_Flip_Flop_Load:c:3:dff32.load
load => D_Flip_Flop_Load:c:4:dff32.load
load => D_Flip_Flop_Load:c:5:dff32.load
load => D_Flip_Flop_Load:c:6:dff32.load
load => D_Flip_Flop_Load:c:7:dff32.load
load => D_Flip_Flop_Load:c:8:dff32.load
load => D_Flip_Flop_Load:c:9:dff32.load
load => D_Flip_Flop_Load:c:10:dff32.load
load => D_Flip_Flop_Load:c:11:dff32.load
load => D_Flip_Flop_Load:c:12:dff32.load
load => D_Flip_Flop_Load:c:13:dff32.load
load => D_Flip_Flop_Load:c:14:dff32.load
load => D_Flip_Flop_Load:c:15:dff32.load
load => D_Flip_Flop_Load:c:16:dff32.load
load => D_Flip_Flop_Load:c:17:dff32.load
load => D_Flip_Flop_Load:c:18:dff32.load
load => D_Flip_Flop_Load:c:19:dff32.load
load => D_Flip_Flop_Load:c:20:dff32.load
load => D_Flip_Flop_Load:c:21:dff32.load
load => D_Flip_Flop_Load:c:22:dff32.load
load => D_Flip_Flop_Load:c:23:dff32.load
load => D_Flip_Flop_Load:c:24:dff32.load
load => D_Flip_Flop_Load:c:25:dff32.load
load => D_Flip_Flop_Load:c:26:dff32.load
load => D_Flip_Flop_Load:c:27:dff32.load
load => D_Flip_Flop_Load:c:28:dff32.load
load => D_Flip_Flop_Load:c:29:dff32.load
load => D_Flip_Flop_Load:c:30:dff32.load
load => D_Flip_Flop_Load:c:31:dff32.load


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:0:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:0:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:1:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:1:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:2:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:2:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:3:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:3:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:4:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:4:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:5:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:5:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:6:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:6:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:7:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:7:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:8:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:8:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:9:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:9:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:10:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:10:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:11:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:11:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:12:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:12:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:13:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:13:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:14:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:14:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:15:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:15:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:16:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:16:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:17:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:17:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:18:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:18:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:19:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:19:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:20:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:20:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:21:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:21:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:22:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:22:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:23:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:23:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:24:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:24:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:25:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:25:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:26:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:26:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:27:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:27:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:28:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:28:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:29:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:29:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:30:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:30:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:31:dff32
clock => D_Flip_Flop:dff0.clock
reset => D_Flip_Flop:dff0.reset
d => d_input.IN0
q <= D_Flip_Flop:dff0.q
load => d_input.IN1
load => d_input.IN1


|src|CPU:cpunit|data_path:dp|memory_interface:MEML|D_Flip_Flop_load_32:MA_register|D_Flip_Flop_Load:\c:31:dff32|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|shift_counter:shLable
clock => D_Flip_Flop:dff0.clock
clock => D_Flip_Flop:dff1.clock
clock => D_Flip_Flop:dff2.clock
clock => D_Flip_Flop:dff3.clock
clock => D_Flip_Flop:dff4.clock
reset => D_Flip_Flop:dff0.reset
reset => D_Flip_Flop:dff1.reset
reset => D_Flip_Flop:dff2.reset
reset => D_Flip_Flop:dff3.reset
reset => D_Flip_Flop:dff4.reset
cpu_bus[0] => mux.IN0
cpu_bus[1] => mux.IN0
cpu_bus[2] => mux.IN0
cpu_bus[3] => mux.IN0
cpu_bus[4] => mux.IN0
n_decrement => mux.IN1
n_decrement => mux.IN1
n_decrement => mux.IN1
n_decrement => mux.IN1
n_decrement => mux.IN1
n_decrement => mux.IN1
n_decrement => mux.IN1
n_decrement => mux.IN1
n_decrement => mux.IN1
n_decrement => mux.IN1
n_in => mux.IN1
n_in => mux.IN1
n_in => mux.IN1
n_in => mux.IN1
n_in => mux.IN1
n_in => mux.IN1
n_in => mux.IN1
n_in => mux.IN1
n_in => mux.IN1
n_in => mux.IN1
n_in => mux.IN1
n_in => mux.IN1
n_in => mux.IN1
n_in => mux.IN1
n_in => mux.IN1
n_equ_zero <= n_equ_zero.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|shift_counter:shLable|D_Flip_Flop:dff0
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|shift_counter:shLable|D_Flip_Flop:dff1
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|shift_counter:shLable|D_Flip_Flop:dff2
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|shift_counter:shLable|D_Flip_Flop:dff3
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|CPU:cpunit|data_path:dp|shift_counter:shLable|D_Flip_Flop:dff4
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|src|memory:mem
clock => ram_data[63][0].CLK
clock => ram_data[63][1].CLK
clock => ram_data[63][2].CLK
clock => ram_data[63][3].CLK
clock => ram_data[63][4].CLK
clock => ram_data[63][5].CLK
clock => ram_data[63][6].CLK
clock => ram_data[63][7].CLK
clock => ram_data[62][0].CLK
clock => ram_data[62][1].CLK
clock => ram_data[62][2].CLK
clock => ram_data[62][3].CLK
clock => ram_data[62][4].CLK
clock => ram_data[62][5].CLK
clock => ram_data[62][6].CLK
clock => ram_data[62][7].CLK
clock => ram_data[61][0].CLK
clock => ram_data[61][1].CLK
clock => ram_data[61][2].CLK
clock => ram_data[61][3].CLK
clock => ram_data[61][4].CLK
clock => ram_data[61][5].CLK
clock => ram_data[61][6].CLK
clock => ram_data[61][7].CLK
clock => ram_data[60][0].CLK
clock => ram_data[60][1].CLK
clock => ram_data[60][2].CLK
clock => ram_data[60][3].CLK
clock => ram_data[60][4].CLK
clock => ram_data[60][5].CLK
clock => ram_data[60][6].CLK
clock => ram_data[60][7].CLK
clock => ram_data[59][0].CLK
clock => ram_data[59][1].CLK
clock => ram_data[59][2].CLK
clock => ram_data[59][3].CLK
clock => ram_data[59][4].CLK
clock => ram_data[59][5].CLK
clock => ram_data[59][6].CLK
clock => ram_data[59][7].CLK
clock => ram_data[58][0].CLK
clock => ram_data[58][1].CLK
clock => ram_data[58][2].CLK
clock => ram_data[58][3].CLK
clock => ram_data[58][4].CLK
clock => ram_data[58][5].CLK
clock => ram_data[58][6].CLK
clock => ram_data[58][7].CLK
clock => ram_data[57][0].CLK
clock => ram_data[57][1].CLK
clock => ram_data[57][2].CLK
clock => ram_data[57][3].CLK
clock => ram_data[57][4].CLK
clock => ram_data[57][5].CLK
clock => ram_data[57][6].CLK
clock => ram_data[57][7].CLK
clock => ram_data[56][0].CLK
clock => ram_data[56][1].CLK
clock => ram_data[56][2].CLK
clock => ram_data[56][3].CLK
clock => ram_data[56][4].CLK
clock => ram_data[56][5].CLK
clock => ram_data[56][6].CLK
clock => ram_data[56][7].CLK
clock => ram_data[55][0].CLK
clock => ram_data[55][1].CLK
clock => ram_data[55][2].CLK
clock => ram_data[55][3].CLK
clock => ram_data[55][4].CLK
clock => ram_data[55][5].CLK
clock => ram_data[55][6].CLK
clock => ram_data[55][7].CLK
clock => ram_data[54][0].CLK
clock => ram_data[54][1].CLK
clock => ram_data[54][2].CLK
clock => ram_data[54][3].CLK
clock => ram_data[54][4].CLK
clock => ram_data[54][5].CLK
clock => ram_data[54][6].CLK
clock => ram_data[54][7].CLK
clock => ram_data[53][0].CLK
clock => ram_data[53][1].CLK
clock => ram_data[53][2].CLK
clock => ram_data[53][3].CLK
clock => ram_data[53][4].CLK
clock => ram_data[53][5].CLK
clock => ram_data[53][6].CLK
clock => ram_data[53][7].CLK
clock => ram_data[52][0].CLK
clock => ram_data[52][1].CLK
clock => ram_data[52][2].CLK
clock => ram_data[52][3].CLK
clock => ram_data[52][4].CLK
clock => ram_data[52][5].CLK
clock => ram_data[52][6].CLK
clock => ram_data[52][7].CLK
clock => ram_data[51][0].CLK
clock => ram_data[51][1].CLK
clock => ram_data[51][2].CLK
clock => ram_data[51][3].CLK
clock => ram_data[51][4].CLK
clock => ram_data[51][5].CLK
clock => ram_data[51][6].CLK
clock => ram_data[51][7].CLK
clock => ram_data[50][0].CLK
clock => ram_data[50][1].CLK
clock => ram_data[50][2].CLK
clock => ram_data[50][3].CLK
clock => ram_data[50][4].CLK
clock => ram_data[50][5].CLK
clock => ram_data[50][6].CLK
clock => ram_data[50][7].CLK
clock => ram_data[49][0].CLK
clock => ram_data[49][1].CLK
clock => ram_data[49][2].CLK
clock => ram_data[49][3].CLK
clock => ram_data[49][4].CLK
clock => ram_data[49][5].CLK
clock => ram_data[49][6].CLK
clock => ram_data[49][7].CLK
clock => ram_data[48][0].CLK
clock => ram_data[48][1].CLK
clock => ram_data[48][2].CLK
clock => ram_data[48][3].CLK
clock => ram_data[48][4].CLK
clock => ram_data[48][5].CLK
clock => ram_data[48][6].CLK
clock => ram_data[48][7].CLK
clock => ram_data[47][0].CLK
clock => ram_data[47][1].CLK
clock => ram_data[47][2].CLK
clock => ram_data[47][3].CLK
clock => ram_data[47][4].CLK
clock => ram_data[47][5].CLK
clock => ram_data[47][6].CLK
clock => ram_data[47][7].CLK
clock => ram_data[46][0].CLK
clock => ram_data[46][1].CLK
clock => ram_data[46][2].CLK
clock => ram_data[46][3].CLK
clock => ram_data[46][4].CLK
clock => ram_data[46][5].CLK
clock => ram_data[46][6].CLK
clock => ram_data[46][7].CLK
clock => ram_data[45][0].CLK
clock => ram_data[45][1].CLK
clock => ram_data[45][2].CLK
clock => ram_data[45][3].CLK
clock => ram_data[45][4].CLK
clock => ram_data[45][5].CLK
clock => ram_data[45][6].CLK
clock => ram_data[45][7].CLK
clock => ram_data[44][0].CLK
clock => ram_data[44][1].CLK
clock => ram_data[44][2].CLK
clock => ram_data[44][3].CLK
clock => ram_data[44][4].CLK
clock => ram_data[44][5].CLK
clock => ram_data[44][6].CLK
clock => ram_data[44][7].CLK
clock => ram_data[43][0].CLK
clock => ram_data[43][1].CLK
clock => ram_data[43][2].CLK
clock => ram_data[43][3].CLK
clock => ram_data[43][4].CLK
clock => ram_data[43][5].CLK
clock => ram_data[43][6].CLK
clock => ram_data[43][7].CLK
clock => ram_data[42][0].CLK
clock => ram_data[42][1].CLK
clock => ram_data[42][2].CLK
clock => ram_data[42][3].CLK
clock => ram_data[42][4].CLK
clock => ram_data[42][5].CLK
clock => ram_data[42][6].CLK
clock => ram_data[42][7].CLK
clock => ram_data[41][0].CLK
clock => ram_data[41][1].CLK
clock => ram_data[41][2].CLK
clock => ram_data[41][3].CLK
clock => ram_data[41][4].CLK
clock => ram_data[41][5].CLK
clock => ram_data[41][6].CLK
clock => ram_data[41][7].CLK
clock => ram_data[40][0].CLK
clock => ram_data[40][1].CLK
clock => ram_data[40][2].CLK
clock => ram_data[40][3].CLK
clock => ram_data[40][4].CLK
clock => ram_data[40][5].CLK
clock => ram_data[40][6].CLK
clock => ram_data[40][7].CLK
clock => ram_data[39][0].CLK
clock => ram_data[39][1].CLK
clock => ram_data[39][2].CLK
clock => ram_data[39][3].CLK
clock => ram_data[39][4].CLK
clock => ram_data[39][5].CLK
clock => ram_data[39][6].CLK
clock => ram_data[39][7].CLK
clock => ram_data[38][0].CLK
clock => ram_data[38][1].CLK
clock => ram_data[38][2].CLK
clock => ram_data[38][3].CLK
clock => ram_data[38][4].CLK
clock => ram_data[38][5].CLK
clock => ram_data[38][6].CLK
clock => ram_data[38][7].CLK
clock => ram_data[37][0].CLK
clock => ram_data[37][1].CLK
clock => ram_data[37][2].CLK
clock => ram_data[37][3].CLK
clock => ram_data[37][4].CLK
clock => ram_data[37][5].CLK
clock => ram_data[37][6].CLK
clock => ram_data[37][7].CLK
clock => ram_data[36][0].CLK
clock => ram_data[36][1].CLK
clock => ram_data[36][2].CLK
clock => ram_data[36][3].CLK
clock => ram_data[36][4].CLK
clock => ram_data[36][5].CLK
clock => ram_data[36][6].CLK
clock => ram_data[36][7].CLK
clock => ram_data[35][0].CLK
clock => ram_data[35][1].CLK
clock => ram_data[35][2].CLK
clock => ram_data[35][3].CLK
clock => ram_data[35][4].CLK
clock => ram_data[35][5].CLK
clock => ram_data[35][6].CLK
clock => ram_data[35][7].CLK
clock => ram_data[34][0].CLK
clock => ram_data[34][1].CLK
clock => ram_data[34][2].CLK
clock => ram_data[34][3].CLK
clock => ram_data[34][4].CLK
clock => ram_data[34][5].CLK
clock => ram_data[34][6].CLK
clock => ram_data[34][7].CLK
clock => ram_data[33][0].CLK
clock => ram_data[33][1].CLK
clock => ram_data[33][2].CLK
clock => ram_data[33][3].CLK
clock => ram_data[33][4].CLK
clock => ram_data[33][5].CLK
clock => ram_data[33][6].CLK
clock => ram_data[33][7].CLK
clock => ram_data[32][0].CLK
clock => ram_data[32][1].CLK
clock => ram_data[32][2].CLK
clock => ram_data[32][3].CLK
clock => ram_data[32][4].CLK
clock => ram_data[32][5].CLK
clock => ram_data[32][6].CLK
clock => ram_data[32][7].CLK
clock => ram_data[31][0].CLK
clock => ram_data[31][1].CLK
clock => ram_data[31][2].CLK
clock => ram_data[31][3].CLK
clock => ram_data[31][4].CLK
clock => ram_data[31][5].CLK
clock => ram_data[31][6].CLK
clock => ram_data[31][7].CLK
clock => ram_data[30][0].CLK
clock => ram_data[30][1].CLK
clock => ram_data[30][2].CLK
clock => ram_data[30][3].CLK
clock => ram_data[30][4].CLK
clock => ram_data[30][5].CLK
clock => ram_data[30][6].CLK
clock => ram_data[30][7].CLK
clock => ram_data[29][0].CLK
clock => ram_data[29][1].CLK
clock => ram_data[29][2].CLK
clock => ram_data[29][3].CLK
clock => ram_data[29][4].CLK
clock => ram_data[29][5].CLK
clock => ram_data[29][6].CLK
clock => ram_data[29][7].CLK
clock => ram_data[28][0].CLK
clock => ram_data[28][1].CLK
clock => ram_data[28][2].CLK
clock => ram_data[28][3].CLK
clock => ram_data[28][4].CLK
clock => ram_data[28][5].CLK
clock => ram_data[28][6].CLK
clock => ram_data[28][7].CLK
clock => ram_data[27][0].CLK
clock => ram_data[27][1].CLK
clock => ram_data[27][2].CLK
clock => ram_data[27][3].CLK
clock => ram_data[27][4].CLK
clock => ram_data[27][5].CLK
clock => ram_data[27][6].CLK
clock => ram_data[27][7].CLK
clock => ram_data[26][0].CLK
clock => ram_data[26][1].CLK
clock => ram_data[26][2].CLK
clock => ram_data[26][3].CLK
clock => ram_data[26][4].CLK
clock => ram_data[26][5].CLK
clock => ram_data[26][6].CLK
clock => ram_data[26][7].CLK
clock => ram_data[25][0].CLK
clock => ram_data[25][1].CLK
clock => ram_data[25][2].CLK
clock => ram_data[25][3].CLK
clock => ram_data[25][4].CLK
clock => ram_data[25][5].CLK
clock => ram_data[25][6].CLK
clock => ram_data[25][7].CLK
clock => ram_data[24][0].CLK
clock => ram_data[24][1].CLK
clock => ram_data[24][2].CLK
clock => ram_data[24][3].CLK
clock => ram_data[24][4].CLK
clock => ram_data[24][5].CLK
clock => ram_data[24][6].CLK
clock => ram_data[24][7].CLK
clock => ram_data[23][0].CLK
clock => ram_data[23][1].CLK
clock => ram_data[23][2].CLK
clock => ram_data[23][3].CLK
clock => ram_data[23][4].CLK
clock => ram_data[23][5].CLK
clock => ram_data[23][6].CLK
clock => ram_data[23][7].CLK
clock => ram_data[22][0].CLK
clock => ram_data[22][1].CLK
clock => ram_data[22][2].CLK
clock => ram_data[22][3].CLK
clock => ram_data[22][4].CLK
clock => ram_data[22][5].CLK
clock => ram_data[22][6].CLK
clock => ram_data[22][7].CLK
clock => ram_data[21][0].CLK
clock => ram_data[21][1].CLK
clock => ram_data[21][2].CLK
clock => ram_data[21][3].CLK
clock => ram_data[21][4].CLK
clock => ram_data[21][5].CLK
clock => ram_data[21][6].CLK
clock => ram_data[21][7].CLK
clock => ram_data[20][0].CLK
clock => ram_data[20][1].CLK
clock => ram_data[20][2].CLK
clock => ram_data[20][3].CLK
clock => ram_data[20][4].CLK
clock => ram_data[20][5].CLK
clock => ram_data[20][6].CLK
clock => ram_data[20][7].CLK
clock => ram_data[19][0].CLK
clock => ram_data[19][1].CLK
clock => ram_data[19][2].CLK
clock => ram_data[19][3].CLK
clock => ram_data[19][4].CLK
clock => ram_data[19][5].CLK
clock => ram_data[19][6].CLK
clock => ram_data[19][7].CLK
clock => ram_data[18][0].CLK
clock => ram_data[18][1].CLK
clock => ram_data[18][2].CLK
clock => ram_data[18][3].CLK
clock => ram_data[18][4].CLK
clock => ram_data[18][5].CLK
clock => ram_data[18][6].CLK
clock => ram_data[18][7].CLK
clock => ram_data[17][0].CLK
clock => ram_data[17][1].CLK
clock => ram_data[17][2].CLK
clock => ram_data[17][3].CLK
clock => ram_data[17][4].CLK
clock => ram_data[17][5].CLK
clock => ram_data[17][6].CLK
clock => ram_data[17][7].CLK
clock => ram_data[16][0].CLK
clock => ram_data[16][1].CLK
clock => ram_data[16][2].CLK
clock => ram_data[16][3].CLK
clock => ram_data[16][4].CLK
clock => ram_data[16][5].CLK
clock => ram_data[16][6].CLK
clock => ram_data[16][7].CLK
clock => ram_data[15][0].CLK
clock => ram_data[15][1].CLK
clock => ram_data[15][2].CLK
clock => ram_data[15][3].CLK
clock => ram_data[15][4].CLK
clock => ram_data[15][5].CLK
clock => ram_data[15][6].CLK
clock => ram_data[15][7].CLK
clock => ram_data[14][0].CLK
clock => ram_data[14][1].CLK
clock => ram_data[14][2].CLK
clock => ram_data[14][3].CLK
clock => ram_data[14][4].CLK
clock => ram_data[14][5].CLK
clock => ram_data[14][6].CLK
clock => ram_data[14][7].CLK
clock => ram_data[13][0].CLK
clock => ram_data[13][1].CLK
clock => ram_data[13][2].CLK
clock => ram_data[13][3].CLK
clock => ram_data[13][4].CLK
clock => ram_data[13][5].CLK
clock => ram_data[13][6].CLK
clock => ram_data[13][7].CLK
clock => ram_data[12][0].CLK
clock => ram_data[12][1].CLK
clock => ram_data[12][2].CLK
clock => ram_data[12][3].CLK
clock => ram_data[12][4].CLK
clock => ram_data[12][5].CLK
clock => ram_data[12][6].CLK
clock => ram_data[12][7].CLK
clock => ram_data[11][0].CLK
clock => ram_data[11][1].CLK
clock => ram_data[11][2].CLK
clock => ram_data[11][3].CLK
clock => ram_data[11][4].CLK
clock => ram_data[11][5].CLK
clock => ram_data[11][6].CLK
clock => ram_data[11][7].CLK
clock => ram_data[10][0].CLK
clock => ram_data[10][1].CLK
clock => ram_data[10][2].CLK
clock => ram_data[10][3].CLK
clock => ram_data[10][4].CLK
clock => ram_data[10][5].CLK
clock => ram_data[10][6].CLK
clock => ram_data[10][7].CLK
clock => ram_data[9][0].CLK
clock => ram_data[9][1].CLK
clock => ram_data[9][2].CLK
clock => ram_data[9][3].CLK
clock => ram_data[9][4].CLK
clock => ram_data[9][5].CLK
clock => ram_data[9][6].CLK
clock => ram_data[9][7].CLK
clock => ram_data[8][0].CLK
clock => ram_data[8][1].CLK
clock => ram_data[8][2].CLK
clock => ram_data[8][3].CLK
clock => ram_data[8][4].CLK
clock => ram_data[8][5].CLK
clock => ram_data[8][6].CLK
clock => ram_data[8][7].CLK
clock => ram_data[7][0].CLK
clock => ram_data[7][1].CLK
clock => ram_data[7][2].CLK
clock => ram_data[7][3].CLK
clock => ram_data[7][4].CLK
clock => ram_data[7][5].CLK
clock => ram_data[7][6].CLK
clock => ram_data[7][7].CLK
clock => ram_data[6][0].CLK
clock => ram_data[6][1].CLK
clock => ram_data[6][2].CLK
clock => ram_data[6][3].CLK
clock => ram_data[6][4].CLK
clock => ram_data[6][5].CLK
clock => ram_data[6][6].CLK
clock => ram_data[6][7].CLK
clock => ram_data[5][0].CLK
clock => ram_data[5][1].CLK
clock => ram_data[5][2].CLK
clock => ram_data[5][3].CLK
clock => ram_data[5][4].CLK
clock => ram_data[5][5].CLK
clock => ram_data[5][6].CLK
clock => ram_data[5][7].CLK
clock => ram_data[4][0].CLK
clock => ram_data[4][1].CLK
clock => ram_data[4][2].CLK
clock => ram_data[4][3].CLK
clock => ram_data[4][4].CLK
clock => ram_data[4][5].CLK
clock => ram_data[4][6].CLK
clock => ram_data[4][7].CLK
clock => ram_data[3][0].CLK
clock => ram_data[3][1].CLK
clock => ram_data[3][2].CLK
clock => ram_data[3][3].CLK
clock => ram_data[3][4].CLK
clock => ram_data[3][5].CLK
clock => ram_data[3][6].CLK
clock => ram_data[3][7].CLK
clock => ram_data[2][0].CLK
clock => ram_data[2][1].CLK
clock => ram_data[2][2].CLK
clock => ram_data[2][3].CLK
clock => ram_data[2][4].CLK
clock => ram_data[2][5].CLK
clock => ram_data[2][6].CLK
clock => ram_data[2][7].CLK
clock => ram_data[1][0].CLK
clock => ram_data[1][1].CLK
clock => ram_data[1][2].CLK
clock => ram_data[1][3].CLK
clock => ram_data[1][4].CLK
clock => ram_data[1][5].CLK
clock => ram_data[1][6].CLK
clock => ram_data[1][7].CLK
clock => ram_data[0][0].CLK
clock => ram_data[0][1].CLK
clock => ram_data[0][2].CLK
clock => ram_data[0][3].CLK
clock => ram_data[0][4].CLK
clock => ram_data[0][5].CLK
clock => ram_data[0][6].CLK
clock => ram_data[0][7].CLK
clock => md[0]~reg0.CLK
clock => md[0]~en.CLK
clock => md[1]~reg0.CLK
clock => md[1]~en.CLK
clock => md[2]~reg0.CLK
clock => md[2]~en.CLK
clock => md[3]~reg0.CLK
clock => md[3]~en.CLK
clock => md[4]~reg0.CLK
clock => md[4]~en.CLK
clock => md[5]~reg0.CLK
clock => md[5]~en.CLK
clock => md[6]~reg0.CLK
clock => md[6]~en.CLK
clock => md[7]~reg0.CLK
clock => md[7]~en.CLK
clock => md[8]~reg0.CLK
clock => md[8]~en.CLK
clock => md[9]~reg0.CLK
clock => md[9]~en.CLK
clock => md[10]~reg0.CLK
clock => md[10]~en.CLK
clock => md[11]~reg0.CLK
clock => md[11]~en.CLK
clock => md[12]~reg0.CLK
clock => md[12]~en.CLK
clock => md[13]~reg0.CLK
clock => md[13]~en.CLK
clock => md[14]~reg0.CLK
clock => md[14]~en.CLK
clock => md[15]~reg0.CLK
clock => md[15]~en.CLK
clock => md[16]~reg0.CLK
clock => md[16]~en.CLK
clock => md[17]~reg0.CLK
clock => md[17]~en.CLK
clock => md[18]~reg0.CLK
clock => md[18]~en.CLK
clock => md[19]~reg0.CLK
clock => md[19]~en.CLK
clock => md[20]~reg0.CLK
clock => md[20]~en.CLK
clock => md[21]~reg0.CLK
clock => md[21]~en.CLK
clock => md[22]~reg0.CLK
clock => md[22]~en.CLK
clock => md[23]~reg0.CLK
clock => md[23]~en.CLK
clock => md[24]~reg0.CLK
clock => md[24]~en.CLK
clock => md[25]~reg0.CLK
clock => md[25]~en.CLK
clock => md[26]~reg0.CLK
clock => md[26]~en.CLK
clock => md[27]~reg0.CLK
clock => md[27]~en.CLK
clock => md[28]~reg0.CLK
clock => md[28]~en.CLK
clock => md[29]~reg0.CLK
clock => md[29]~en.CLK
clock => md[30]~reg0.CLK
clock => md[30]~en.CLK
clock => md[31]~reg0.CLK
clock => md[31]~en.CLK
reset => md[31].IN1
reset => ram_data[63][2].ENA
reset => ram_data[63][1].ENA
reset => ram_data[63][0].ENA
reset => ram_data[63][3].ENA
reset => ram_data[63][4].ENA
reset => ram_data[63][5].ENA
reset => ram_data[63][6].ENA
reset => ram_data[63][7].ENA
reset => ram_data[62][0].ENA
reset => ram_data[62][1].ENA
reset => ram_data[62][2].ENA
reset => ram_data[62][3].ENA
reset => ram_data[62][4].ENA
reset => ram_data[62][5].ENA
reset => ram_data[62][6].ENA
reset => ram_data[62][7].ENA
reset => ram_data[61][0].ENA
reset => ram_data[61][1].ENA
reset => ram_data[61][2].ENA
reset => ram_data[61][3].ENA
reset => ram_data[61][4].ENA
reset => ram_data[61][5].ENA
reset => ram_data[61][6].ENA
reset => ram_data[61][7].ENA
reset => ram_data[60][0].ENA
reset => ram_data[60][1].ENA
reset => ram_data[60][2].ENA
reset => ram_data[60][3].ENA
reset => ram_data[60][4].ENA
reset => ram_data[60][5].ENA
reset => ram_data[60][6].ENA
reset => ram_data[60][7].ENA
reset => ram_data[59][0].ENA
reset => ram_data[59][1].ENA
reset => ram_data[59][2].ENA
reset => ram_data[59][3].ENA
reset => ram_data[59][4].ENA
reset => ram_data[59][5].ENA
reset => ram_data[59][6].ENA
reset => ram_data[59][7].ENA
reset => ram_data[58][0].ENA
reset => ram_data[58][1].ENA
reset => ram_data[58][2].ENA
reset => ram_data[58][3].ENA
reset => ram_data[58][4].ENA
reset => ram_data[58][5].ENA
reset => ram_data[58][6].ENA
reset => ram_data[58][7].ENA
reset => ram_data[57][0].ENA
reset => ram_data[57][1].ENA
reset => ram_data[57][2].ENA
reset => ram_data[57][3].ENA
reset => ram_data[57][4].ENA
reset => ram_data[57][5].ENA
reset => ram_data[57][6].ENA
reset => ram_data[57][7].ENA
reset => ram_data[56][0].ENA
reset => ram_data[56][1].ENA
reset => ram_data[56][2].ENA
reset => ram_data[56][3].ENA
reset => ram_data[56][4].ENA
reset => ram_data[56][5].ENA
reset => ram_data[56][6].ENA
reset => ram_data[56][7].ENA
reset => ram_data[55][0].ENA
reset => ram_data[55][1].ENA
reset => ram_data[55][2].ENA
reset => ram_data[55][3].ENA
reset => ram_data[55][4].ENA
reset => ram_data[55][5].ENA
reset => ram_data[55][6].ENA
reset => ram_data[55][7].ENA
reset => ram_data[54][0].ENA
reset => ram_data[54][1].ENA
reset => ram_data[54][2].ENA
reset => ram_data[54][3].ENA
reset => ram_data[54][4].ENA
reset => ram_data[54][5].ENA
reset => ram_data[54][6].ENA
reset => ram_data[54][7].ENA
reset => ram_data[53][0].ENA
reset => ram_data[53][1].ENA
reset => ram_data[53][2].ENA
reset => ram_data[53][3].ENA
reset => ram_data[53][4].ENA
reset => ram_data[53][5].ENA
reset => ram_data[53][6].ENA
reset => ram_data[53][7].ENA
reset => ram_data[52][0].ENA
reset => ram_data[52][1].ENA
reset => ram_data[52][2].ENA
reset => ram_data[52][3].ENA
reset => ram_data[52][4].ENA
reset => ram_data[52][5].ENA
reset => ram_data[52][6].ENA
reset => ram_data[52][7].ENA
reset => ram_data[51][0].ENA
reset => ram_data[51][1].ENA
reset => ram_data[51][2].ENA
reset => ram_data[51][3].ENA
reset => ram_data[51][4].ENA
reset => ram_data[51][5].ENA
reset => ram_data[51][6].ENA
reset => ram_data[51][7].ENA
reset => ram_data[50][0].ENA
reset => ram_data[50][1].ENA
reset => ram_data[50][2].ENA
reset => ram_data[50][3].ENA
reset => ram_data[50][4].ENA
reset => ram_data[50][5].ENA
reset => ram_data[50][6].ENA
reset => ram_data[50][7].ENA
reset => ram_data[49][0].ENA
reset => ram_data[49][1].ENA
reset => ram_data[49][2].ENA
reset => ram_data[49][3].ENA
reset => ram_data[49][4].ENA
reset => ram_data[49][5].ENA
reset => ram_data[49][6].ENA
reset => ram_data[49][7].ENA
reset => ram_data[48][0].ENA
reset => ram_data[48][1].ENA
reset => ram_data[48][2].ENA
reset => ram_data[48][3].ENA
reset => ram_data[48][4].ENA
reset => ram_data[48][5].ENA
reset => ram_data[48][6].ENA
reset => ram_data[48][7].ENA
reset => ram_data[47][0].ENA
reset => ram_data[47][1].ENA
reset => ram_data[47][2].ENA
reset => ram_data[47][3].ENA
reset => ram_data[47][4].ENA
reset => ram_data[47][5].ENA
reset => ram_data[47][6].ENA
reset => ram_data[47][7].ENA
reset => ram_data[46][0].ENA
reset => ram_data[46][1].ENA
reset => ram_data[46][2].ENA
reset => ram_data[46][3].ENA
reset => ram_data[46][4].ENA
reset => ram_data[46][5].ENA
reset => ram_data[46][6].ENA
reset => ram_data[46][7].ENA
reset => ram_data[45][0].ENA
reset => ram_data[45][1].ENA
reset => ram_data[45][2].ENA
reset => ram_data[45][3].ENA
reset => ram_data[45][4].ENA
reset => ram_data[45][5].ENA
reset => ram_data[45][6].ENA
reset => ram_data[45][7].ENA
reset => ram_data[44][0].ENA
reset => ram_data[44][1].ENA
reset => ram_data[44][2].ENA
reset => ram_data[44][3].ENA
reset => ram_data[44][4].ENA
reset => ram_data[44][5].ENA
reset => ram_data[44][6].ENA
reset => ram_data[44][7].ENA
reset => ram_data[43][0].ENA
reset => ram_data[43][1].ENA
reset => ram_data[43][2].ENA
reset => ram_data[43][3].ENA
reset => ram_data[43][4].ENA
reset => ram_data[43][5].ENA
reset => ram_data[43][6].ENA
reset => ram_data[43][7].ENA
reset => ram_data[42][0].ENA
reset => ram_data[42][1].ENA
reset => ram_data[42][2].ENA
reset => ram_data[42][3].ENA
reset => ram_data[42][4].ENA
reset => ram_data[42][5].ENA
reset => ram_data[42][6].ENA
reset => ram_data[42][7].ENA
reset => ram_data[41][0].ENA
reset => ram_data[41][1].ENA
reset => ram_data[41][2].ENA
reset => ram_data[41][3].ENA
reset => ram_data[41][4].ENA
reset => ram_data[41][5].ENA
reset => ram_data[41][6].ENA
reset => ram_data[41][7].ENA
reset => ram_data[40][0].ENA
reset => ram_data[40][1].ENA
reset => ram_data[40][2].ENA
reset => ram_data[40][3].ENA
reset => ram_data[40][4].ENA
reset => ram_data[40][5].ENA
reset => ram_data[40][6].ENA
reset => ram_data[40][7].ENA
reset => ram_data[39][0].ENA
reset => ram_data[39][1].ENA
reset => ram_data[39][2].ENA
reset => ram_data[39][3].ENA
reset => ram_data[39][4].ENA
reset => ram_data[39][5].ENA
reset => ram_data[39][6].ENA
reset => ram_data[39][7].ENA
reset => ram_data[38][0].ENA
reset => ram_data[38][1].ENA
reset => ram_data[38][2].ENA
reset => ram_data[38][3].ENA
reset => ram_data[38][4].ENA
reset => ram_data[38][5].ENA
reset => ram_data[38][6].ENA
reset => ram_data[38][7].ENA
reset => ram_data[37][0].ENA
reset => ram_data[37][1].ENA
reset => ram_data[37][2].ENA
reset => ram_data[37][3].ENA
reset => ram_data[37][4].ENA
reset => ram_data[37][5].ENA
reset => ram_data[37][6].ENA
reset => ram_data[37][7].ENA
reset => ram_data[36][0].ENA
reset => ram_data[36][1].ENA
reset => ram_data[36][2].ENA
reset => ram_data[36][3].ENA
reset => ram_data[36][4].ENA
reset => ram_data[36][5].ENA
reset => ram_data[36][6].ENA
reset => ram_data[36][7].ENA
reset => ram_data[35][0].ENA
reset => ram_data[35][1].ENA
reset => ram_data[35][2].ENA
reset => ram_data[35][3].ENA
reset => ram_data[35][4].ENA
reset => ram_data[35][5].ENA
reset => ram_data[35][6].ENA
reset => ram_data[35][7].ENA
reset => ram_data[34][0].ENA
reset => ram_data[34][1].ENA
reset => ram_data[34][2].ENA
reset => ram_data[34][3].ENA
reset => ram_data[34][4].ENA
reset => ram_data[34][5].ENA
reset => ram_data[34][6].ENA
reset => ram_data[34][7].ENA
reset => ram_data[33][0].ENA
reset => ram_data[33][1].ENA
reset => ram_data[33][2].ENA
reset => ram_data[33][3].ENA
reset => ram_data[33][4].ENA
reset => ram_data[33][5].ENA
reset => ram_data[33][6].ENA
reset => ram_data[33][7].ENA
reset => ram_data[32][0].ENA
reset => ram_data[32][1].ENA
reset => ram_data[32][2].ENA
reset => ram_data[32][3].ENA
reset => ram_data[32][4].ENA
reset => ram_data[32][5].ENA
reset => ram_data[32][6].ENA
reset => ram_data[32][7].ENA
reset => ram_data[31][0].ENA
reset => ram_data[31][1].ENA
reset => ram_data[31][2].ENA
reset => ram_data[31][3].ENA
reset => ram_data[31][4].ENA
reset => ram_data[31][5].ENA
reset => ram_data[31][6].ENA
reset => ram_data[31][7].ENA
reset => ram_data[30][0].ENA
reset => ram_data[30][1].ENA
reset => ram_data[30][2].ENA
reset => ram_data[30][3].ENA
reset => ram_data[30][4].ENA
reset => ram_data[30][5].ENA
reset => ram_data[30][6].ENA
reset => ram_data[30][7].ENA
reset => ram_data[29][0].ENA
reset => ram_data[29][1].ENA
reset => ram_data[29][2].ENA
reset => ram_data[29][3].ENA
reset => ram_data[29][4].ENA
reset => ram_data[29][5].ENA
reset => ram_data[29][6].ENA
reset => ram_data[29][7].ENA
reset => ram_data[28][0].ENA
reset => ram_data[28][1].ENA
reset => ram_data[28][2].ENA
reset => ram_data[28][3].ENA
reset => ram_data[28][4].ENA
reset => ram_data[28][5].ENA
reset => ram_data[28][6].ENA
reset => ram_data[28][7].ENA
reset => ram_data[27][0].ENA
reset => ram_data[27][1].ENA
reset => ram_data[27][2].ENA
reset => ram_data[27][3].ENA
reset => ram_data[27][4].ENA
reset => ram_data[27][5].ENA
reset => ram_data[27][6].ENA
reset => ram_data[27][7].ENA
reset => ram_data[26][0].ENA
reset => ram_data[26][1].ENA
reset => ram_data[26][2].ENA
reset => ram_data[26][3].ENA
reset => ram_data[26][4].ENA
reset => ram_data[26][5].ENA
reset => ram_data[26][6].ENA
reset => ram_data[26][7].ENA
reset => ram_data[25][0].ENA
reset => ram_data[25][1].ENA
reset => ram_data[25][2].ENA
reset => ram_data[25][3].ENA
reset => ram_data[25][4].ENA
reset => ram_data[25][5].ENA
reset => ram_data[25][6].ENA
reset => ram_data[25][7].ENA
reset => ram_data[24][0].ENA
reset => ram_data[24][1].ENA
reset => ram_data[24][2].ENA
reset => ram_data[24][3].ENA
reset => ram_data[24][4].ENA
reset => ram_data[24][5].ENA
reset => ram_data[24][6].ENA
reset => ram_data[24][7].ENA
reset => ram_data[23][0].ENA
reset => ram_data[23][1].ENA
reset => ram_data[23][2].ENA
reset => ram_data[23][3].ENA
reset => ram_data[23][4].ENA
reset => ram_data[23][5].ENA
reset => ram_data[23][6].ENA
reset => ram_data[23][7].ENA
reset => ram_data[22][0].ENA
reset => ram_data[22][1].ENA
reset => ram_data[22][2].ENA
reset => ram_data[22][3].ENA
reset => ram_data[22][4].ENA
reset => ram_data[22][5].ENA
reset => ram_data[22][6].ENA
reset => ram_data[22][7].ENA
reset => ram_data[21][0].ENA
reset => ram_data[21][1].ENA
reset => ram_data[21][2].ENA
reset => ram_data[21][3].ENA
reset => ram_data[21][4].ENA
reset => ram_data[21][5].ENA
reset => ram_data[21][6].ENA
reset => ram_data[21][7].ENA
reset => ram_data[20][0].ENA
reset => ram_data[20][1].ENA
reset => ram_data[20][2].ENA
reset => ram_data[20][3].ENA
reset => ram_data[20][4].ENA
reset => ram_data[20][5].ENA
reset => ram_data[20][6].ENA
reset => ram_data[20][7].ENA
reset => ram_data[19][0].ENA
reset => ram_data[19][1].ENA
reset => ram_data[19][2].ENA
reset => ram_data[19][3].ENA
reset => ram_data[19][4].ENA
reset => ram_data[19][5].ENA
reset => ram_data[19][6].ENA
reset => ram_data[19][7].ENA
reset => ram_data[18][0].ENA
reset => ram_data[18][1].ENA
reset => ram_data[18][2].ENA
reset => ram_data[18][3].ENA
reset => ram_data[18][4].ENA
reset => ram_data[18][5].ENA
reset => ram_data[18][6].ENA
reset => ram_data[18][7].ENA
reset => ram_data[17][0].ENA
reset => ram_data[17][1].ENA
reset => ram_data[17][2].ENA
reset => ram_data[17][3].ENA
reset => ram_data[17][4].ENA
reset => ram_data[17][5].ENA
reset => ram_data[17][6].ENA
reset => ram_data[17][7].ENA
reset => ram_data[16][0].ENA
reset => ram_data[16][1].ENA
reset => ram_data[16][2].ENA
reset => ram_data[16][3].ENA
reset => ram_data[16][4].ENA
reset => ram_data[16][5].ENA
reset => ram_data[16][6].ENA
reset => ram_data[16][7].ENA
reset => ram_data[15][0].ENA
reset => ram_data[15][1].ENA
reset => ram_data[15][2].ENA
reset => ram_data[15][3].ENA
reset => ram_data[15][4].ENA
reset => ram_data[15][5].ENA
reset => ram_data[15][6].ENA
reset => ram_data[15][7].ENA
reset => ram_data[14][0].ENA
reset => ram_data[14][1].ENA
reset => ram_data[14][2].ENA
reset => ram_data[14][3].ENA
reset => ram_data[14][4].ENA
reset => ram_data[14][5].ENA
reset => ram_data[14][6].ENA
reset => ram_data[14][7].ENA
reset => ram_data[13][0].ENA
reset => ram_data[13][1].ENA
reset => ram_data[13][2].ENA
reset => ram_data[13][3].ENA
reset => ram_data[13][4].ENA
reset => ram_data[13][5].ENA
reset => ram_data[13][6].ENA
reset => ram_data[13][7].ENA
reset => ram_data[12][0].ENA
reset => ram_data[12][1].ENA
reset => ram_data[12][2].ENA
reset => ram_data[12][3].ENA
reset => ram_data[12][4].ENA
reset => ram_data[12][5].ENA
reset => ram_data[12][6].ENA
reset => ram_data[12][7].ENA
reset => ram_data[11][0].ENA
reset => ram_data[11][1].ENA
reset => ram_data[11][2].ENA
reset => ram_data[11][3].ENA
reset => ram_data[11][4].ENA
reset => ram_data[11][5].ENA
reset => ram_data[11][6].ENA
reset => ram_data[11][7].ENA
reset => ram_data[10][0].ENA
reset => ram_data[10][1].ENA
reset => ram_data[10][2].ENA
reset => ram_data[10][3].ENA
reset => ram_data[10][4].ENA
reset => ram_data[10][5].ENA
reset => ram_data[10][6].ENA
reset => ram_data[10][7].ENA
reset => ram_data[9][0].ENA
reset => ram_data[9][1].ENA
reset => ram_data[9][2].ENA
reset => ram_data[9][3].ENA
reset => ram_data[9][4].ENA
reset => ram_data[9][5].ENA
reset => ram_data[9][6].ENA
reset => ram_data[9][7].ENA
reset => ram_data[8][0].ENA
reset => ram_data[8][1].ENA
reset => ram_data[8][2].ENA
reset => ram_data[8][3].ENA
reset => ram_data[8][4].ENA
reset => ram_data[8][5].ENA
reset => ram_data[8][6].ENA
reset => ram_data[8][7].ENA
reset => ram_data[7][0].ENA
reset => ram_data[7][1].ENA
reset => ram_data[7][2].ENA
reset => ram_data[7][3].ENA
reset => ram_data[7][4].ENA
reset => ram_data[7][5].ENA
reset => ram_data[7][6].ENA
reset => ram_data[7][7].ENA
reset => ram_data[6][0].ENA
reset => ram_data[6][1].ENA
reset => ram_data[6][2].ENA
reset => ram_data[6][3].ENA
reset => ram_data[6][4].ENA
reset => ram_data[6][5].ENA
reset => ram_data[6][6].ENA
reset => ram_data[6][7].ENA
reset => ram_data[5][0].ENA
reset => ram_data[5][1].ENA
reset => ram_data[5][2].ENA
reset => ram_data[5][3].ENA
reset => ram_data[5][4].ENA
reset => ram_data[5][5].ENA
reset => ram_data[5][6].ENA
reset => ram_data[5][7].ENA
reset => ram_data[4][0].ENA
reset => ram_data[4][1].ENA
reset => ram_data[4][2].ENA
reset => ram_data[4][3].ENA
reset => ram_data[4][4].ENA
reset => ram_data[4][5].ENA
reset => ram_data[4][6].ENA
reset => ram_data[4][7].ENA
reset => ram_data[3][0].ENA
reset => ram_data[3][1].ENA
reset => ram_data[3][2].ENA
reset => ram_data[3][3].ENA
reset => ram_data[3][4].ENA
reset => ram_data[3][5].ENA
reset => ram_data[3][6].ENA
reset => ram_data[3][7].ENA
reset => ram_data[2][0].ENA
reset => ram_data[2][1].ENA
reset => ram_data[2][2].ENA
reset => ram_data[2][3].ENA
reset => ram_data[2][4].ENA
reset => ram_data[2][5].ENA
reset => ram_data[2][6].ENA
reset => ram_data[2][7].ENA
reset => ram_data[1][0].ENA
reset => ram_data[1][1].ENA
reset => ram_data[1][2].ENA
reset => ram_data[1][3].ENA
reset => ram_data[1][4].ENA
reset => ram_data[1][5].ENA
reset => ram_data[1][6].ENA
reset => ram_data[1][7].ENA
reset => ram_data[0][0].ENA
reset => ram_data[0][1].ENA
reset => ram_data[0][2].ENA
reset => ram_data[0][3].ENA
reset => ram_data[0][4].ENA
reset => ram_data[0][5].ENA
reset => ram_data[0][6].ENA
reset => ram_data[0][7].ENA
reset => md[0]~en.DATAIN
reset => md[1]~en.DATAIN
reset => md[2]~en.DATAIN
reset => md[3]~en.DATAIN
reset => md[4]~en.DATAIN
reset => md[5]~en.DATAIN
reset => md[6]~en.DATAIN
reset => md[7]~en.DATAIN
reset => md[8]~en.DATAIN
reset => md[9]~en.DATAIN
reset => md[10]~en.DATAIN
reset => md[11]~en.DATAIN
reset => md[12]~en.DATAIN
reset => md[13]~en.DATAIN
reset => md[14]~en.DATAIN
reset => md[15]~en.DATAIN
reset => md[16]~en.DATAIN
reset => md[17]~en.DATAIN
reset => md[18]~en.DATAIN
reset => md[19]~en.DATAIN
reset => md[20]~en.DATAIN
reset => md[21]~en.DATAIN
reset => md[22]~en.DATAIN
reset => md[23]~en.DATAIN
reset => md[24]~en.DATAIN
reset => md[25]~en.DATAIN
reset => md[26]~en.DATAIN
reset => md[27]~en.DATAIN
reset => md[28]~en.DATAIN
reset => md[29]~en.DATAIN
reset => md[30]~en.DATAIN
reset => md[31]~en.DATAIN
done <= done.DB_MAX_OUTPUT_PORT_TYPE
md_read <= r.DB_MAX_OUTPUT_PORT_TYPE
md_write <= w.DB_MAX_OUTPUT_PORT_TYPE
r => done.IN0
r => md[31].IN0
r => md_read.DATAIN
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => ram_data.OUTPUTSELECT
w => done.IN1
w => md_write.DATAIN
w => md[31].IN1
ma[0] => Decoder0.IN5
ma[0] => Add0.IN14
ma[0] => Decoder2.IN5
ma[0] => Add2.IN14
ma[0] => Mux0.IN69
ma[0] => Mux1.IN69
ma[0] => Mux2.IN69
ma[0] => Mux3.IN69
ma[0] => Mux4.IN69
ma[0] => Mux5.IN69
ma[0] => Mux6.IN69
ma[0] => Mux7.IN69
ma[0] => Mux16.IN69
ma[0] => Mux17.IN69
ma[0] => Mux18.IN69
ma[0] => Mux19.IN69
ma[0] => Mux20.IN69
ma[0] => Mux21.IN69
ma[0] => Mux22.IN69
ma[0] => Mux23.IN69
ma[1] => Decoder0.IN4
ma[1] => Add0.IN13
ma[1] => Add1.IN12
ma[1] => Add2.IN13
ma[1] => Mux0.IN68
ma[1] => Mux1.IN68
ma[1] => Mux2.IN68
ma[1] => Mux3.IN68
ma[1] => Mux4.IN68
ma[1] => Mux5.IN68
ma[1] => Mux6.IN68
ma[1] => Mux7.IN68
ma[2] => Decoder0.IN3
ma[2] => Add0.IN12
ma[2] => Add1.IN11
ma[2] => Add2.IN12
ma[2] => Mux0.IN67
ma[2] => Mux1.IN67
ma[2] => Mux2.IN67
ma[2] => Mux3.IN67
ma[2] => Mux4.IN67
ma[2] => Mux5.IN67
ma[2] => Mux6.IN67
ma[2] => Mux7.IN67
ma[3] => Decoder0.IN2
ma[3] => Add0.IN11
ma[3] => Add1.IN10
ma[3] => Add2.IN11
ma[3] => Mux0.IN66
ma[3] => Mux1.IN66
ma[3] => Mux2.IN66
ma[3] => Mux3.IN66
ma[3] => Mux4.IN66
ma[3] => Mux5.IN66
ma[3] => Mux6.IN66
ma[3] => Mux7.IN66
ma[4] => Decoder0.IN1
ma[4] => Add0.IN10
ma[4] => Add1.IN9
ma[4] => Add2.IN10
ma[4] => Mux0.IN65
ma[4] => Mux1.IN65
ma[4] => Mux2.IN65
ma[4] => Mux3.IN65
ma[4] => Mux4.IN65
ma[4] => Mux5.IN65
ma[4] => Mux6.IN65
ma[4] => Mux7.IN65
ma[5] => Decoder0.IN0
ma[5] => Add0.IN9
ma[5] => Add1.IN8
ma[5] => Add2.IN9
ma[5] => Mux0.IN64
ma[5] => Mux1.IN64
ma[5] => Mux2.IN64
ma[5] => Mux3.IN64
ma[5] => Mux4.IN64
ma[5] => Mux5.IN64
ma[5] => Mux6.IN64
ma[5] => Mux7.IN64
ma[6] => Add0.IN8
ma[6] => Add1.IN7
ma[6] => Add2.IN8
ma[7] => ~NO_FANOUT~
ma[8] => ~NO_FANOUT~
ma[9] => ~NO_FANOUT~
ma[10] => ~NO_FANOUT~
ma[11] => ~NO_FANOUT~
ma[12] => ~NO_FANOUT~
ma[13] => ~NO_FANOUT~
ma[14] => ~NO_FANOUT~
ma[15] => ~NO_FANOUT~
ma[16] => ~NO_FANOUT~
ma[17] => ~NO_FANOUT~
ma[18] => ~NO_FANOUT~
ma[19] => ~NO_FANOUT~
ma[20] => ~NO_FANOUT~
ma[21] => ~NO_FANOUT~
ma[22] => ~NO_FANOUT~
ma[23] => ~NO_FANOUT~
ma[24] => ~NO_FANOUT~
ma[25] => ~NO_FANOUT~
ma[26] => ~NO_FANOUT~
ma[27] => ~NO_FANOUT~
ma[28] => ~NO_FANOUT~
ma[29] => ~NO_FANOUT~
ma[30] => ~NO_FANOUT~
ma[31] => ~NO_FANOUT~
md[0] <> md[0]
md[1] <> md[1]
md[2] <> md[2]
md[3] <> md[3]
md[4] <> md[4]
md[5] <> md[5]
md[6] <> md[6]
md[7] <> md[7]
md[8] <> md[8]
md[9] <> md[9]
md[10] <> md[10]
md[11] <> md[11]
md[12] <> md[12]
md[13] <> md[13]
md[14] <> md[14]
md[15] <> md[15]
md[16] <> md[16]
md[17] <> md[17]
md[18] <> md[18]
md[19] <> md[19]
md[20] <> md[20]
md[21] <> md[21]
md[22] <> md[22]
md[23] <> md[23]
md[24] <> md[24]
md[25] <> md[25]
md[26] <> md[26]
md[27] <> md[27]
md[28] <> md[28]
md[29] <> md[29]
md[30] <> md[30]
md[31] <> md[31]


