// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

#ifndef __reduce_add_sub_m_H__
#define __reduce_add_sub_m_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct reduce_add_sub_m_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 8;
  static const unsigned AddressRange = 32;
  static const unsigned AddressWidth = 5;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(reduce_add_sub_m_ram) {
        ram[0] = "0b11101101";
        ram[1] = "0b11010011";
        ram[2] = "0b11110101";
        ram[3] = "0b01011100";
        ram[4] = "0b00011010";
        ram[5] = "0b01100011";
        ram[6] = "0b00010010";
        ram[7] = "0b01011000";
        ram[8] = "0b11010110";
        ram[9] = "0b10011100";
        ram[10] = "0b11110111";
        ram[11] = "0b10100010";
        ram[12] = "0b11011110";
        ram[13] = "0b11111001";
        ram[14] = "0b11011110";
        ram[15] = "0b00010100";
        for (unsigned i = 16; i < 31 ; i = i + 1) {
            ram[i] = "0b00000000";
        }
        ram[31] = "0b00010000";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(reduce_add_sub_m) {


static const unsigned DataWidth = 8;
static const unsigned AddressRange = 32;
static const unsigned AddressWidth = 5;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


reduce_add_sub_m_ram* meminst;


SC_CTOR(reduce_add_sub_m) {
meminst = new reduce_add_sub_m_ram("reduce_add_sub_m_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~reduce_add_sub_m() {
    delete meminst;
}


};//endmodule
#endif
