
---------- Begin Simulation Statistics ----------
final_tick                                  661946500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228547                       # Simulator instruction rate (inst/s)
host_mem_usage                                 699844                       # Number of bytes of host memory used
host_op_rate                                   239557                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.11                       # Real time elapsed on the host
host_tick_rate                               81620980                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1853488                       # Number of instructions simulated
sim_ops                                       1942803                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000662                       # Number of seconds simulated
sim_ticks                                   661946500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.604489                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  72837                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups               83143                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect               507                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect             2158                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           140531                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              2476                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           3577                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            1101                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 180437                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  11651                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           89                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                     853487                       # Number of instructions committed
system.cpu0.committedOps                       940768                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              1.551117                       # CPI: cycles per instruction
system.cpu0.discardedOps                        11883                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions            410922                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions           158272                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions          108191                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                         328308                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.644697                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.numCycles                         1323858                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                 600935     63.88%     63.88% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2957      0.31%     64.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::MemRead                185144     19.68%     83.87% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               151732     16.13%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                  940768                       # Class of committed instruction
system.cpu0.tickCycles                         995550                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   23                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            69.770851                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                  36172                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups               51844                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                29                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             1064                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted            40239                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 9                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            142                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             133                       # Number of indirect misses.
system.cpu1.branchPred.lookups                  63043                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                   7193                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           78                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    1000001                       # Number of instructions committed
system.cpu1.committedOps                      1002035                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              1.323892                       # CPI: cycles per instruction
system.cpu1.discardedOps                         3294                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions            573630                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions           209047                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions          183141                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                         110033                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.755349                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.numCycles                         1323893                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                 611683     61.04%     61.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    10      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               4      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     61.05% # Class of committed instruction
system.cpu1.op_class_0::MemRead                207736     20.73%     81.78% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               182602     18.22%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 1002035                       # Class of committed instruction
system.cpu1.tickCycles                        1213860                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3030                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2670                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         7289                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1251                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1779                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1778                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1251                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       193856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  193856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3030                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3030    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3030                       # Request fanout histogram
system.membus.respLayer1.occupancy           16117000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             3416000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.pwrStateResidencyTicks::ON      661946500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       248660                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          248660                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       248660                       # number of overall hits
system.cpu0.icache.overall_hits::total         248660                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         1974                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1974                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         1974                       # number of overall misses
system.cpu0.icache.overall_misses::total         1974                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     57928000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     57928000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     57928000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     57928000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       250634                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       250634                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       250634                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       250634                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.007876                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007876                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.007876                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007876                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 29345.491388                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29345.491388                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 29345.491388                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29345.491388                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         1628                       # number of writebacks
system.cpu0.icache.writebacks::total             1628                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         1974                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1974                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         1974                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1974                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     55954000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     55954000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     55954000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     55954000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.007876                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007876                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.007876                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007876                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 28345.491388                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28345.491388                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 28345.491388                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28345.491388                       # average overall mshr miss latency
system.cpu0.icache.replacements                  1628                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       248660                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         248660                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         1974                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1974                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     57928000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     57928000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       250634                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       250634                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.007876                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007876                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 29345.491388                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29345.491388                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         1974                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1974                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     55954000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     55954000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.007876                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007876                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 28345.491388                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28345.491388                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          335.087075                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             250634                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1974                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           126.967579                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   335.087075                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.654467                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.654467                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           503242                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          503242                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       322096                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          322096                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       322118                       # number of overall hits
system.cpu0.dcache.overall_hits::total         322118                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         3213                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3213                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         3227                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3227                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    251177000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    251177000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    251177000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    251177000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       325309                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       325309                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       325345                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       325345                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.009877                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009877                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.009919                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009919                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78175.225646                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78175.225646                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77836.070654                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77836.070654                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          689                       # number of writebacks
system.cpu0.dcache.writebacks::total              689                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         1401                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1401                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         1401                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1401                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         1812                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1812                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         1822                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1822                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    141778000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    141778000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    142819000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    142819000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.005570                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005570                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.005600                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005600                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78243.929360                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78243.929360                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78385.839737                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78385.839737                       # average overall mshr miss latency
system.cpu0.dcache.replacements                   799                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       181859                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         181859                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data          163                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          163                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     13581000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     13581000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       182022                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       182022                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.000895                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000895                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83319.018405                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83319.018405                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data           10                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data          153                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     12541000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     12541000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.000841                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000841                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 81967.320261                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81967.320261                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       140237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        140237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         3050                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3050                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    237596000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    237596000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       143287                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       143287                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.021286                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.021286                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77900.327869                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77900.327869                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         1391                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1391                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1659                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1659                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    129237000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    129237000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.011578                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.011578                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 77900.542495                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 77900.542495                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           22                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           22                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           14                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.388889                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.388889                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           10                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      1041000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1041000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data       104100                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total       104100                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1023                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1023                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       177000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       177000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.001951                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.001951                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data        88500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        88500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       175000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       175000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001951                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001951                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        87500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        87500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1025                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1025                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1025                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1025                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          686.079714                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             325989                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             1823                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           178.820077                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           176500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   686.079714                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.670000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.670000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          754                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           656613                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          656613                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON      661946500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       181273                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          181273                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       181273                       # number of overall hits
system.cpu1.icache.overall_hits::total         181273                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          588                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           588                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          588                       # number of overall misses
system.cpu1.icache.overall_misses::total          588                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     45617000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     45617000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     45617000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     45617000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       181861                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       181861                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       181861                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       181861                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003233                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003233                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003233                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003233                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77579.931973                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77579.931973                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77579.931973                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77579.931973                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          208                       # number of writebacks
system.cpu1.icache.writebacks::total              208                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          588                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          588                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          588                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          588                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     45029000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     45029000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     45029000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     45029000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003233                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003233                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003233                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003233                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76579.931973                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76579.931973                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76579.931973                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76579.931973                       # average overall mshr miss latency
system.cpu1.icache.replacements                   208                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       181273                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         181273                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          588                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          588                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     45617000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     45617000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       181861                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       181861                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003233                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003233                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77579.931973                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77579.931973                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          588                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          588                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     45029000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     45029000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003233                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003233                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76579.931973                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76579.931973                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          361.739372                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             181861                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              588                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           309.287415                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   361.739372                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.706522                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.706522                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           364310                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          364310                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       229626                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          229626                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       229626                       # number of overall hits
system.cpu1.dcache.overall_hits::total         229626                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data          358                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           358                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data          358                       # number of overall misses
system.cpu1.dcache.overall_misses::total          358                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     27871500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     27871500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     27871500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     27871500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       229984                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       229984                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       229984                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       229984                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.001557                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.001557                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.001557                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.001557                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77853.351955                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77853.351955                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77853.351955                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77853.351955                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu1.dcache.writebacks::total                1                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data           99                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data           99                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          259                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          259                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          259                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          259                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     20367500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     20367500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     20367500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     20367500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.001126                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001126                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.001126                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001126                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 78638.996139                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78638.996139                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 78638.996139                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78638.996139                       # average overall mshr miss latency
system.cpu1.dcache.replacements                     9                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       144453                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         144453                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          144                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          144                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data     11015000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     11015000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       144597                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       144597                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.000996                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000996                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76493.055556                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76493.055556                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data            6                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          138                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          138                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data     10470000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     10470000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.000954                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000954                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75869.565217                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75869.565217                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data        85173                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         85173                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          214                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          214                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     16856500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     16856500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data        85387                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        85387                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.002506                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002506                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78768.691589                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78768.691589                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data           93                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           93                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          121                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          121                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      9897500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9897500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.001417                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001417                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81797.520661                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81797.520661                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data           19                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           19                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          237.439510                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             229923                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              259                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           887.733591                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   237.439510                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.231875                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.231875                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.244141                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           460303                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          460303                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1517                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                  18                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  22                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1601                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1517                       # number of overall hits
system.l2.overall_hits::.cpu0.data                 18                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 44                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 22                       # number of overall hits
system.l2.overall_hits::total                    1601                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               457                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              1806                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               544                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               237                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3044                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              457                       # number of overall misses
system.l2.overall_misses::.cpu0.data             1806                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              544                       # number of overall misses
system.l2.overall_misses::.cpu1.data              237                       # number of overall misses
system.l2.overall_misses::total                  3044                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37051500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    140052000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     43649000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     19724500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        240477000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37051500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    140052000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     43649000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     19724500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       240477000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            1974                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data            1824                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             588                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             259                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4645                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           1974                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data           1824                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            588                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            259                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4645                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.231510                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.990132                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.925170                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.915058                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.655328                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.231510                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.990132                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.925170                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.915058                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.655328                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81075.492341                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 77548.172757                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80237.132353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83225.738397                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79000.328515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81075.492341                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 77548.172757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80237.132353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83225.738397                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79000.328515                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu0.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  14                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 14                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst          457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         1800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3030                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         1800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3030                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     32481500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    121387500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     38209000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     16780500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    208858500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     32481500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    121387500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     38209000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     16780500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    208858500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.231510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.986842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.925170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.884170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.652314                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.231510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.986842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.925170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.884170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.652314                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71075.492341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 67437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70237.132353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73277.292576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68930.198020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71075.492341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 67437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70237.132353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73277.292576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68930.198020                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          690                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              690                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          690                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          690                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1812                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1812                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1812                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1812                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           1658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data            121                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1779                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    126737500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      9715000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     136452500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1659                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data          121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1780                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.999397                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999438                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 76439.987937                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 80289.256198                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76701.798763                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         1658                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data          121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1779                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    110167500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      8505000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    118672500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.999397                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 66446.019300                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70289.256198                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66707.419899                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1517                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst            44                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1561                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          457                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          544                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1001                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37051500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     43649000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     80700500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         1974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          588                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.231510                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.925170                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.390710                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81075.492341                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80237.132353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80619.880120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          457                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          544                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1001                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     32481500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     38209000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     70690500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.231510                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.925170                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.390710                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71075.492341                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70237.132353                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70619.880120                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data           17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           22                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                39                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data          116                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     13314500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data     10009500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23324000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data          165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data          138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           303                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.896970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.840580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.871287                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89962.837838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86288.793103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88348.484848                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data          108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     11220000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      8275500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19495500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.860606                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.782609                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.825083                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79014.084507                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data        76625                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        77982                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2067.269646                       # Cycle average of tags in use
system.l2.tags.total_refs                        7228                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3029                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.386266                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu0.inst      439.466319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      903.641030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      507.039644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      217.122652                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu0.inst       0.013411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.027577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.015474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.063088                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3029                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2746                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.092438                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     60973                       # Number of tag accesses
system.l2.tags.data_accesses                    60973                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         29248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        115136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         34816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data         14656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             193856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        29248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        34816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64064                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu0.inst            457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           1799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3029                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         44184840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        173935507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         52596396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         22140762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             292857504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     44184840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     52596396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         96781235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        44184840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       173935507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        52596396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        22140762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            292857504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu0.inst::samples       457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      1800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000559500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6183                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3030                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3030                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     27940000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   15145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                84733750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9221.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4998.35                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27964.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2308                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3030                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.871012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.910135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.183771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          244     33.84%     33.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          130     18.03%     51.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          126     17.48%     69.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          100     13.87%     83.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           69      9.57%     92.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           29      4.02%     96.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.69%     97.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.69%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      1.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          721                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 193856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  193920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       292.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    292.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     661925000                       # Total gap between requests
system.mem_ctrls.avgGap                     218457.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        29248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       115136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        34816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data        14656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu0.inst 44184839.711366400123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 173935506.872534245253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 52596395.630160443485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 22140762.131078567356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         1800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          544                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          229                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     13739750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     47747000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     15903500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      7343500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30065.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     26526.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29234.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32067.69                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2470440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1313070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8046780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     52244400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        278248920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         19928160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          362251770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.252338                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     49535500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     21941500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    590469500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2677500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1423125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13580280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52244400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        291456960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          8805600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          370187865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.241366                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     20507750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     21941500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    619497250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    661946500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2865                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          690                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1836                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             118                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1780                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1779                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2562                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          303                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         5576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         4446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       230528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       160768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        50944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        16640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 458880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4645                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015501                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.123546                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4573     98.45%     98.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     72      1.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4645                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            6170500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            392991                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            882000                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2737494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2961000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
