<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › sysdev › qe_lib › ucc.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ucc.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/powerpc/sysdev/qe_lib/ucc.c</span>
<span class="cm"> *</span>
<span class="cm"> * QE UCC API Set - UCC specific routines implementations.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006 Freescale Semicondutor, Inc. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: 	Shlomi Gridish &lt;gridish@freescale.com&gt;</span>
<span class="cm"> * 		Li Yang &lt;leoli@freescale.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/stddef.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>

<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/immap_qe.h&gt;</span>
<span class="cp">#include &lt;asm/qe.h&gt;</span>
<span class="cp">#include &lt;asm/ucc.h&gt;</span>

<span class="kt">int</span> <span class="nf">ucc_set_qe_mux_mii_mng</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ucc_num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ucc_num</span> <span class="o">&gt;</span> <span class="n">UCC_MAX_NUM</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmxgcr_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">clrsetbits_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qe_immr</span><span class="o">-&gt;</span><span class="n">qmx</span><span class="p">.</span><span class="n">cmxgcr</span><span class="p">,</span> <span class="n">QE_CMXGCR_MII_ENET_MNG</span><span class="p">,</span>
		<span class="n">ucc_num</span> <span class="o">&lt;&lt;</span> <span class="n">QE_CMXGCR_MII_ENET_MNG_SHIFT</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmxgcr_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">ucc_set_qe_mux_mii_mng</span><span class="p">);</span>

<span class="cm">/* Configure the UCC to either Slow or Fast.</span>
<span class="cm"> *</span>
<span class="cm"> * A given UCC can be figured to support either &quot;slow&quot; devices (e.g. UART)</span>
<span class="cm"> * or &quot;fast&quot; devices (e.g. Ethernet).</span>
<span class="cm"> *</span>
<span class="cm"> * &#39;ucc_num&#39; is the UCC number, from 0 - 7.</span>
<span class="cm"> *</span>
<span class="cm"> * This function also sets the UCC_GUEMR_SET_RESERVED3 bit because that bit</span>
<span class="cm"> * must always be set to 1.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">ucc_set_type</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ucc_num</span><span class="p">,</span> <span class="k">enum</span> <span class="n">ucc_speed_type</span> <span class="n">speed</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">guemr</span><span class="p">;</span>

	<span class="cm">/* The GUEMR register is at the same location for both slow and fast</span>
<span class="cm">	   devices, so we just use uccX.slow.guemr. */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">ucc_num</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>: <span class="n">guemr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qe_immr</span><span class="o">-&gt;</span><span class="n">ucc1</span><span class="p">.</span><span class="n">slow</span><span class="p">.</span><span class="n">guemr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>: <span class="n">guemr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qe_immr</span><span class="o">-&gt;</span><span class="n">ucc2</span><span class="p">.</span><span class="n">slow</span><span class="p">.</span><span class="n">guemr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>: <span class="n">guemr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qe_immr</span><span class="o">-&gt;</span><span class="n">ucc3</span><span class="p">.</span><span class="n">slow</span><span class="p">.</span><span class="n">guemr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>: <span class="n">guemr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qe_immr</span><span class="o">-&gt;</span><span class="n">ucc4</span><span class="p">.</span><span class="n">slow</span><span class="p">.</span><span class="n">guemr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>: <span class="n">guemr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qe_immr</span><span class="o">-&gt;</span><span class="n">ucc5</span><span class="p">.</span><span class="n">slow</span><span class="p">.</span><span class="n">guemr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">5</span>: <span class="n">guemr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qe_immr</span><span class="o">-&gt;</span><span class="n">ucc6</span><span class="p">.</span><span class="n">slow</span><span class="p">.</span><span class="n">guemr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">6</span>: <span class="n">guemr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qe_immr</span><span class="o">-&gt;</span><span class="n">ucc7</span><span class="p">.</span><span class="n">slow</span><span class="p">.</span><span class="n">guemr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">7</span>: <span class="n">guemr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qe_immr</span><span class="o">-&gt;</span><span class="n">ucc8</span><span class="p">.</span><span class="n">slow</span><span class="p">.</span><span class="n">guemr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">clrsetbits_8</span><span class="p">(</span><span class="n">guemr</span><span class="p">,</span> <span class="n">UCC_GUEMR_MODE_MASK</span><span class="p">,</span>
		<span class="n">UCC_GUEMR_SET_RESERVED3</span> <span class="o">|</span> <span class="n">speed</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">get_cmxucr_reg</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ucc_num</span><span class="p">,</span> <span class="n">__be32</span> <span class="n">__iomem</span> <span class="o">**</span><span class="n">cmxucr</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">reg_num</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">shift</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmx</span> <span class="o">=</span> <span class="p">((</span><span class="n">ucc_num</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">ucc_num</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">);</span>

	<span class="o">*</span><span class="n">reg_num</span> <span class="o">=</span> <span class="n">cmx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="o">*</span><span class="n">cmxucr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qe_immr</span><span class="o">-&gt;</span><span class="n">qmx</span><span class="p">.</span><span class="n">cmxucr</span><span class="p">[</span><span class="n">cmx</span><span class="p">];</span>
	<span class="o">*</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">-</span> <span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">ucc_num</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">ucc_mux_set_grant_tsa_bkpt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ucc_num</span><span class="p">,</span> <span class="kt">int</span> <span class="n">set</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__be32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cmxucr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_num</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">shift</span><span class="p">;</span>

	<span class="cm">/* check if the UCC number is in range. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ucc_num</span> <span class="o">&gt;</span> <span class="n">UCC_MAX_NUM</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">get_cmxucr_reg</span><span class="p">(</span><span class="n">ucc_num</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cmxucr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg_num</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">shift</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">set</span><span class="p">)</span>
		<span class="n">setbits32</span><span class="p">(</span><span class="n">cmxucr</span><span class="p">,</span> <span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="n">cmxucr</span><span class="p">,</span> <span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">ucc_set_qe_mux_rxtx</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ucc_num</span><span class="p">,</span> <span class="k">enum</span> <span class="n">qe_clock</span> <span class="n">clock</span><span class="p">,</span>
	<span class="k">enum</span> <span class="n">comm_dir</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__be32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cmxucr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_num</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">shift</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* check if the UCC number is in range. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ucc_num</span> <span class="o">&gt;</span> <span class="n">UCC_MAX_NUM</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* The communications direction must be RX or TX */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="n">mode</span> <span class="o">==</span> <span class="n">COMM_DIR_RX</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="n">COMM_DIR_TX</span><span class="p">)))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">get_cmxucr_reg</span><span class="p">(</span><span class="n">ucc_num</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cmxucr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg_num</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">shift</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">reg_num</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">clock</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">QE_BRG1</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_BRG2</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_BRG7</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_BRG8</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK9</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK10</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK11</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK12</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK15</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK16</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span> <span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">clock</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">QE_BRG5</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_BRG6</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_BRG7</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_BRG8</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK13</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK14</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK19</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK20</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK15</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK16</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span> <span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">clock</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">QE_BRG9</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_BRG10</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_BRG15</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_BRG16</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK3</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK4</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK17</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK18</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK7</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK8</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK16</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">11</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span> <span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">clock</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">QE_BRG13</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_BRG14</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_BRG15</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_BRG16</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK5</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK6</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK21</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK22</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK7</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK8</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">QE_CLK16</span>:	<span class="n">clock_bits</span> <span class="o">=</span> <span class="mi">11</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span> <span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span> <span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Check for invalid combination of clock and UCC number */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clock_bits</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="n">COMM_DIR_RX</span><span class="p">)</span>
		<span class="n">shift</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>

	<span class="n">clrsetbits_be32</span><span class="p">(</span><span class="n">cmxucr</span><span class="p">,</span> <span class="n">QE_CMXUCR_TX_CLK_SRC_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">,</span>
		<span class="n">clock_bits</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
