Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\RISCV\Syntacore\scr1-sdk\fpga\cy10lp\scr1\qsys\cy10lp_qsys.qsys --block-symbol-file --output-directory=C:\RISCV\Syntacore\scr1-sdk\fpga\cy10lp\scr1\qsys\cy10lp_qsys --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading qsys/cy10lp_qsys.qsys
Progress: Reading input file
Progress: Adding avl_dmem [altera_avalon_mm_bridge 19.1]
Progress: Parameterizing module avl_dmem
Progress: Adding avl_imem [altera_avalon_mm_bridge 19.1]
Progress: Parameterizing module avl_imem
Progress: Adding avl_uart [altera_avalon_mm_bridge 19.1]
Progress: Parameterizing module avl_uart
Progress: Adding bld_id [altera_avalon_pio 19.1]
Progress: Parameterizing module bld_id
Progress: Adding clk [clock_source 19.1]
Progress: Parameterizing module clk
Progress: Adding clk_sdram [altera_clock_bridge 19.1]
Progress: Parameterizing module clk_sdram
Progress: Adding default_slave [altera_error_response_slave 19.1]
Progress: Parameterizing module default_slave
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_ram
Progress: Adding pio_hex_1_0 [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_hex_1_0
Progress: Adding pio_hex_3_2 [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_hex_3_2
Progress: Adding pio_hex_5_4 [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_hex_5_4
Progress: Adding pio_led [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_sw [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_sw
Progress: Adding sdram [altera_avalon_new_sdram_controller 19.1]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cy10lp_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\RISCV\Syntacore\scr1-sdk\fpga\cy10lp\scr1\qsys\cy10lp_qsys.qsys --synthesis=VERILOG --output-directory=C:\RISCV\Syntacore\scr1-sdk\fpga\cy10lp\scr1\qsys\cy10lp_qsys\synthesis --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading qsys/cy10lp_qsys.qsys
Progress: Reading input file
Progress: Adding avl_dmem [altera_avalon_mm_bridge 19.1]
Progress: Parameterizing module avl_dmem
Progress: Adding avl_imem [altera_avalon_mm_bridge 19.1]
Progress: Parameterizing module avl_imem
Progress: Adding avl_uart [altera_avalon_mm_bridge 19.1]
Progress: Parameterizing module avl_uart
Progress: Adding bld_id [altera_avalon_pio 19.1]
Progress: Parameterizing module bld_id
Progress: Adding clk [clock_source 19.1]
Progress: Parameterizing module clk
Progress: Adding clk_sdram [altera_clock_bridge 19.1]
Progress: Parameterizing module clk_sdram
Progress: Adding default_slave [altera_error_response_slave 19.1]
Progress: Parameterizing module default_slave
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_ram
Progress: Adding pio_hex_1_0 [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_hex_1_0
Progress: Adding pio_hex_3_2 [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_hex_3_2
Progress: Adding pio_hex_5_4 [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_hex_5_4
Progress: Adding pio_led [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_sw [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_sw
Progress: Adding sdram [altera_avalon_new_sdram_controller 19.1]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cy10lp_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: cy10lp_qsys: Generating cy10lp_qsys "cy10lp_qsys" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3
Info: avl_dmem: "cy10lp_qsys" instantiated altera_avalon_mm_bridge "avl_dmem"
Info: bld_id: Starting RTL generation for module 'cy10lp_qsys_bld_id'
Info: bld_id:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_bld_id --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_3147323803052647867.dir/0003_bld_id_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_3147323803052647867.dir/0003_bld_id_gen//cy10lp_qsys_bld_id_component_configuration.pl  --do_build_sim=0  ]
Info: bld_id: Done RTL generation for module 'cy10lp_qsys_bld_id'
Info: bld_id: "cy10lp_qsys" instantiated altera_avalon_pio "bld_id"
Info: default_slave: "cy10lp_qsys" instantiated altera_error_response_slave "default_slave"
Info: onchip_ram: Starting RTL generation for module 'cy10lp_qsys_onchip_ram'
Info: onchip_ram:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cy10lp_qsys_onchip_ram --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_3147323803052647867.dir/0004_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_3147323803052647867.dir/0004_onchip_ram_gen//cy10lp_qsys_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'cy10lp_qsys_onchip_ram'
Info: onchip_ram: "cy10lp_qsys" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: pio_hex_1_0: Starting RTL generation for module 'cy10lp_qsys_pio_hex_1_0'
Info: pio_hex_1_0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_hex_1_0 --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_3147323803052647867.dir/0005_pio_hex_1_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_3147323803052647867.dir/0005_pio_hex_1_0_gen//cy10lp_qsys_pio_hex_1_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_hex_1_0: Done RTL generation for module 'cy10lp_qsys_pio_hex_1_0'
Info: pio_hex_1_0: "cy10lp_qsys" instantiated altera_avalon_pio "pio_hex_1_0"
Info: pio_led: Starting RTL generation for module 'cy10lp_qsys_pio_led'
Info: pio_led:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_led --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_3147323803052647867.dir/0006_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_3147323803052647867.dir/0006_pio_led_gen//cy10lp_qsys_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'cy10lp_qsys_pio_led'
Info: pio_led: "cy10lp_qsys" instantiated altera_avalon_pio "pio_led"
Info: pio_sw: Starting RTL generation for module 'cy10lp_qsys_pio_sw'
Info: pio_sw:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_sw --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_3147323803052647867.dir/0007_pio_sw_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_3147323803052647867.dir/0007_pio_sw_gen//cy10lp_qsys_pio_sw_component_configuration.pl  --do_build_sim=0  ]
Info: pio_sw: Done RTL generation for module 'cy10lp_qsys_pio_sw'
Info: pio_sw: "cy10lp_qsys" instantiated altera_avalon_pio "pio_sw"
Info: sdram: Starting RTL generation for module 'cy10lp_qsys_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cy10lp_qsys_sdram --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_3147323803052647867.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_3147323803052647867.dir/0008_sdram_gen//cy10lp_qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'cy10lp_qsys_sdram'
Info: sdram: "cy10lp_qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "cy10lp_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "cy10lp_qsys" instantiated altera_reset_controller "rst_controller"
Info: avl_imem_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "avl_imem_m0_translator"
Info: onchip_ram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_ram_s1_translator"
Info: avl_imem_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "avl_imem_m0_agent"
Info: default_slave_axi_error_if_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "default_slave_axi_error_if_agent"
Info: onchip_ram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_ram_s1_agent"
Info: Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: onchip_ram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_ram_s1_agent_rsp_fifo"
Info: Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: avl_imem_m0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "avl_imem_m0_limiter"
Info: Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: onchip_ram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_ram_s1_burst_adapter"
Info: Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: onchip_ram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "onchip_ram_s1_rsp_width_adapter"
Info: Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: cy10lp_qsys: Done "cy10lp_qsys" with 42 modules, 61 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
