<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Mips/MipsRegisterBankInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_ade3e9027c4a59e8bb8d540eb1bd7c25.html">Mips</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MipsRegisterBankInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MipsRegisterBankInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- MipsRegisterBankInfo.cpp ---------------------------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// This file implements the targeting of the RegisterBankInfo class for Mips.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \todo This should be generated by TableGen.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsRegisterBankInfo_8h.html">MipsRegisterBankInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsInstrInfo_8h.html">MipsInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsTargetMachine_8h.html">MipsTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GISelChangeObserver_8h.html">llvm/CodeGen/GlobalISel/GISelChangeObserver.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LegalizationArtifactCombiner_8h.html">llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LegalizerHelper_8h.html">llvm/CodeGen/GlobalISel/LegalizerHelper.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="MipsRegisterBankInfo_8cpp.html#a3184bd75cc7f72f64f0ed5364ba90b08">   21</a></span>&#160;<span class="preprocessor">#define GET_TARGET_REGBANK_IMPL</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;MipsGenRegisterBank.inc&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">namespace </span>Mips {</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9f">   27</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9f">PartialMappingIdx</a> {</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa6ae6d4935b3f756206d12f04777f73c9">   28</a></span>&#160;  <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa6ae6d4935b3f756206d12f04777f73c9">PMI_GPR</a>,</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa6e63d8a39f7cfcaf443d59d6e3be2ed6">   29</a></span>&#160;  <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa6e63d8a39f7cfcaf443d59d6e3be2ed6">PMI_SPR</a>,</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa42bfbc66db4412de5a2b192c51049dcf">   30</a></span>&#160;  <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa42bfbc66db4412de5a2b192c51049dcf">PMI_DPR</a>,</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa0b24c5fc33a9a1ded883380db62cad74">   31</a></span>&#160;  <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa0b24c5fc33a9a1ded883380db62cad74">PMI_MSA</a>,</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa1bba9db7aac1b7f7e53a2f2e82665d5d">   32</a></span>&#160;  <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa1bba9db7aac1b7f7e53a2f2e82665d5d">PMI_Min</a> = <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa6ae6d4935b3f756206d12f04777f73c9">PMI_GPR</a>,</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;};</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1Mips.html#a01cd23206ddd857e686d6c14b9f9255e">   35</a></span>&#160;<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">RegisterBankInfo::PartialMapping</a> <a class="code" href="namespacellvm_1_1Mips.html#a01cd23206ddd857e686d6c14b9f9255e">PartMappings</a>[]{</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    {0, 32, GPRBRegBank},</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    {0, 32, FPRBRegBank},</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    {0, 64, FPRBRegBank},</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    {0, 128, FPRBRegBank}</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;};</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161e">   42</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161e">ValueMappingIdx</a> {</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161eaca7b58b8a3905861e4d3b693e92e06b1">   43</a></span>&#160;    <a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161eaca7b58b8a3905861e4d3b693e92e06b1">InvalidIdx</a> = 0,</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">   44</a></span>&#160;    <a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">GPRIdx</a> = 1,</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ead2950878794c8a53663dd44476e82623">   45</a></span>&#160;    <a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ead2950878794c8a53663dd44476e82623">SPRIdx</a> = 4,</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea865025afb891a0646cfdf8b492f11598">   46</a></span>&#160;    <a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea865025afb891a0646cfdf8b492f11598">DPRIdx</a> = 7,</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161eae663e8e7a93d0e001f7d25c4aafb4e04">   47</a></span>&#160;    <a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161eae663e8e7a93d0e001f7d25c4aafb4e04">MSAIdx</a> = 10</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;};</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">   50</a></span>&#160;<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> <a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">ValueMappings</a>[] = {</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="comment">// invalid</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    {<span class="keyword">nullptr</span>, 0},</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="comment">// up to 3 operands in GPRs</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1Mips.html#a01cd23206ddd857e686d6c14b9f9255e">PartMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa6ae6d4935b3f756206d12f04777f73c9">PMI_GPR</a> - <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa1bba9db7aac1b7f7e53a2f2e82665d5d">PMI_Min</a>], 1},</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1Mips.html#a01cd23206ddd857e686d6c14b9f9255e">PartMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa6ae6d4935b3f756206d12f04777f73c9">PMI_GPR</a> - <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa1bba9db7aac1b7f7e53a2f2e82665d5d">PMI_Min</a>], 1},</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1Mips.html#a01cd23206ddd857e686d6c14b9f9255e">PartMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa6ae6d4935b3f756206d12f04777f73c9">PMI_GPR</a> - <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa1bba9db7aac1b7f7e53a2f2e82665d5d">PMI_Min</a>], 1},</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="comment">// up to 3 operands in FPRs - single precission</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1Mips.html#a01cd23206ddd857e686d6c14b9f9255e">PartMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa6e63d8a39f7cfcaf443d59d6e3be2ed6">PMI_SPR</a> - <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa1bba9db7aac1b7f7e53a2f2e82665d5d">PMI_Min</a>], 1},</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1Mips.html#a01cd23206ddd857e686d6c14b9f9255e">PartMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa6e63d8a39f7cfcaf443d59d6e3be2ed6">PMI_SPR</a> - <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa1bba9db7aac1b7f7e53a2f2e82665d5d">PMI_Min</a>], 1},</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1Mips.html#a01cd23206ddd857e686d6c14b9f9255e">PartMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa6e63d8a39f7cfcaf443d59d6e3be2ed6">PMI_SPR</a> - <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa1bba9db7aac1b7f7e53a2f2e82665d5d">PMI_Min</a>], 1},</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="comment">// up to 3 operands in FPRs - double precission</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1Mips.html#a01cd23206ddd857e686d6c14b9f9255e">PartMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa42bfbc66db4412de5a2b192c51049dcf">PMI_DPR</a> - <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa1bba9db7aac1b7f7e53a2f2e82665d5d">PMI_Min</a>], 1},</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1Mips.html#a01cd23206ddd857e686d6c14b9f9255e">PartMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa42bfbc66db4412de5a2b192c51049dcf">PMI_DPR</a> - <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa1bba9db7aac1b7f7e53a2f2e82665d5d">PMI_Min</a>], 1},</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1Mips.html#a01cd23206ddd857e686d6c14b9f9255e">PartMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa42bfbc66db4412de5a2b192c51049dcf">PMI_DPR</a> - <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa1bba9db7aac1b7f7e53a2f2e82665d5d">PMI_Min</a>], 1},</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="comment">// up to 3 operands in FPRs - MSA</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1Mips.html#a01cd23206ddd857e686d6c14b9f9255e">PartMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa0b24c5fc33a9a1ded883380db62cad74">PMI_MSA</a> - <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa1bba9db7aac1b7f7e53a2f2e82665d5d">PMI_Min</a>], 1},</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1Mips.html#a01cd23206ddd857e686d6c14b9f9255e">PartMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa0b24c5fc33a9a1ded883380db62cad74">PMI_MSA</a> - <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa1bba9db7aac1b7f7e53a2f2e82665d5d">PMI_Min</a>], 1},</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1Mips.html#a01cd23206ddd857e686d6c14b9f9255e">PartMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa0b24c5fc33a9a1ded883380db62cad74">PMI_MSA</a> - <a class="code" href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa1bba9db7aac1b7f7e53a2f2e82665d5d">PMI_Min</a>], 1}</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;};</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;} <span class="comment">// end namespace Mips</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsRegisterBankInfo.html#a273294b63d70a86b69742c1f4256e098">   76</a></span>&#160;<a class="code" href="classllvm_1_1MipsRegisterBankInfo.html#a273294b63d70a86b69742c1f4256e098">MipsRegisterBankInfo::MipsRegisterBankInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    : <a class="code" href="classllvm_1_1MipsGenRegisterBankInfo.html">MipsGenRegisterBankInfo</a>() {}</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsRegisterBankInfo.html#ab257fa8ae1e0513fd6a524e54db17ba1">   80</a></span>&#160;<a class="code" href="classllvm_1_1MipsRegisterBankInfo.html#ab257fa8ae1e0513fd6a524e54db17ba1">MipsRegisterBankInfo::getRegBankFromRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                             <a class="code" href="classllvm_1_1LLT.html">LLT</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keyword">using namespace </span>Mips;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordflow">switch</span> (RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keywordflow">case</span> Mips::GPR32RegClassID:</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordflow">case</span> Mips::CPU16Regs_and_GPRMM16ZeroRegClassID:</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">case</span> Mips::GPRMM16MovePPairFirstRegClassID:</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordflow">case</span> Mips::CPU16Regs_and_GPRMM16MovePPairSecondRegClassID:</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordflow">case</span> Mips::GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID:</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">case</span> Mips::GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID:</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">case</span> Mips::SP32RegClassID:</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordflow">case</span> Mips::GP32RegClassID:</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Mips::GPRBRegBankID);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">case</span> Mips::FGRCCRegClassID:</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">case</span> Mips::FGR32RegClassID:</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">case</span> Mips::FGR64RegClassID:</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordflow">case</span> Mips::AFGR64RegClassID:</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordflow">case</span> Mips::MSA128BRegClassID:</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordflow">case</span> Mips::MSA128HRegClassID:</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordflow">case</span> Mips::MSA128WRegClassID:</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">case</span> Mips::MSA128DRegClassID:</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Mips::FPRBRegBankID);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Register class not supported&quot;</span>);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  }</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;}</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// Instructions where all register operands are floating point.</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="MipsRegisterBankInfo_8cpp.html#a1f399748d6e305332ff38cf879ef8dd9">  109</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="MipsRegisterBankInfo_8cpp.html#a1f399748d6e305332ff38cf879ef8dd9">isFloatingPointOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCONSTANT:</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FADD:</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FSUB:</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FMUL:</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FDIV:</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FABS:</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FSQRT:</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCEIL:</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FFLOOR:</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPEXT:</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPTRUNC:</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">// Instructions where use operands are floating point registers.</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">// Def operands are general purpose.</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="MipsRegisterBankInfo_8cpp.html#a1b414085dcb5ccdb40eb30d728f5ed54">  130</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="MipsRegisterBankInfo_8cpp.html#a1b414085dcb5ccdb40eb30d728f5ed54">isFloatingPointOpcodeUse</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPTOSI:</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPTOUI:</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCMP:</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">case</span> Mips::MFC1:</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba1545eb8951c999495303a078459ca3e4">Mips::ExtractElementF64</a>:</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keywordflow">case</span> Mips::ExtractElementF64_64:</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MipsRegisterBankInfo_8cpp.html#a1f399748d6e305332ff38cf879ef8dd9">isFloatingPointOpcode</a>(Opc);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  }</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;}</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">// Instructions where def operands are floating point registers.</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">// Use operands are general purpose.</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="MipsRegisterBankInfo_8cpp.html#a21fb1e833cbd4c019022057eb951931f">  146</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="MipsRegisterBankInfo_8cpp.html#a21fb1e833cbd4c019022057eb951931f">isFloatingPointOpcodeDef</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SITOFP:</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UITOFP:</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordflow">case</span> Mips::MTC1:</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88ffa8113b6c4225bf003666059d414d">Mips::BuildPairF64</a>:</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keywordflow">case</span> Mips::BuildPairF64_64:</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MipsRegisterBankInfo_8cpp.html#a1f399748d6e305332ff38cf879ef8dd9">isFloatingPointOpcode</a>(Opc);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  }</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;}</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="MipsRegisterBankInfo_8cpp.html#a767044a96bd6ed6ce3212174ad6d8356">  159</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="MipsRegisterBankInfo_8cpp.html#a767044a96bd6ed6ce3212174ad6d8356">isAmbiguous</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_STORE:</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_PHI:</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SELECT:</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_IMPLICIT_DEF:</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  }</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;}</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="keywordtype">void</span> MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addDefUses(</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Reg).<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>() &amp;&amp;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;         <span class="stringliteral">&quot;Pointers are gprb, they should not be considered as ambiguous.\n&quot;</span>);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a> : MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a12cf2c9d0141338b1095ed6cdf393d9b">use_instructions</a>(Reg)) {</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NonCopyInstr = skipCopiesOutgoing(&amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="comment">// Copy with many uses.</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordflow">if</span> (NonCopyInstr-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::COPY &amp;&amp;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        !<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(NonCopyInstr-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      addDefUses(NonCopyInstr-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      DefUses.push_back(skipCopiesOutgoing(&amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>));</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  }</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;}</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keywordtype">void</span> MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addUseDef(</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Reg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) {</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Reg).<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>() &amp;&amp;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;         <span class="stringliteral">&quot;Pointers are gprb, they should not be considered as ambiguous.\n&quot;</span>);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Reg);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  UseDefs.push_back(skipCopiesIncoming(DefMI));</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;}</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;MipsRegisterBankInfo::AmbiguousRegDefUseContainer::skipCopiesOutgoing(</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keywordflow">while</span> (Ret-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::COPY &amp;&amp;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;         !<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Ret-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &amp;&amp;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;         MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">hasOneUse</a>(Ret-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    Ret = &amp;(*MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab10b034976e75d74e80f4a49af43d4c0">use_instr_begin</a>(Ret-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()));</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;MipsRegisterBankInfo::AmbiguousRegDefUseContainer::skipCopiesIncoming(</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">while</span> (Ret-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::COPY &amp;&amp;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;         !<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Ret-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    Ret = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Ret-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;}</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;MipsRegisterBankInfo::AmbiguousRegDefUseContainer::AmbiguousRegDefUseContainer(</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) {</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="MipsRegisterBankInfo_8cpp.html#a767044a96bd6ed6ce3212174ad6d8356">isAmbiguous</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) &amp;&amp;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;         <span class="stringliteral">&quot;Not implemented for non Ambiguous opcode.\n&quot;</span>);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_LOAD)</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    addDefUses(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_STORE)</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    addUseDef(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_PHI) {</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    addDefUses(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1; i &lt; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i += 2)</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      addUseDef(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  }</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_SELECT) {</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    addDefUses(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    addUseDef(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    addUseDef(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  }</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_IMPLICIT_DEF)</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    addDefUses(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;}</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="keywordtype">bool</span> MipsRegisterBankInfo::TypeInfoForMF::visit(</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *WaitingForTypeOfMI) {</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="MipsRegisterBankInfo_8cpp.html#a767044a96bd6ed6ce3212174ad6d8356">isAmbiguous</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) &amp;&amp; <span class="stringliteral">&quot;Visiting non-Ambiguous opcode.\n&quot;</span>);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">if</span> (wasVisited(MI))</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// InstType has already been determined for MI.</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  startVisit(MI);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  AmbiguousRegDefUseContainer DefUseContainer(MI);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="comment">// Visit instructions where MI&#39;s DEF operands are USED.</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordflow">if</span> (visitAdjacentInstrs(MI, DefUseContainer.getDefUses(), <span class="keyword">true</span>))</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="comment">// Visit instructions that DEFINE MI&#39;s USE operands.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordflow">if</span> (visitAdjacentInstrs(MI, DefUseContainer.getUseDefs(), <span class="keyword">false</span>))</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="comment">// All MI&#39;s adjacent instructions, are ambiguous.</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">if</span> (!WaitingForTypeOfMI) {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="comment">// This is chain of ambiguous instructions.</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    setTypes(MI, InstType::Ambiguous);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  }</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="comment">// Excluding WaitingForTypeOfMI, MI is either connected to chains of ambiguous</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="comment">// instructions or has no other adjacent instructions. Anyway InstType could</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="comment">// not be determined. There could be unexplored path from some of</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="comment">// WaitingForTypeOfMI&#39;s adjacent instructions to an instruction with only one</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="comment">// mapping available.</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="comment">// We are done with this branch, add MI to WaitingForTypeOfMI&#39;s WaitingQueue,</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="comment">// this way when WaitingForTypeOfMI figures out its InstType same InstType</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">// will be assigned to all instructions in this branch.</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  addToWaitingQueue(WaitingForTypeOfMI, MI);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;}</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="keywordtype">bool</span> MipsRegisterBankInfo::TypeInfoForMF::visitAdjacentInstrs(</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;AdjacentInstrs,</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordtype">bool</span> isDefUse) {</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">while</span> (!AdjacentInstrs.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AdjMI = AdjacentInstrs.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a07e23ae504e2b8c72fd055f93ded8899">pop_back_val</a>();</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keywordflow">if</span> (isDefUse ? <a class="code" href="MipsRegisterBankInfo_8cpp.html#a1b414085dcb5ccdb40eb30d728f5ed54">isFloatingPointOpcodeUse</a>(AdjMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                 : <a class="code" href="MipsRegisterBankInfo_8cpp.html#a21fb1e833cbd4c019022057eb951931f">isFloatingPointOpcodeDef</a>(AdjMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())) {</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;      setTypes(MI, InstType::FloatingPoint);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    }</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="comment">// Determine InstType from register bank of phys register that is</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="comment">// &#39;isDefUse ? def : use&#39; of this copy.</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordflow">if</span> (AdjMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::COPY) {</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      setTypesAccordingToPhysicalRegister(MI, AdjMI, isDefUse ? 0 : 1);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    }</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="comment">// Defaults to integer instruction. Includes G_MERGE_VALUES and</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="comment">// G_UNMERGE_VALUES.</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MipsRegisterBankInfo_8cpp.html#a767044a96bd6ed6ce3212174ad6d8356">isAmbiguous</a>(AdjMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())) {</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      setTypes(MI, <a class="code" href="namespacellvm.html#af83da56920f4f1059b02e07966f9fccfaa0faef0851b4294c06f2b94bb1cb2044">InstType::Integer</a>);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="comment">// When AdjMI was visited first, MI has to continue to explore remaining</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="comment">// adjacent instructions and determine InstType without visiting AdjMI.</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordflow">if</span> (!wasVisited(AdjMI) ||</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        getRecordedTypeForInstr(AdjMI) != InstType::NotDetermined) {</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      <span class="keywordflow">if</span> (visit(AdjMI, MI)) {</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        <span class="comment">// InstType is successfully determined and is same as for AdjMI.</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        setTypes(MI, getRecordedTypeForInstr(AdjMI));</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;      }</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    }</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  }</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;}</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="keywordtype">void</span> MipsRegisterBankInfo::TypeInfoForMF::setTypes(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                                                   InstType InstTy) {</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  changeRecordedTypeForInstr(MI, InstTy);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *WaitingInstr : getWaitingQueueFor(MI)) {</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    setTypes(WaitingInstr, InstTy);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  }</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;}</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="keywordtype">void</span> MipsRegisterBankInfo::TypeInfoForMF::setTypesAccordingToPhysicalRegister(</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CopyInst, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(CopyInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Op).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) &amp;&amp;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;         <span class="stringliteral">&quot;Copies of non physical registers should not be considered here.\n&quot;</span>);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *CopyInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>();</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.getRegInfo();</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MF.getSubtarget().getRegisterInfo();</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI =</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      *CopyInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a4a73e20211aa136ac4098ddb0241d9b6">getRegBankInfo</a>();</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank =</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;      RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(CopyInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Op).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="keywordflow">if</span> (Bank == &amp;Mips::FPRBRegBank)</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    setTypes(MI, InstType::FloatingPoint);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Bank == &amp;Mips::GPRBRegBank)</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    setTypes(MI, <a class="code" href="namespacellvm.html#af83da56920f4f1059b02e07966f9fccfaa0faef0851b4294c06f2b94bb1cb2044">InstType::Integer</a>);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported register bank.\n&quot;</span>);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;}</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;MipsRegisterBankInfo::InstType</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;MipsRegisterBankInfo::TypeInfoForMF::determineInstType(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) {</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  visit(MI, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keywordflow">return</span> getRecordedTypeForInstr(MI);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;}</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="keywordtype">void</span> MipsRegisterBankInfo::TypeInfoForMF::cleanupIfNewFunction(</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">llvm::StringRef</a> FunctionName) {</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">if</span> (MFName != FunctionName) {</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    MFName = FunctionName;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    WaitingQueues.clear();</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    Types.clear();</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  }</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;}</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> MipsRegisterBankInfo::ValueMapping *</div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="MipsRegisterBankInfo_8cpp.html#a72052cb6225e87911d19ec8d20397c52">  372</a></span>&#160;<a class="code" href="MipsRegisterBankInfo_8cpp.html#a72052cb6225e87911d19ec8d20397c52">getMSAMapping</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(static_cast&lt;const MipsSubtarget &amp;&gt;(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>()).hasMSA() &amp;&amp;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;         <span class="stringliteral">&quot;MSA mapping not available on target without MSA.&quot;</span>);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordflow">return</span> &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161eae663e8e7a93d0e001f7d25c4aafb4e04">Mips::MSAIdx</a>];</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;}</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="MipsRegisterBankInfo_8cpp.html#a9f3c685f1e626eb357f7533c203d18a2">  378</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> MipsRegisterBankInfo::ValueMapping *<a class="code" href="MipsRegisterBankInfo_8cpp.html#a9f3c685f1e626eb357f7533c203d18a2">getFprbMapping</a>(<span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keywordflow">return</span> Size == 32 ? &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ead2950878794c8a53663dd44476e82623">Mips::SPRIdx</a>]</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                    : &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea865025afb891a0646cfdf8b492f11598">Mips::DPRIdx</a>];</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;}</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="MipsRegisterBankInfo_8cpp.html#a76bb7e313bac1bca54c0442c2a9391ab">  383</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="MipsRegisterBankInfo_8cpp.html#a76bb7e313bac1bca54c0442c2a9391ab">CustomMappingID</a> = 1;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">// Only 64 bit mapping is available in fprb and will be marked as custom, i.e.</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">// will be split into two 32 bit registers in gprb.</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> MipsRegisterBankInfo::ValueMapping *</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="MipsRegisterBankInfo_8cpp.html#af31ba714774c1db5607f413db0478cc5">  388</a></span>&#160;<a class="code" href="MipsRegisterBankInfo_8cpp.html#af31ba714774c1db5607f413db0478cc5">getGprbOrCustomMapping</a>(<span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <span class="keywordtype">unsigned</span> &amp;MappingID) {</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordflow">if</span> (Size == 32)</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keywordflow">return</span> &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>];</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  MappingID = <a class="code" href="MipsRegisterBankInfo_8cpp.html#a76bb7e313bac1bca54c0442c2a9391ab">CustomMappingID</a>;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordflow">return</span> &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea865025afb891a0646cfdf8b492f11598">Mips::DPRIdx</a>];</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;}</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsRegisterBankInfo.html#a7394a9cae0a48251b9ccaca67393ef89">  397</a></span>&#160;<a class="code" href="classllvm_1_1MipsRegisterBankInfo.html#a7394a9cae0a48251b9ccaca67393ef89">MipsRegisterBankInfo::getInstrMapping</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keyword">static</span> TypeInfoForMF TI;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="comment">// Reset TI internal data when MF changes.</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  TI.cleanupIfNewFunction(MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>());</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != TargetOpcode::G_PHI) {</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;Mapping =</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a>(MI);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="keywordflow">if</span> (Mapping.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">isValid</a>())</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;      <span class="keywordflow">return</span> Mapping;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  }</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keyword">using namespace </span>TargetOpcode;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordtype">unsigned</span> NumOperands = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *OperandsMapping = &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>];</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordtype">unsigned</span> MappingID = <a class="code" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="comment">// Check if LLT sizes match sizes of available register banks.</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordflow">if</span> (Op.isReg()) {</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;      <a class="code" href="classllvm_1_1LLT.html">LLT</a> RegTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Op.getReg());</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      <span class="keywordflow">if</span> (RegTy.<a class="code" href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">isScalar</a>() &amp;&amp;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;          (RegTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 32 &amp;&amp; RegTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 64))</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>();</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;      <span class="keywordflow">if</span> (RegTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; RegTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 128)</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>();</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    }</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  }</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Op0Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="keywordtype">unsigned</span> Op0Size = Op0Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  InstType InstTy = <a class="code" href="namespacellvm.html#af83da56920f4f1059b02e07966f9fccfaa0faef0851b4294c06f2b94bb1cb2044">InstType::Integer</a>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordflow">case</span> G_TRUNC:</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordflow">case</span> G_UMULH:</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordflow">case</span> G_ZEXTLOAD:</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keywordflow">case</span> G_SEXTLOAD:</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keywordflow">case</span> G_PTR_ADD:</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keywordflow">case</span> G_INTTOPTR:</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordflow">case</span> G_PTRTOINT:</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="keywordflow">case</span> G_AND:</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keywordflow">case</span> G_OR:</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordflow">case</span> G_XOR:</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordflow">case</span> G_SHL:</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordflow">case</span> G_ASHR:</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordflow">case</span> G_LSHR:</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keywordflow">case</span> G_BRINDIRECT:</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="keywordflow">case</span> G_VASTART:</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordflow">case</span> G_BSWAP:</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    OperandsMapping = &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>];</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordflow">case</span> G_ADD:</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordflow">case</span> G_SUB:</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordflow">case</span> G_MUL:</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordflow">case</span> G_SDIV:</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordflow">case</span> G_SREM:</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keywordflow">case</span> G_UDIV:</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordflow">case</span> G_UREM:</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    OperandsMapping = &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>];</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="keywordflow">if</span> (Op0Size == 128)</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;      OperandsMapping = <a class="code" href="MipsRegisterBankInfo_8cpp.html#a72052cb6225e87911d19ec8d20397c52">getMSAMapping</a>(MF);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">case</span> G_STORE:</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordflow">case</span> G_LOAD:</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="keywordflow">if</span> (Op0Size == 128) {</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;      OperandsMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;          {<a class="code" href="MipsRegisterBankInfo_8cpp.html#a72052cb6225e87911d19ec8d20397c52">getMSAMapping</a>(MF), &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>]});</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    }</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keywordflow">if</span> (!Op0Ty.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>())</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;      InstTy = TI.determineInstType(&amp;MI);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordflow">if</span> (InstTy == InstType::FloatingPoint ||</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        (Op0Size == 64 &amp;&amp; InstTy == InstType::Ambiguous))</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;      OperandsMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;          {<a class="code" href="MipsRegisterBankInfo_8cpp.html#a9f3c685f1e626eb357f7533c203d18a2">getFprbMapping</a>(Op0Size), &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>]});</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;      OperandsMapping =</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;          <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({<a class="code" href="MipsRegisterBankInfo_8cpp.html#af31ba714774c1db5607f413db0478cc5">getGprbOrCustomMapping</a>(Op0Size, MappingID),</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                              &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>]});</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="keywordflow">case</span> G_PHI:</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="keywordflow">if</span> (!Op0Ty.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>())</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;      InstTy = TI.determineInstType(&amp;MI);</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="comment">// PHI is copylike and should have one regbank in mapping for def register.</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="keywordflow">if</span> (InstTy == <a class="code" href="namespacellvm.html#af83da56920f4f1059b02e07966f9fccfaa0faef0851b4294c06f2b94bb1cb2044">InstType::Integer</a> &amp;&amp; Op0Size == 64) {</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;      OperandsMapping =</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;          <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea865025afb891a0646cfdf8b492f11598">Mips::DPRIdx</a>]});</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(CustomMappingID, <span class="comment">/*Cost=*/</span>1, OperandsMapping,</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                                   <span class="comment">/*NumOperands=*/</span>1);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    }</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="comment">// Use default handling for PHI, i.e. set reg bank of def operand to match</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="comment">// register banks of use operands.</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a>(MI);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keywordflow">case</span> G_SELECT: {</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordflow">if</span> (!Op0Ty.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>())</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;      InstTy = TI.determineInstType(&amp;MI);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <span class="keywordflow">if</span> (InstTy == InstType::FloatingPoint ||</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        (Op0Size == 64 &amp;&amp; InstTy == InstType::Ambiguous)) {</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *Bank = <a class="code" href="MipsRegisterBankInfo_8cpp.html#a9f3c685f1e626eb357f7533c203d18a2">getFprbMapping</a>(Op0Size);</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;      OperandsMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;          {Bank, &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>], Bank, Bank});</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *Bank =</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;          <a class="code" href="MipsRegisterBankInfo_8cpp.html#af31ba714774c1db5607f413db0478cc5">getGprbOrCustomMapping</a>(Op0Size, MappingID);</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;      OperandsMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;          {Bank, &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>], Bank, Bank});</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    }</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  }</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="keywordflow">case</span> G_IMPLICIT_DEF:</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keywordflow">if</span> (!Op0Ty.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>())</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;      InstTy = TI.determineInstType(&amp;MI);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="keywordflow">if</span> (InstTy == InstType::FloatingPoint)</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;      OperandsMapping = <a class="code" href="MipsRegisterBankInfo_8cpp.html#a9f3c685f1e626eb357f7533c203d18a2">getFprbMapping</a>(Op0Size);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      OperandsMapping = <a class="code" href="MipsRegisterBankInfo_8cpp.html#af31ba714774c1db5607f413db0478cc5">getGprbOrCustomMapping</a>(Op0Size, MappingID);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keywordflow">case</span> G_UNMERGE_VALUES:</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    OperandsMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>],</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                                          &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>],</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                                          &amp;Mips::ValueMappings[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea865025afb891a0646cfdf8b492f11598">Mips::DPRIdx</a>]});</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    MappingID = <a class="code" href="MipsRegisterBankInfo_8cpp.html#a76bb7e313bac1bca54c0442c2a9391ab">CustomMappingID</a>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordflow">case</span> G_MERGE_VALUES:</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    OperandsMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea865025afb891a0646cfdf8b492f11598">Mips::DPRIdx</a>],</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                                          &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>],</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                                          &amp;Mips::ValueMappings[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>]});</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    MappingID = <a class="code" href="MipsRegisterBankInfo_8cpp.html#a76bb7e313bac1bca54c0442c2a9391ab">CustomMappingID</a>;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="keywordflow">case</span> G_FADD:</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="keywordflow">case</span> G_FSUB:</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordflow">case</span> G_FMUL:</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordflow">case</span> G_FDIV:</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="keywordflow">case</span> G_FABS:</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keywordflow">case</span> G_FSQRT:</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    OperandsMapping = <a class="code" href="MipsRegisterBankInfo_8cpp.html#a9f3c685f1e626eb357f7533c203d18a2">getFprbMapping</a>(Op0Size);</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="keywordflow">if</span> (Op0Size == 128)</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;      OperandsMapping = <a class="code" href="MipsRegisterBankInfo_8cpp.html#a72052cb6225e87911d19ec8d20397c52">getMSAMapping</a>(MF);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="keywordflow">case</span> G_FCONSTANT:</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    OperandsMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({<a class="code" href="MipsRegisterBankInfo_8cpp.html#a9f3c685f1e626eb357f7533c203d18a2">getFprbMapping</a>(Op0Size), <span class="keyword">nullptr</span>});</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="keywordflow">case</span> G_FCMP: {</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="keywordtype">unsigned</span> Op2Size = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    OperandsMapping =</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>], <span class="keyword">nullptr</span>,</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;                            <a class="code" href="MipsRegisterBankInfo_8cpp.html#a9f3c685f1e626eb357f7533c203d18a2">getFprbMapping</a>(Op2Size), <a class="code" href="MipsRegisterBankInfo_8cpp.html#a9f3c685f1e626eb357f7533c203d18a2">getFprbMapping</a>(Op2Size)});</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  }</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordflow">case</span> G_FPEXT:</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    OperandsMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea865025afb891a0646cfdf8b492f11598">Mips::DPRIdx</a>],</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                                          &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ead2950878794c8a53663dd44476e82623">Mips::SPRIdx</a>]});</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordflow">case</span> G_FPTRUNC:</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    OperandsMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ead2950878794c8a53663dd44476e82623">Mips::SPRIdx</a>],</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                                          &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea865025afb891a0646cfdf8b492f11598">Mips::DPRIdx</a>]});</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="keywordflow">case</span> G_FPTOSI: {</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Op0Size == 32) &amp;&amp; <span class="stringliteral">&quot;Unsupported integer size&quot;</span>);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <span class="keywordtype">unsigned</span> SizeFP = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    OperandsMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        {&amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>], <a class="code" href="MipsRegisterBankInfo_8cpp.html#a9f3c685f1e626eb357f7533c203d18a2">getFprbMapping</a>(SizeFP)});</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  }</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="keywordflow">case</span> G_SITOFP:</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>() == 32) &amp;&amp;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;           <span class="stringliteral">&quot;Unsupported integer size&quot;</span>);</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    OperandsMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        {<a class="code" href="MipsRegisterBankInfo_8cpp.html#a9f3c685f1e626eb357f7533c203d18a2">getFprbMapping</a>(Op0Size), &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>]});</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keywordflow">case</span> G_CONSTANT:</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keywordflow">case</span> G_FRAME_INDEX:</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keywordflow">case</span> G_GLOBAL_VALUE:</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keywordflow">case</span> G_JUMP_TABLE:</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keywordflow">case</span> G_BRCOND:</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    OperandsMapping =</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>], <span class="keyword">nullptr</span>});</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="keywordflow">case</span> G_BRJT:</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    OperandsMapping =</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>], <span class="keyword">nullptr</span>,</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                            &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>]});</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="keywordflow">case</span> G_ICMP:</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    OperandsMapping =</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>], <span class="keyword">nullptr</span>,</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;                            &amp;<a class="code" href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">Mips::ValueMappings</a>[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>],</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;                            &amp;Mips::ValueMappings[<a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">Mips::GPRIdx</a>]});</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>();</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  }</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(MappingID, <span class="comment">/*Cost=*/</span>1, OperandsMapping,</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                               NumOperands);</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;}</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="MipsRegisterBankInfo_8cpp.html#a0f60e42a6fec6c6cb5b9fab74bc11f1e">  612</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classllvm_1_1GISelWorkList.html">InstListTy</a> = <a class="code" href="classllvm_1_1GISelWorkList.html">GISelWorkList&lt;4&gt;</a>;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="keyword">class </span>InstManager : <span class="keyword">public</span> <a class="code" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> {</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <a class="code" href="classllvm_1_1GISelWorkList.html">InstListTy</a> &amp;InstList;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  InstManager(<a class="code" href="classllvm_1_1GISelWorkList.html">InstListTy</a> &amp;Insts) : InstList(Insts) {}</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="keywordtype">void</span> createdInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> override </span>{ InstList.<a class="code" href="classllvm_1_1GISelWorkList.html#a30a80399a7388cfe659f329385633bdc">insert</a>(&amp;MI); }</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keywordtype">void</span> erasingInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> override </span>{}</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="keywordtype">void</span> changingInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> override </span>{}</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordtype">void</span> changedInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> override </span>{}</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;};</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsRegisterBankInfo.html#a381f41669927321758998407f3fe0994">  627</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MipsRegisterBankInfo.html#a381f41669927321758998407f3fe0994">MipsRegisterBankInfo::setRegBank</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                                      <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dest = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_STORE:</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="comment">// No def operands, skip this instruction.</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_CONSTANT:</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SELECT:</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_PHI:</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_IMPLICIT_DEF: {</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Dest) == <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32) &amp;&amp; <span class="stringliteral">&quot;Unexpected operand type.&quot;</span>);</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(Dest, <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Mips::GPRBRegBankID));</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  }</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_PTR_ADD: {</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Dest).<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected operand type.&quot;</span>);</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(Dest, <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Mips::GPRBRegBankID));</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  }</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected opcode.&quot;</span>);</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  }</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;}</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="MipsRegisterBankInfo_8cpp.html#aca33eae306618d6f7064cb91672fd431">  654</a></span>&#160;<a class="code" href="MipsRegisterBankInfo_8cpp.html#aca33eae306618d6f7064cb91672fd431">combineAwayG_UNMERGE_VALUES</a>(<a class="code" href="classllvm_1_1LegalizationArtifactCombiner.html">LegalizationArtifactCombiner</a> &amp;ArtCombiner,</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 4&gt;</a> UpdatedDefs;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 2&gt;</a> DeadInstrs;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  ArtCombiner.<a class="code" href="classllvm_1_1LegalizationArtifactCombiner.html#a9a736007bda5ac5b1a3fbdc278e6793c">tryCombineMerges</a>(MI, DeadInstrs, UpdatedDefs);</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DeadMI : DeadInstrs)</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    DeadMI-&gt;eraseFromParent();</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;}</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsRegisterBankInfo.html#a650d5691e4aa8ba4fdb531f32660f068">  663</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MipsRegisterBankInfo.html#a650d5691e4aa8ba4fdb531f32660f068">MipsRegisterBankInfo::applyMappingImpl</a>(</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper)<span class="keyword"> const </span>{</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI = OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aa87ae4953a086de20147092c7c77784c">getMI</a>();</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <a class="code" href="classllvm_1_1GISelWorkList.html">InstListTy</a> NewInstrs;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>();</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aff41ac4e28ac3fd5c47cce40cc0383cc">getMRI</a>();</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LegalizerInfo.html">LegalizerInfo</a> &amp;LegInfo = *MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a83542282781b52068dd4e4f22890a07c">getLegalizerInfo</a>();</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  InstManager NewInstrObserver(NewInstrs);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <a class="code" href="classllvm_1_1GISelObserverWrapper.html">GISelObserverWrapper</a> WrapperObserver(&amp;NewInstrObserver);</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(*MF, WrapperObserver, B);</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <a class="code" href="classllvm_1_1LegalizationArtifactCombiner.html">LegalizationArtifactCombiner</a> ArtCombiner(B, MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>(), LegInfo);</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_STORE:</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_PHI:</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SELECT:</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_IMPLICIT_DEF: {</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    Helper.<a class="code" href="classllvm_1_1LegalizerHelper.html#a6701d040466d73f3dc51481d3186c294">narrowScalar</a>(MI, 0, <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32));</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="comment">// Handle new instructions.</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keywordflow">while</span> (!NewInstrs.<a class="code" href="classllvm_1_1GISelWorkList.html#aac654c5789d6fda12f159e82f65abc26">empty</a>()) {</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = NewInstrs.<a class="code" href="classllvm_1_1GISelWorkList.html#a5948016071c3649077191a6c8efa40d3">pop_back_val</a>();</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;      <span class="comment">// This is new G_UNMERGE that was created during narrowScalar and will</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;      <span class="comment">// not be considered for regbank selection. RegBankSelect for mips</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;      <span class="comment">// visits/makes corresponding G_MERGE first. Combine them here.</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;      <span class="keywordflow">if</span> (NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_UNMERGE_VALUES)</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        <a class="code" href="MipsRegisterBankInfo_8cpp.html#aca33eae306618d6f7064cb91672fd431">combineAwayG_UNMERGE_VALUES</a>(ArtCombiner, *NewMI);</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;      <span class="comment">// This G_MERGE will be combined away when its corresponding G_UNMERGE</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;      <span class="comment">// gets regBankSelected.</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_MERGE_VALUES)</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        <span class="comment">// Manually set register banks for def operands to 32 bit gprb.</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        <a class="code" href="classllvm_1_1MipsRegisterBankInfo.html#a381f41669927321758998407f3fe0994">setRegBank</a>(*NewMI, MRI);</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    }</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  }</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UNMERGE_VALUES:</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <a class="code" href="MipsRegisterBankInfo_8cpp.html#aca33eae306618d6f7064cb91672fd431">combineAwayG_UNMERGE_VALUES</a>(ArtCombiner, MI);</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  }</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;}</div><div class="ttc" id="classllvm_1_1RegisterBankInfo_html_ab899ee374f95aa9e56c35eae354f8188"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">llvm::RegisterBankInfo::getOperandsMapping</a></div><div class="ttdeci">const ValueMapping * getOperandsMapping(Iterator Begin, Iterator End) const</div><div class="ttdoc">Get the uniquely generated array of ValueMapping for the elements of between Begin and End...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00332">RegisterBankInfo.cpp:332</a></div></div>
<div class="ttc" id="classllvm_1_1MipsRegisterBankInfo_html_a381f41669927321758998407f3fe0994"><div class="ttname"><a href="classllvm_1_1MipsRegisterBankInfo.html#a381f41669927321758998407f3fe0994">llvm::MipsRegisterBankInfo::setRegBank</a></div><div class="ttdeci">void setRegBank(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI) const</div><div class="ttdoc">RegBankSelect determined that s64 operand is better to be split into two s32 operands in gprb...</div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00627">MipsRegisterBankInfo.cpp:627</a></div></div>
<div class="ttc" id="MipsRegisterBankInfo_8cpp_html_af31ba714774c1db5607f413db0478cc5"><div class="ttname"><a href="MipsRegisterBankInfo_8cpp.html#af31ba714774c1db5607f413db0478cc5">getGprbOrCustomMapping</a></div><div class="ttdeci">static const MipsRegisterBankInfo::ValueMapping * getGprbOrCustomMapping(unsigned Size, unsigned &amp;MappingID)</div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00388">MipsRegisterBankInfo.cpp:388</a></div></div>
<div class="ttc" id="namespacellvm_1_1Mips_html_a069d8919b3c3471853e64ede6a54ae9f"><div class="ttname"><a href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9f">llvm::Mips::PartialMappingIdx</a></div><div class="ttdeci">PartialMappingIdx</div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00027">MipsRegisterBankInfo.cpp:27</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab05719438bdf4b46871e5ecd9730caeb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">llvm::MachineInstr::getMF</a></div><div class="ttdeci">const MachineFunction * getMF() const</div><div class="ttdoc">Return the function that contains the basic block that this instruction belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00655">MachineInstr.cpp:655</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a770de310123ae0228cf4e6a64e77f8f2"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">llvm::RegisterBankInfo::getInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstructionMapping(unsigned ID, unsigned Cost, const ValueMapping *OperandsMapping, unsigned NumOperands) const</div><div class="ttdoc">Method to get a uniquely generated InstructionMapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00525">RegisterBankInfo.h:525</a></div></div>
<div class="ttc" id="namespacellvm_1_1Mips_html_a79d5a347aa1209fc7bcbd315581c161e"><div class="ttname"><a href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161e">llvm::Mips::ValueMappingIdx</a></div><div class="ttdeci">ValueMappingIdx</div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00042">MipsRegisterBankInfo.cpp:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1Mips_html_a678d41c28d5d8813ff5ebd25d44b58c7"><div class="ttname"><a href="namespacellvm_1_1Mips.html#a678d41c28d5d8813ff5ebd25d44b58c7">llvm::Mips::ValueMappings</a></div><div class="ttdeci">RegisterBankInfo::ValueMapping ValueMappings[]</div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00050">MipsRegisterBankInfo.cpp:50</a></div></div>
<div class="ttc" id="namespacellvm_html_a0f142a83956d874a948cff47f05906c5"><div class="ttname"><a href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">llvm::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Get the size in bits of Reg. </div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1InstructionMapping_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">llvm::RegisterBankInfo::InstructionMapping</a></div><div class="ttdoc">Helper class that represents how the value of an instruction may be mapped and what is the related co...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00188">RegisterBankInfo.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a06556397154ef3800c57f0e8dc4b602a"><div class="ttname"><a href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">llvm::LLT::isScalar</a></div><div class="ttdeci">bool isScalar() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00091">LowLevelTypeImpl.h:91</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1Mips_html_a79d5a347aa1209fc7bcbd315581c161eaca7b58b8a3905861e4d3b693e92e06b1"><div class="ttname"><a href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161eaca7b58b8a3905861e4d3b693e92e06b1">llvm::Mips::InvalidIdx</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00043">MipsRegisterBankInfo.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1GISelWorkList_html_aac654c5789d6fda12f159e82f65abc26"><div class="ttname"><a href="classllvm_1_1GISelWorkList.html#aac654c5789d6fda12f159e82f65abc26">llvm::GISelWorkList::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="GISelWorkList_8h_source.html#l00042">GISelWorkList.h:42</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1OperandsMapper_html_aff41ac4e28ac3fd5c47cce40cc0383cc"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aff41ac4e28ac3fd5c47cce40cc0383cc">llvm::RegisterBankInfo::OperandsMapper::getMRI</a></div><div class="ttdeci">MachineRegisterInfo &amp; getMRI() const</div><div class="ttdoc">The MachineRegisterInfo we used to realize the mapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00334">RegisterBankInfo.h:334</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2d82b368180ebfc984ea84c15d7cba51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(unsigned Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00729">MachineRegisterInfo.h:729</a></div></div>
<div class="ttc" id="namespacellvm_1_1Mips_html_a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06"><div class="ttname"><a href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">llvm::Mips::GPRIdx</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00044">MipsRegisterBankInfo.cpp:44</a></div></div>
<div class="ttc" id="MipsRegisterBankInfo_8cpp_html_a72052cb6225e87911d19ec8d20397c52"><div class="ttname"><a href="MipsRegisterBankInfo_8cpp.html#a72052cb6225e87911d19ec8d20397c52">getMSAMapping</a></div><div class="ttdeci">static const MipsRegisterBankInfo::ValueMapping * getMSAMapping(const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00372">MipsRegisterBankInfo.cpp:372</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1OperandsMapper_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">llvm::RegisterBankInfo::OperandsMapper</a></div><div class="ttdoc">Helper class used to get/create the virtual registers that will be used to replace the MachineOperand...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00279">RegisterBankInfo.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a4a73e20211aa136ac4098ddb0241d9b6"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a4a73e20211aa136ac4098ddb0241d9b6">llvm::TargetSubtargetInfo::getRegBankInfo</a></div><div class="ttdeci">virtual const RegisterBankInfo * getRegBankInfo() const</div><div class="ttdoc">If the information for the register banks is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00127">TargetSubtargetInfo.h:127</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="namespacellvm_1_1Mips_html_a069d8919b3c3471853e64ede6a54ae9fa42bfbc66db4412de5a2b192c51049dcf"><div class="ttname"><a href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa42bfbc66db4412de5a2b192c51049dcf">llvm::Mips::PMI_DPR</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00030">MipsRegisterBankInfo.cpp:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a045d8b89fdced7e84e7fcef52843b087"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">llvm::MachineRegisterInfo::setRegBank</a></div><div class="ttdeci">void setRegBank(unsigned Reg, const RegisterBank &amp;RegBank)</div><div class="ttdoc">Set the register bank to RegBank for Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00063">MachineRegisterInfo.cpp:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef0e7e42e45e15f86b2a122b56ab829c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">llvm::MachineInstr::operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00492">MachineInstr.h:492</a></div></div>
<div class="ttc" id="namespacellvm_1_1Mips_html_a79d5a347aa1209fc7bcbd315581c161ea865025afb891a0646cfdf8b492f11598"><div class="ttname"><a href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea865025afb891a0646cfdf8b492f11598">llvm::Mips::DPRIdx</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00046">MipsRegisterBankInfo.cpp:46</a></div></div>
<div class="ttc" id="MipsRegisterBankInfo_8cpp_html_a76bb7e313bac1bca54c0442c2a9391ab"><div class="ttname"><a href="MipsRegisterBankInfo_8cpp.html#a76bb7e313bac1bca54c0442c2a9391ab">CustomMappingID</a></div><div class="ttdeci">static const unsigned CustomMappingID</div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00383">MipsRegisterBankInfo.cpp:383</a></div></div>
<div class="ttc" id="MipsRegisterBankInfo_8cpp_html_a1b414085dcb5ccdb40eb30d728f5ed54"><div class="ttname"><a href="MipsRegisterBankInfo_8cpp.html#a1b414085dcb5ccdb40eb30d728f5ed54">isFloatingPointOpcodeUse</a></div><div class="ttdeci">static bool isFloatingPointOpcodeUse(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00130">MipsRegisterBankInfo.cpp:130</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ad6731c7dd02dcf37c9fd46141a31bb42"><div class="ttname"><a href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">llvm::LLT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00095">LowLevelTypeImpl.h:95</a></div></div>
<div class="ttc" id="MipsRegisterBankInfo_8cpp_html_a1f399748d6e305332ff38cf879ef8dd9"><div class="ttname"><a href="MipsRegisterBankInfo_8cpp.html#a1f399748d6e305332ff38cf879ef8dd9">isFloatingPointOpcode</a></div><div class="ttdeci">static bool isFloatingPointOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00109">MipsRegisterBankInfo.cpp:109</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></div><div class="ttdoc">Holds all the information related to register banks. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00039">RegisterBankInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MipsRegisterBankInfo_html_ab257fa8ae1e0513fd6a524e54db17ba1"><div class="ttname"><a href="classllvm_1_1MipsRegisterBankInfo.html#ab257fa8ae1e0513fd6a524e54db17ba1">llvm::MipsRegisterBankInfo::getRegBankFromRegClass</a></div><div class="ttdeci">const RegisterBank &amp; getRegBankFromRegClass(const TargetRegisterClass &amp;RC, LLT) const override</div><div class="ttdoc">Get a register bank that covers RC. </div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00080">MipsRegisterBankInfo.cpp:80</a></div></div>
<div class="ttc" id="GISelChangeObserver_8h_html"><div class="ttname"><a href="GISelChangeObserver_8h.html">GISelChangeObserver.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba88ffa8113b6c4225bf003666059d414d"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88ffa8113b6c4225bf003666059d414d">llvm::MipsISD::BuildPairF64</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00149">MipsISelLowering.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; MachineInstr * &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1Mips_html_a069d8919b3c3471853e64ede6a54ae9fa0b24c5fc33a9a1ded883380db62cad74"><div class="ttname"><a href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa0b24c5fc33a9a1ded883380db62cad74">llvm::Mips::PMI_MSA</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00031">MipsRegisterBankInfo.cpp:31</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="MipsTargetMachine_8h_html"><div class="ttname"><a href="MipsTargetMachine_8h.html">MipsTargetMachine.h</a></div></div>
<div class="ttc" id="classllvm_1_1MipsGenRegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1MipsGenRegisterBankInfo.html">llvm::MipsGenRegisterBankInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8h_source.html#l00025">MipsRegisterBankInfo.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="LegalizerHelper_8h_html"><div class="ttname"><a href="LegalizerHelper_8h.html">LegalizerHelper.h</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizationArtifactCombiner_html"><div class="ttname"><a href="classllvm_1_1LegalizationArtifactCombiner.html">llvm::LegalizationArtifactCombiner</a></div><div class="ttdef"><b>Definition:</b> <a href="LegalizationArtifactCombiner_8h_source.html#l00026">LegalizationArtifactCombiner.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MipsRegisterBankInfo_html_a7394a9cae0a48251b9ccaca67393ef89"><div class="ttname"><a href="classllvm_1_1MipsRegisterBankInfo.html#a7394a9cae0a48251b9ccaca67393ef89">llvm::MipsRegisterBankInfo::getInstrMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMapping(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Get the mapping of the different operands of MI on the register bank. </div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00397">MipsRegisterBankInfo.cpp:397</a></div></div>
<div class="ttc" id="MipsRegisterBankInfo_8cpp_html_a21fb1e833cbd4c019022057eb951931f"><div class="ttname"><a href="MipsRegisterBankInfo_8cpp.html#a21fb1e833cbd4c019022057eb951931f">isFloatingPointOpcodeDef</a></div><div class="ttdeci">static bool isFloatingPointOpcodeDef(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00146">MipsRegisterBankInfo.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="MipsRegisterBankInfo_8cpp_html_a767044a96bd6ed6ce3212174ad6d8356"><div class="ttname"><a href="MipsRegisterBankInfo_8cpp.html#a767044a96bd6ed6ce3212174ad6d8356">isAmbiguous</a></div><div class="ttdeci">static bool isAmbiguous(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00159">MipsRegisterBankInfo.cpp:159</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8940addb370f40defa2763c0da9d3eda"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const</div><div class="ttdoc">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00400">MachineRegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="namespacellvm_1_1Mips_html_a069d8919b3c3471853e64ede6a54ae9fa1bba9db7aac1b7f7e53a2f2e82665d5d"><div class="ttname"><a href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa1bba9db7aac1b7f7e53a2f2e82665d5d">llvm::Mips::PMI_Min</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00032">MipsRegisterBankInfo.cpp:32</a></div></div>
<div class="ttc" id="MipsInstrInfo_8h_html"><div class="ttname"><a href="MipsInstrInfo_8h.html">MipsInstrInfo.h</a></div></div>
<div class="ttc" id="MipsRegisterBankInfo_8h_html"><div class="ttname"><a href="MipsRegisterBankInfo_8h.html">MipsRegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for Mips. </div></div>
<div class="ttc" id="namespacellvm_1_1Mips_html_a069d8919b3c3471853e64ede6a54ae9fa6e63d8a39f7cfcaf443d59d6e3be2ed6"><div class="ttname"><a href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa6e63d8a39f7cfcaf443d59d6e3be2ed6">llvm::Mips::PMI_SPR</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00029">MipsRegisterBankInfo.cpp:29</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a6730f7da88d93b2085d38653057d846c"><div class="ttname"><a href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">llvm::LLT::scalar</a></div><div class="ttdeci">static LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1Mips_html_a79d5a347aa1209fc7bcbd315581c161eae663e8e7a93d0e001f7d25c4aafb4e04"><div class="ttname"><a href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161eae663e8e7a93d0e001f7d25c4aafb4e04">llvm::Mips::MSAIdx</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00047">MipsRegisterBankInfo.cpp:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a3d142c9e7c066059e15232c56dec9e2e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">llvm::MachineFunction::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">getName - Return the name of the corresponding LLVM function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00499">MachineFunction.cpp:499</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a83542282781b52068dd4e4f22890a07c"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a83542282781b52068dd4e4f22890a07c">llvm::TargetSubtargetInfo::getLegalizerInfo</a></div><div class="ttdeci">virtual const LegalizerInfo * getLegalizerInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00119">TargetSubtargetInfo.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1GISelChangeObserver_html"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html">llvm::GISelChangeObserver</a></div><div class="ttdoc">Abstract class that contains various methods for clients to notify about changes. ...</div><div class="ttdef"><b>Definition:</b> <a href="GISelChangeObserver_8h_source.html#l00028">GISelChangeObserver.h:28</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_aa605d55f5ab40b52656485b845704cda"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">llvm::RegisterBankInfo::getInvalidInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInvalidInstructionMapping() const</div><div class="ttdoc">Method to get a uniquely generated invalid InstructionMapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00533">RegisterBankInfo.h:533</a></div></div>
<div class="ttc" id="namespacellvm_1_1Mips_html_a069d8919b3c3471853e64ede6a54ae9fa6ae6d4935b3f756206d12f04777f73c9"><div class="ttname"><a href="namespacellvm_1_1Mips.html#a069d8919b3c3471853e64ede6a54ae9fa6ae6d4935b3f756206d12f04777f73c9">llvm::Mips::PMI_GPR</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00028">MipsRegisterBankInfo.cpp:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterBankInfo_1_1PartialMapping_html"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">llvm::RegisterBankInfo::PartialMapping</a></div><div class="ttdoc">Helper struct that represents how a value is partially mapped into a register. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00048">RegisterBankInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab10b034976e75d74e80f4a49af43d4c0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab10b034976e75d74e80f4a49af43d4c0">llvm::MachineRegisterInfo::use_instr_begin</a></div><div class="ttdeci">use_instr_iterator use_instr_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00467">MachineRegisterInfo.h:467</a></div></div>
<div class="ttc" id="namespacellvm_1_1Mips_html_a01cd23206ddd857e686d6c14b9f9255e"><div class="ttname"><a href="namespacellvm_1_1Mips.html#a01cd23206ddd857e686d6c14b9f9255e">llvm::Mips::PartMappings</a></div><div class="ttdeci">RegisterBankInfo::PartialMapping PartMappings[]</div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00035">MipsRegisterBankInfo.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1GISelWorkList_html"><div class="ttname"><a href="classllvm_1_1GISelWorkList.html">llvm::GISelWorkList</a></div><div class="ttdef"><b>Definition:</b> <a href="GISelWorkList_8h_source.html#l00031">GISelWorkList.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MipsRegisterBankInfo_html_a650d5691e4aa8ba4fdb531f32660f068"><div class="ttname"><a href="classllvm_1_1MipsRegisterBankInfo.html#a650d5691e4aa8ba4fdb531f32660f068">llvm::MipsRegisterBankInfo::applyMappingImpl</a></div><div class="ttdeci">void applyMappingImpl(const OperandsMapper &amp;OpdMapper) const override</div><div class="ttdoc">Here we have to narrowScalar s64 operands to s32, combine away G_MERGE or G_UNMERGE and erase instruc...</div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00663">MipsRegisterBankInfo.cpp:663</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerHelper_html"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html">llvm::LegalizerHelper</a></div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8h_source.html#l00036">LegalizerHelper.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_abe7d332de484fcc6cdc4c2a5e7bdd31b"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">llvm::RegisterBankInfo::DefaultMappingID</a></div><div class="ttdeci">static const unsigned DefaultMappingID</div><div class="ttdoc">Identifier used when the related instruction mapping instance is generated by target independent code...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00651">RegisterBankInfo.h:651</a></div></div>
<div class="ttc" id="namespacellvm_html_af83da56920f4f1059b02e07966f9fccfaa0faef0851b4294c06f2b94bb1cb2044"><div class="ttname"><a href="namespacellvm.html#af83da56920f4f1059b02e07966f9fccfaa0faef0851b4294c06f2b94bb1cb2044">llvm::IntegerStyle::Integer</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="MipsRegisterBankInfo_8cpp_html_a9f3c685f1e626eb357f7533c203d18a2"><div class="ttname"><a href="MipsRegisterBankInfo_8cpp.html#a9f3c685f1e626eb357f7533c203d18a2">getFprbMapping</a></div><div class="ttdeci">static const MipsRegisterBankInfo::ValueMapping * getFprbMapping(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00378">MipsRegisterBankInfo.cpp:378</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="LegalizationArtifactCombiner_8h_html"><div class="ttname"><a href="LegalizationArtifactCombiner_8h.html">LegalizationArtifactCombiner.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1InstructionMapping_html_af484a43d5e4fa2ff1f1790d06f2ca94d"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">llvm::RegisterBankInfo::InstructionMapping::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Check whether this object is valid. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00253">RegisterBankInfo.h:253</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a53a37d4bce0298f3ec4099611c75d7ac"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">llvm::RegisterBankInfo::getRegBank</a></div><div class="ttdeci">RegisterBank &amp; getRegBank(unsigned ID)</div><div class="ttdoc">Get the register bank identified by ID. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00431">RegisterBankInfo.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a5c8b942e0a2e8ebef5a138c8d3c4462c"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">llvm::RegisterBankInfo::applyDefaultMapping</a></div><div class="ttdeci">static void applyDefaultMapping(const OperandsMapper &amp;OpdMapper)</div><div class="ttdoc">Helper method to apply something that is like the default mapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00439">RegisterBankInfo.cpp:439</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1OperandsMapper_html_aa87ae4953a086de20147092c7c77784c"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aa87ae4953a086de20147092c7c77784c">llvm::RegisterBankInfo::OperandsMapper::getMI</a></div><div class="ttdeci">MachineInstr &amp; getMI() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00328">RegisterBankInfo.h:328</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a07e23ae504e2b8c72fd055f93ded8899"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a07e23ae504e2b8c72fd055f93ded8899">llvm::SmallVectorImpl::pop_back_val</a></div><div class="ttdeci">LLVM_NODISCARD T pop_back_val()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00374">SmallVector.h:374</a></div></div>
<div class="ttc" id="classllvm_1_1GISelWorkList_html_a5948016071c3649077191a6c8efa40d3"><div class="ttname"><a href="classllvm_1_1GISelWorkList.html#a5948016071c3649077191a6c8efa40d3">llvm::GISelWorkList::pop_back_val</a></div><div class="ttdeci">MachineInstr * pop_back_val()</div><div class="ttdef"><b>Definition:</b> <a href="GISelWorkList_8h_source.html#l00102">GISelWorkList.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1GISelWorkList_html_a30a80399a7388cfe659f329385633bdc"><div class="ttname"><a href="classllvm_1_1GISelWorkList.html#a30a80399a7388cfe659f329385633bdc">llvm::GISelWorkList::insert</a></div><div class="ttdeci">void insert(MachineInstr *I)</div><div class="ttdoc">Add the specified instruction to the worklist if it isn&amp;#39;t already in it. </div><div class="ttdef"><b>Definition:</b> <a href="GISelWorkList_8h_source.html#l00078">GISelWorkList.h:78</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterBankInfo_1_1ValueMapping_html"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">llvm::RegisterBankInfo::ValueMapping</a></div><div class="ttdoc">Helper struct that represents how a value is mapped through different register banks. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00144">RegisterBankInfo.h:144</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba1545eb8951c999495303a078459ca3e4"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba1545eb8951c999495303a078459ca3e4">llvm::MipsISD::ExtractElementF64</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00150">MipsISelLowering.h:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1Mips_html_a79d5a347aa1209fc7bcbd315581c161ead2950878794c8a53663dd44476e82623"><div class="ttname"><a href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ead2950878794c8a53663dd44476e82623">llvm::Mips::SPRIdx</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00045">MipsRegisterBankInfo.cpp:45</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_af3b308e1bfe401f83513bb51e24a1911"><div class="ttname"><a href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">llvm::LLT::isPointer</a></div><div class="ttdeci">bool isPointer() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00093">LowLevelTypeImpl.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1LegalizerInfo.html">llvm::LegalizerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00929">LegalizerInfo.h:929</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">llvm::MipsISD::Ret</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00118">MipsISelLowering.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4a0be37f8867dd216462956f3207d457"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">llvm::MachineRegisterInfo::hasOneUse</a></div><div class="ttdeci">bool hasOneUse(unsigned RegNo) const</div><div class="ttdoc">hasOneUse - Return true if there is exactly one instruction using the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00500">MachineRegisterInfo.h:500</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_af5535a05921d5db8486cc4ce527b066f"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">llvm::RegisterBankInfo::getInstrMappingImpl</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMappingImpl(const MachineInstr &amp;MI) const</div><div class="ttdoc">Try to get the mapping of MI. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00162">RegisterBankInfo.cpp:162</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizationArtifactCombiner_html_a9a736007bda5ac5b1a3fbdc278e6793c"><div class="ttname"><a href="classllvm_1_1LegalizationArtifactCombiner.html#a9a736007bda5ac5b1a3fbdc278e6793c">llvm::LegalizationArtifactCombiner::tryCombineMerges</a></div><div class="ttdeci">bool tryCombineMerges(MachineInstr &amp;MI, SmallVectorImpl&lt; MachineInstr *&gt; &amp;DeadInsts, SmallVectorImpl&lt; Register &gt; &amp;UpdatedDefs)</div><div class="ttdef"><b>Definition:</b> <a href="LegalizationArtifactCombiner_8h_source.html#l00283">LegalizationArtifactCombiner.h:283</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a12cf2c9d0141338b1095ed6cdf393d9b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a12cf2c9d0141338b1095ed6cdf393d9b">llvm::MachineRegisterInfo::use_instructions</a></div><div class="ttdeci">iterator_range&lt; use_instr_iterator &gt; use_instructions(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00475">MachineRegisterInfo.h:475</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerHelper_html_a6701d040466d73f3dc51481d3186c294"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#a6701d040466d73f3dc51481d3186c294">llvm::LegalizerHelper::narrowScalar</a></div><div class="ttdeci">LegalizeResult narrowScalar(MachineInstr &amp;MI, unsigned TypeIdx, LLT NarrowTy)</div><div class="ttdoc">Legalize an instruction by reducing the width of the underlying scalar type. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8cpp_source.html#l00597">LegalizerHelper.cpp:597</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MipsRegisterBankInfo_html_a273294b63d70a86b69742c1f4256e098"><div class="ttname"><a href="classllvm_1_1MipsRegisterBankInfo.html#a273294b63d70a86b69742c1f4256e098">llvm::MipsRegisterBankInfo::MipsRegisterBankInfo</a></div><div class="ttdeci">MipsRegisterBankInfo(const TargetRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00076">MipsRegisterBankInfo.cpp:76</a></div></div>
<div class="ttc" id="MipsRegisterBankInfo_8cpp_html_aca33eae306618d6f7064cb91672fd431"><div class="ttname"><a href="MipsRegisterBankInfo_8cpp.html#aca33eae306618d6f7064cb91672fd431">combineAwayG_UNMERGE_VALUES</a></div><div class="ttdeci">static void combineAwayG_UNMERGE_VALUES(LegalizationArtifactCombiner &amp;ArtCombiner, MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00654">MipsRegisterBankInfo.cpp:654</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1GISelObserverWrapper_html"><div class="ttname"><a href="classllvm_1_1GISelObserverWrapper.html">llvm::GISelObserverWrapper</a></div><div class="ttdoc">Simple wrapper observer that takes several observers, and calls each one for each event...</div><div class="ttdef"><b>Definition:</b> <a href="GISelChangeObserver_8h_source.html#l00065">GISelChangeObserver.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:19 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
