# Generated by CMake, DO NOT EDIT
# Custom rules for RISCVCommonTableGen
.SUFFIXES: 
all: \
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenAsmMatcher.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenAsmWriter.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenDAGISel.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenDisassemblerTables.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenInstrInfo.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenMCPseudoLowering.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenRegisterInfo.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenSubtargetInfo.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenSystemOperands.inc


/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenAsmMatcher.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoA.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoD.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVSystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td
	echo "Building RISCVGenAsmMatcher.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen -gen-asm-matcher -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenAsmMatcher.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenAsmWriter.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoA.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoD.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVSystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td
	echo "Building RISCVGenAsmWriter.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen -gen-asm-writer -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenAsmWriter.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoA.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoD.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVSystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td
	echo "Building RISCVGenCompressInstEmitter.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen -gen-compress-inst-emitter -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenDAGISel.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoA.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoD.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVSystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td
	echo "Building RISCVGenDAGISel.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen -gen-dag-isel -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenDAGISel.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenDisassemblerTables.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoA.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoD.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVSystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td
	echo "Building RISCVGenDisassemblerTables.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen -gen-disassembler -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenDisassemblerTables.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenInstrInfo.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoA.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoD.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVSystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td
	echo "Building RISCVGenInstrInfo.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen -gen-instr-info -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenInstrInfo.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoA.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoD.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVSystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td
	echo "Building RISCVGenMCCodeEmitter.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen -gen-emitter -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoA.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoD.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVSystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td
	echo "Building RISCVGenMCPseudoLowering.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen -gen-pseudo-lowering -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenMCPseudoLowering.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenRegisterInfo.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoA.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoD.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVSystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td
	echo "Building RISCVGenRegisterInfo.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen -gen-register-info -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenRegisterInfo.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenSubtargetInfo.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoA.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoD.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVSystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td
	echo "Building RISCVGenSubtargetInfo.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen -gen-subtarget -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenSubtargetInfo.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenSystemOperands.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoA.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoD.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVInstrInfoM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCVSystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td
	echo "Building RISCVGenSystemOperands.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Debug/bin/llvm-tblgen -gen-searchable-tables -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/RISCV/RISCV.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/RISCV/RISCVGenSystemOperands.inc
