library ieee;

use ieee.std_logic_1164.all;

entity Transcodificador is
	port(
		cod: in std_logic_vector(3 downto 0);
		Jhonson5bits: out std_logic_vector(4 downto 0)
	);
end Transcodificador;

architecture rt1 of Transcodificador is
	process(cod)
	begin
		case cod id
			when "0000" => Jhonson5bits <= "00000";
			when "0000" => Jhonson5bits <= "00000";
			when "0000" => Jhonson5bits <= "00000";
			when "0000" => Jhonson5bits <= "00000";
			when "0000" => Jhonson5bits <= "00000";
			when "0000" => Jhonson5bits <= "00000";
			when "0000" => Jhonson5bits <= "00000";
			when "0000" => Jhonson5bits <= "00000";
			when "0000" => Jhonson5bits <= "00000";
			when "0000" => Jhonson5bits <= "00000";
			when "0000" => Jhonson5bits <= "00000";
		end case;
	end process;
end rt1;