# 4-bit Counter in Verilog

## ğŸ“Œ Overview
This is a simple 4-bit synchronous counter designed in Verilog.  
It increments on every positive edge of the clock.

## ğŸ§  Features
- 4-bit output  
- Active-high reset  
- Increments from 0 to 15  

## ğŸ“‚ Files
- `counter.v` â€“ Counter RTL code  
- `counter_tb.v` â€“ Testbench  

## ğŸ›  Tools Used
ModelSim / Vivado / EDA Playground

## ğŸ¯ Learning Outcomes
- Sequential logic  
- Flip-flop based counters  
- Clock and reset handling
