# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 12:46:21 on Nov 20,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
add wave -position insertpoint  \
sim:/testbench/q_2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rat83  Hostname: EN-EC-LPH238-26  ProcessID: 5844
#           Attempting to use alternate WLF file "./wlftb903x6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb903x6
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/reset \
sim:/testbench/en \
sim:/testbench/a_1 \
sim:/testbench/b_1 \
sim:/testbench/c_1 \
sim:/testbench/q_1 \
sim:/testbench/a_2 \
sim:/testbench/b_2 \
sim:/testbench/c_2 \
sim:/testbench/q_2 \
sim:/testbench/x_in_b \
sim:/testbench/y_in_b \
sim:/testbench/vx_in_b \
sim:/testbench/vy_in_b \
sim:/testbench/x \
sim:/testbench/y \
sim:/testbench/vx \
sim:/testbench/vy \
sim:/testbench/px \
sim:/testbench/py \
sim:/testbench/x_in \
sim:/testbench/y_in \
sim:/testbench/vx_in \
sim:/testbench/vy_in \
sim:/testbench/x_out \
sim:/testbench/y_out \
sim:/testbench/vx_out \
sim:/testbench/vy_out \
sim:/testbench/vx_acc_in \
sim:/testbench/vy_acc_in \
sim:/testbench/vx_acc_out \
sim:/testbench/vy_acc_out \
sim:/testbench/x_in_32 \
sim:/testbench/y_in_32 \
sim:/testbench/vx_in_32 \
sim:/testbench/vy_in_32 \
sim:/testbench/x_out_32 \
sim:/testbench/y_out_32 \
sim:/testbench/vx_out_32 \
sim:/testbench/vy_out_32 \
sim:/testbench/r_en_tot \
sim:/testbench/r_en_itr \
sim:/testbench/wb_en \
sim:/testbench/x_in_xcel \
sim:/testbench/y_in_xcel \
sim:/testbench/vx_in_xcel \
sim:/testbench/vy_in_xcel \
sim:/testbench/x_out_xcel \
sim:/testbench/y_out_xcel \
sim:/testbench/vx_out_xcel \
sim:/testbench/vy_out_xcel
run
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
restart -f
add wave -position insertpoint  \
sim:/testbench/xdp/clk \
sim:/testbench/xdp/reset \
sim:/testbench/xdp/r_en_tot \
sim:/testbench/xdp/r_en_itr \
sim:/testbench/xdp/wb_en \
sim:/testbench/xdp/x_in_xcel \
sim:/testbench/xdp/y_in_xcel \
sim:/testbench/xdp/vx_in_xcel \
sim:/testbench/xdp/vy_in_xcel \
sim:/testbench/xdp/x_out_xcel \
sim:/testbench/xdp/y_out_xcel \
sim:/testbench/xdp/vx_out_xcel \
sim:/testbench/xdp/vy_out_xcel \
sim:/testbench/xdp/x \
sim:/testbench/xdp/y \
sim:/testbench/xdp/vx \
sim:/testbench/xdp/vy \
sim:/testbench/xdp/x_comb \
sim:/testbench/xdp/y_comb \
sim:/testbench/xdp/vx_comb \
sim:/testbench/xdp/vy_comb \
sim:/testbench/xdp/xa_comb \
sim:/testbench/xdp/ya_comb \
sim:/testbench/xdp/x_avg \
sim:/testbench/xdp/y_avg \
sim:/testbench/xdp/vxa_comb \
sim:/testbench/xdp/vya_comb \
sim:/testbench/xdp/vx_avg \
sim:/testbench/xdp/vy_avg \
sim:/testbench/xdp/xc_comb \
sim:/testbench/xdp/yc_comb \
sim:/testbench/xdp/x_close \
sim:/testbench/xdp/y_close \
sim:/testbench/xdp/boid_ctr \
sim:/testbench/xdp/boid_ctr_in \
sim:/testbench/xdp/x_bound \
sim:/testbench/xdp/y_bound \
sim:/testbench/xdp/vx_bounded \
sim:/testbench/xdp/vy_bounded \
sim:/testbench/xdp/vx_wb \
sim:/testbench/xdp/vy_wb \
sim:/testbench/xdp/x_wb \
sim:/testbench/xdp/y_wb \
sim:/testbench/xdp/x_avg_wb \
sim:/testbench/xdp/y_avg_wb \
sim:/testbench/xdp/vx_avg_wb \
sim:/testbench/xdp/vy_avg_wb \
sim:/testbench/xdp/x_close_wb \
sim:/testbench/xdp/y_close_wb \
sim:/testbench/xdp/boid_ctr_wb \
sim:/testbench/xdp/speed \
sim:/testbench/xdp/speed_bchk
add wave -position insertpoint  \
sim:/testbench/xdp/clk \
sim:/testbench/xdp/reset \
sim:/testbench/xdp/r_en_tot \
sim:/testbench/xdp/r_en_itr \
sim:/testbench/xdp/wb_en \
sim:/testbench/xdp/x_in_xcel \
sim:/testbench/xdp/y_in_xcel \
sim:/testbench/xdp/vx_in_xcel \
sim:/testbench/xdp/vy_in_xcel \
sim:/testbench/xdp/x_out_xcel \
sim:/testbench/xdp/y_out_xcel \
sim:/testbench/xdp/vx_out_xcel \
sim:/testbench/xdp/vy_out_xcel \
sim:/testbench/xdp/x \
sim:/testbench/xdp/y \
sim:/testbench/xdp/vx \
sim:/testbench/xdp/vy \
sim:/testbench/xdp/x_comb \
sim:/testbench/xdp/y_comb \
sim:/testbench/xdp/vx_comb \
sim:/testbench/xdp/vy_comb \
sim:/testbench/xdp/xa_comb \
sim:/testbench/xdp/ya_comb \
sim:/testbench/xdp/x_avg \
sim:/testbench/xdp/y_avg \
sim:/testbench/xdp/vxa_comb \
sim:/testbench/xdp/vya_comb \
sim:/testbench/xdp/vx_avg \
sim:/testbench/xdp/vy_avg \
sim:/testbench/xdp/xc_comb \
sim:/testbench/xdp/yc_comb \
sim:/testbench/xdp/x_close \
sim:/testbench/xdp/y_close \
sim:/testbench/xdp/boid_ctr \
sim:/testbench/xdp/boid_ctr_in \
sim:/testbench/xdp/x_bound \
sim:/testbench/xdp/y_bound \
sim:/testbench/xdp/vx_bounded \
sim:/testbench/xdp/vy_bounded \
sim:/testbench/xdp/vx_wb \
sim:/testbench/xdp/vy_wb \
sim:/testbench/xdp/x_wb \
sim:/testbench/xdp/y_wb \
sim:/testbench/xdp/x_avg_wb \
sim:/testbench/xdp/y_avg_wb \
sim:/testbench/xdp/vx_avg_wb \
sim:/testbench/xdp/vy_avg_wb \
sim:/testbench/xdp/x_close_wb \
sim:/testbench/xdp/y_close_wb \
sim:/testbench/xdp/boid_ctr_wb \
sim:/testbench/xdp/speed \
sim:/testbench/xdp/speed_bchk
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
run
run
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
# Loading work.xcel_ctrl
# Loading work.fall_edge_detector
# Loading work.register_test_mem_wrapper
# Loading work.register_test_memory
# Loading work.zero_pad_fix15
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/xcel/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vy_acc_out'.
add wave -position insertpoint  \
sim:/testbench/xcel/num_boids \
sim:/testbench/xcel/clk \
sim:/testbench/xcel/en \
sim:/testbench/xcel/reset \
sim:/testbench/xcel/x \
sim:/testbench/xcel/y \
sim:/testbench/xcel/is_boid_here \
sim:/testbench/xcel/x_m_d \
sim:/testbench/xcel/y_m_d \
sim:/testbench/xcel/vx_m_d \
sim:/testbench/xcel/vy_m_d \
sim:/testbench/xcel/x_d_m \
sim:/testbench/xcel/y_d_m \
sim:/testbench/xcel/vx_d_m \
sim:/testbench/xcel/vy_d_m \
sim:/testbench/xcel/r_en_itr \
sim:/testbench/xcel/r_en_tot \
sim:/testbench/xcel/wb_en \
sim:/testbench/xcel/which_boid
run
run
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
# Loading work.xcel_ctrl
# Loading work.fall_edge_detector
# Loading work.register_test_mem_wrapper
# Loading work.register_test_memory
# Loading work.zero_pad_fix15
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/xcel/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vy_acc_out'.
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv failed with 13 errors.
# 7 compiles, 1 failed with 13 errors.
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
# Loading work.xcel_ctrl
# Loading work.fall_edge_detector
# Loading work.register_test_mem_wrapper
# Loading work.register_test_memory
# Loading work.zero_pad_fix15
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/xcel/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vy_acc_out'.
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
# Loading work.xcel_ctrl
# Loading work.fall_edge_detector
# Loading work.register_test_mem_wrapper
# Loading work.register_test_memory
# Loading work.zero_pad_fix15
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/xcel/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vy_acc_out'.
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv failed with 2 errors.
# 7 compiles, 1 failed with 2 errors.
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
run -all
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
# Loading work.xcel_ctrl
# Loading work.fall_edge_detector
# Loading work.register_test_mem_wrapper
# Loading work.register_test_memory
# Loading work.zero_pad_fix15
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/xcel/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vy_acc_out'.
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
add wave -position insertpoint  \
sim:/testbench/xcel/the_mem/rtm/boid_comp_x \
sim:/testbench/xcel/the_mem/rtm/boid_comp_y
add wave -position insertpoint  \
sim:/testbench/xcel/the_mem/rtm/is_boid_here_t
restart -f
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/xcel/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vy_acc_out'.
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
add wave -position insertpoint  \
sim:/testbench/xcel/the_mem/rtm/x_t \
sim:/testbench/xcel/the_mem/rtm/y_t
restart -f
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/xcel/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vy_acc_out'.
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
# Loading work.xcel_ctrl
# Loading work.fall_edge_detector
# Loading work.register_test_mem_wrapper
# Loading work.register_test_memory
# Loading work.zero_pad_fix15
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/xcel/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv(67): [TFMPC] - Missing connection for port 'vy_acc_out'.
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
# End time: 17:04:40 on Nov 20,2023, Elapsed time: 4:18:19
# Errors: 0, Warnings: 42
