#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Mar 31 00:09:04 2023
# Process ID: 21492
# Current directory: C:/Users/nnyil/Desktop/CLOCK
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9752 C:\Users\nnyil\Desktop\CLOCK\CLOCK.xpr
# Log file: C:/Users/nnyil/Desktop/CLOCK/vivado.log
# Journal file: C:/Users/nnyil/Desktop/CLOCK\vivado.jou
# Running On: JYL-ASUS, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 34084 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/nnyil/Desktop/CLOCK/CLOCK.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::nexys4_ddr:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1887.277 ; gain = 443.535
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/utils_1/imports/synth_1/_Mode_filter_top.dcp with file C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1/_set_time_top_.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 31 00:12:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1/runme.log
[Fri Mar 31 00:12:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-07:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1923.055 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747345A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3975.105 ; gain = 2052.051
set_property PROGRAM.FILE {C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/impl_1/_set_time_top_.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/impl_1/_set_time_top_.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'set_time_Sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'set_time_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj set_time_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/params.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/set_time.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sim_1/new/set_time_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_time_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot set_time_Sim_behav xil_defaultlib.set_time_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot set_time_Sim_behav xil_defaultlib.set_time_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.set_time
Compiling module xil_defaultlib.set_time_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot set_time_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "set_time_Sim_behav -key {Behavioral:sim_1:Functional:set_time_Sim} -tclbatch {set_time_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source set_time_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 400 ns : File "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sim_1/new/set_time_Sim.v" Line 134
INFO: [USF-XSim-96] XSim completed. Design snapshot 'set_time_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4054.684 ; gain = 47.516
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/set_time_Sim/U0}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'set_time_Sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'set_time_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj set_time_Sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'set_time_Sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot set_time_Sim_behav xil_defaultlib.set_time_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot set_time_Sim_behav xil_defaultlib.set_time_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$stop called at time : 400 ns : File "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sim_1/new/set_time_Sim.v" Line 134
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'set_time_Sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj set_time_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/params.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/set_time.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sim_1/new/set_time_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_time_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'set_time_Sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot set_time_Sim_behav xil_defaultlib.set_time_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot set_time_Sim_behav xil_defaultlib.set_time_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.set_time
Compiling module xil_defaultlib.set_time_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot set_time_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 400 ns : File "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sim_1/new/set_time_Sim.v" Line 134
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4071.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/utils_1/imports/synth_1/_Mode_filter_top.dcp with file C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1/_set_time_top_.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 31 00:20:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1/runme.log
[Fri Mar 31 00:20:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/utils_1/imports/synth_1/_Mode_filter_top.dcp with file C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1/_set_time_top_.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 31 00:24:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1/runme.log
[Fri Mar 31 00:24:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/utils_1/imports/synth_1/_Mode_filter_top.dcp with file C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1/_set_time_top_.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 31 00:26:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1/runme.log
[Fri Mar 31 00:26:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-07:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4076.207 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747345A
set_property PROGRAM.FILE {C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/impl_1/_set_time_top_.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/impl_1/_set_time_top_.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'set_time_Sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'set_time_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj set_time_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/params.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/set_time.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sim_1/new/set_time_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_time_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot set_time_Sim_behav xil_defaultlib.set_time_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot set_time_Sim_behav xil_defaultlib.set_time_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.set_time
Compiling module xil_defaultlib.set_time_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot set_time_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "set_time_Sim_behav -key {Behavioral:sim_1:Functional:set_time_Sim} -tclbatch {set_time_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source set_time_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 400 ns : File "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sim_1/new/set_time_Sim.v" Line 134
INFO: [USF-XSim-96] XSim completed. Design snapshot 'set_time_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4083.203 ; gain = 6.996
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top _set_time_top_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is '_set_time_top_Sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for '_set_time_top_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj _set_time_top_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/params.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/ID_to_Seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_to_Seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/Mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/Output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/Seg7_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/_set_time_top_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _set_time_top_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/frequency_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/set_time.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sim_1/new/_set_time_top_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _set_time_top_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot _set_time_top_Sim_behav xil_defaultlib._set_time_top_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot _set_time_top_Sim_behav xil_defaultlib._set_time_top_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'Seg7OUT' [C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sim_1/new/_set_time_top_Sim.v:39]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'status' is not permitted [C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sim_1/new/_set_time_top_Sim.v:39]
ERROR: [VRFC 10-8616] '_set_time_top_' requires 12 arguments [C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sim_1/new/_set_time_top_Sim.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is '_set_time_top_Sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for '_set_time_top_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj _set_time_top_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/params.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/ID_to_Seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_to_Seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/Mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/Output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/Seg7_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/_set_time_top_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _set_time_top_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/frequency_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/set_time.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sim_1/new/_set_time_top_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _set_time_top_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot _set_time_top_Sim_behav xil_defaultlib._set_time_top_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot _set_time_top_Sim_behav xil_defaultlib._set_time_top_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_div(NEED_FREQ=1000)
Compiling module xil_defaultlib.filter(n=2)
Compiling module xil_defaultlib.Mode
Compiling module xil_defaultlib.set_time
Compiling module xil_defaultlib.Output
Compiling module xil_defaultlib.ID_to_Seg7
Compiling module xil_defaultlib.Seg7_driver
Compiling module xil_defaultlib._set_time_top_
Compiling module xil_defaultlib._set_time_top_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot _set_time_top_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "_set_time_top_Sim_behav -key {Behavioral:sim_1:Functional:_set_time_top_Sim} -tclbatch {_set_time_top_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source _set_time_top_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
_hour: 0, _min: 0, _second: 0, Second: 0
$stop called at time : 220 ns : File "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sim_1/new/_set_time_top_Sim.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot '_set_time_top_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4087.078 ; gain = 3.457
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/_set_time_top_Sim/U0/_up}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/_set_time_top_Sim/U0/_down}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/_set_time_top_Sim/U0/_right}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/_set_time_top_Sim/U0/_left}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/_set_time_top_Sim/U0/ST0/nextTime}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is '_set_time_top_Sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj _set_time_top_Sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is '_set_time_top_Sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot _set_time_top_Sim_behav xil_defaultlib._set_time_top_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot _set_time_top_Sim_behav xil_defaultlib._set_time_top_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
1
_hour: 0, _min: 0, _second: 0, Second: 0
$stop called at time : 220 ns : File "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sim_1/new/_set_time_top_Sim.v" Line 73
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top set_time_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'set_time_Sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'set_time_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj set_time_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/params.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/set_time.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sim_1/new/set_time_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_time_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot set_time_Sim_behav xil_defaultlib.set_time_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot set_time_Sim_behav xil_defaultlib.set_time_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.set_time
Compiling module xil_defaultlib.set_time_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot set_time_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nnyil/Desktop/CLOCK/CLOCK.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "set_time_Sim_behav -key {Behavioral:sim_1:Functional:set_time_Sim} -tclbatch {set_time_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source set_time_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 400 ns : File "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sim_1/new/set_time_Sim.v" Line 134
INFO: [USF-XSim-96] XSim completed. Design snapshot 'set_time_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4091.133 ; gain = 2.648
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/utils_1/imports/synth_1/_Mode_filter_top.dcp with file C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1/_set_time_top_.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 31 00:42:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1/runme.log
[Fri Mar 31 00:42:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/utils_1/imports/synth_1/_Mode_filter_top.dcp with file C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1/_set_time_top_.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Mar 31 00:45:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Mar 31 00:47:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Mar 31 00:51:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/utils_1/imports/synth_1/_Mode_filter_top.dcp with file C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1/_set_time_top_.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1

launch_runs impl_1 -jobs 8
[Fri Mar 31 00:53:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1/runme.log
[Fri Mar 31 00:53:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -jobs 8
[Fri Mar 31 00:54:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/synth_1/runme.log
[Fri Mar 31 00:54:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/nnyil/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 00:58:44 2023...
