////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: top_synth.v
// /___/   /\     Timestamp: Fri Oct 25 06:21:45 2019
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -ofmt verilog -w -sim top.ngc top_synth.v 
// Device	: xc6slx25-3-ftg256
// Input file	: top.ngc
// Output file	: top_synth.v
// # of Modules	: 1
// Design Name	: top
// Xilinx        : /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module top (
  serial_rx, clk32, user_sw0, user_sw1, user_sw2, user_sw3, serial_tx, sdram_clock, user_led0, user_led1, user_led2, user_led3, user_led4, user_led5, 
user_led6, user_led7, spiflash2x_cs_n, spiflash2x_clk, sdram_we_n, sdram_ras_n, sdram_cas_n, sdram_cs_n, sdram_cke, spiflash2x_dq, sdram_a, sdram_dq, 
sdram_ba, sdram_dm
);
  input serial_rx;
  input clk32;
  input user_sw0;
  input user_sw1;
  input user_sw2;
  input user_sw3;
  output serial_tx;
  output sdram_clock;
  output user_led0;
  output user_led1;
  output user_led2;
  output user_led3;
  output user_led4;
  output user_led5;
  output user_led6;
  output user_led7;
  output spiflash2x_cs_n;
  output spiflash2x_clk;
  output sdram_we_n;
  output sdram_ras_n;
  output sdram_cas_n;
  output sdram_cs_n;
  output sdram_cke;
  inout [1 : 0] spiflash2x_dq;
  output [12 : 0] sdram_a;
  inout [15 : 0] sdram_dq;
  output [1 : 0] sdram_ba;
  output [1 : 0] sdram_dm;
  wire serial_rx_IBUF_0;
  wire user_sw0_IBUF_2;
  wire user_sw1_IBUF_3;
  wire user_sw2_IBUF_4;
  wire user_sw3_IBUF_5;
  wire xilinxmultiregimpl0_regs0_6;
  wire clk32a;
  wire xilinxmultiregimpl0_regs1_12;
  wire clk32b;
  wire basesoc_uart_phy_rx_r_14;
  wire pll_fb;
  wire pll_lckd;
  wire sys_clk;
  wire sys_ps_clk;
  wire xilinxasyncresetsynchronizerimpl;
  wire basesoc_uart_phy_rx_busy_38;
  wire \lm32_cpu/instruction_unit/i_cyc_o_143 ;
  wire \lm32_cpu/load_store_unit/d_cyc_o_144 ;
  wire \lm32_cpu/load_store_unit/d_we_o_145 ;
  wire sdram_clock_OBUF_146;
  wire sys_clk_INV_320_o;
  wire xilinxasyncresetsynchronizerimpl_rst_meta;
  wire sys_rst;
  wire basesoc_sdram_dfi_p0_cs_n_310;
  wire basesoc_rom_bus_ack_314;
  wire basesoc_sram_bus_ack_315;
  wire \basesoc_interface_adr[13] ;
  wire \basesoc_interface_adr[12] ;
  wire \basesoc_interface_adr[11] ;
  wire \basesoc_interface_adr[10] ;
  wire \basesoc_interface_adr[9] ;
  wire \basesoc_interface_adr[3] ;
  wire \basesoc_interface_adr[2] ;
  wire \basesoc_interface_adr[1] ;
  wire \basesoc_interface_adr[0] ;
  wire \basesoc_interface_adr[4] ;
  wire \basesoc_interface_adr[5] ;
  wire basesoc_uart_phy_sink_ready_343;
  wire basesoc_uart_phy_uart_clk_txen_376;
  wire basesoc_uart_phy_source_valid_377;
  wire basesoc_uart_phy_uart_clk_rxen_410;
  wire basesoc_uart_tx_old_trigger_411;
  wire basesoc_uart_rx_old_trigger_412;
  wire basesoc_timer0_zero_old_trigger_445;
  wire sdram_a_12_479;
  wire sdram_a_11_480;
  wire sdram_a_10_481;
  wire sdram_a_9_482;
  wire sdram_a_8_483;
  wire sdram_a_7_484;
  wire sdram_a_6_485;
  wire sdram_a_5_486;
  wire sdram_a_4_487;
  wire sdram_a_3_488;
  wire sdram_a_2_489;
  wire sdram_a_1_490;
  wire sdram_a_0_491;
  wire sdram_ba_1_492;
  wire sdram_ba_0_493;
  wire sdram_cke_OBUF_494;
  wire sdram_dm_0_495;
  wire ddrphy_wrdata_en_512;
  wire basesoc_sdram_cmd_payload_cas_515;
  wire basesoc_sdram_cmd_payload_we_516;
  wire basesoc_sdram_generator_done_517;
  wire new_master_rdata_valid0_533;
  wire new_master_wdata_ready_534;
  wire new_master_rdata_valid4_535;
  wire basesoc_csrbankarray_sel_r_557;
  wire basesoc_sdram_dfi_p0_cas_n_602;
  wire basesoc_sdram_dfi_p0_ras_n_603;
  wire basesoc_sdram_dfi_p0_we_n_604;
  wire sdram_cas_n_OBUF_605;
  wire sdram_ras_n_OBUF_606;
  wire sdram_we_n_OBUF_607;
  wire sdram_cs_n_OBUF_608;
  wire basesoc_sdram_cmd_payload_ras_609;
  wire basesoc_interface_we_620;
  wire refresher_state_FSM_FFd2_621;
  wire refresher_state_FSM_FFd1_622;
  wire bankmachine0_state_FSM_FFd1_623;
  wire bankmachine0_state_FSM_FFd2_624;
  wire basesoc_sdram_bankmachine0_row_close;
  wire basesoc_sdram_bankmachine0_row_open;
  wire bankmachine0_state_FSM_FFd3_627;
  wire bankmachine1_state_FSM_FFd1_628;
  wire bankmachine1_state_FSM_FFd2_629;
  wire basesoc_sdram_bankmachine1_row_close;
  wire basesoc_sdram_bankmachine1_row_open;
  wire bankmachine1_state_FSM_FFd3_632;
  wire bankmachine2_state_FSM_FFd1_633;
  wire bankmachine2_state_FSM_FFd2_634;
  wire basesoc_sdram_bankmachine2_row_open;
  wire bankmachine2_state_FSM_FFd3_636;
  wire bankmachine3_state_FSM_FFd1_637;
  wire bankmachine3_state_FSM_FFd2_638;
  wire basesoc_sdram_bankmachine3_row_open;
  wire bankmachine3_state_FSM_FFd3_640;
  wire basesoc_sdram_choose_req_grant_FSM_FFd1_641;
  wire basesoc_sdram_choose_req_grant_FSM_FFd2_642;
  wire multiplexer_state_FSM_FFd1_643;
  wire multiplexer_state_FSM_FFd2_644;
  wire multiplexer_state_FSM_FFd3_645;
  wire cache_state_FSM_FFd1_646;
  wire litedramwishbone2native_state_FSM_FFd1_647;
  wire litedramwishbone2native_state_FSM_FFd2_648;
  wire basesoc_bus_wishbone_ack_665;
  wire spiflash_clk_781;
  wire basesoc_sdram_bankmachine0_cmd_buffer_valid_n_817;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_818;
  wire basesoc_sdram_bankmachine1_cmd_buffer_valid_n_858;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_859;
  wire basesoc_sdram_bankmachine2_cmd_buffer_valid_n_899;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_900;
  wire basesoc_sdram_bankmachine3_cmd_buffer_valid_n_940;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_941;
  wire basesoc_cache_967;
  wire basesoc_ctrl_storage_full_31_976;
  wire basesoc_ctrl_storage_full_30_977;
  wire basesoc_ctrl_storage_full_29_978;
  wire basesoc_ctrl_storage_full_27_979;
  wire basesoc_ctrl_storage_full_26_980;
  wire basesoc_ctrl_storage_full_24_981;
  wire basesoc_ctrl_storage_full_23_982;
  wire basesoc_ctrl_storage_full_22_983;
  wire basesoc_ctrl_storage_full_19_984;
  wire basesoc_ctrl_storage_full_17_985;
  wire basesoc_ctrl_storage_full_16_986;
  wire basesoc_ctrl_storage_full_15_987;
  wire basesoc_ctrl_storage_full_13_988;
  wire basesoc_ctrl_storage_full_11_989;
  wire basesoc_ctrl_storage_full_8_990;
  wire basesoc_ctrl_storage_full_7_991;
  wire basesoc_ctrl_storage_full_2_992;
  wire basesoc_ctrl_storage_full_1_993;
  wire basesoc_ctrl_storage_full_0_994;
  wire basesoc_sdram_address_storage_full_12_1005;
  wire basesoc_sdram_address_storage_full_11_1006;
  wire basesoc_sdram_address_storage_full_10_1007;
  wire basesoc_sdram_address_storage_full_9_1008;
  wire basesoc_sdram_address_storage_full_8_1009;
  wire spiflash_bitbang_en_storage_full_1016;
  wire basesoc_timer0_en_storage_full_1017;
  wire basesoc_timer0_eventmanager_storage_full_1018;
  wire basesoc_uart_phy_storage_full_23_1021;
  wire basesoc_uart_phy_storage_full_21_1022;
  wire basesoc_uart_phy_storage_full_16_1023;
  wire basesoc_uart_phy_storage_full_15_1024;
  wire basesoc_uart_phy_storage_full_13_1025;
  wire basesoc_ctrl_storage_full_28_1064;
  wire basesoc_ctrl_storage_full_25_1065;
  wire basesoc_ctrl_storage_full_21_1066;
  wire basesoc_ctrl_storage_full_20_1067;
  wire basesoc_ctrl_storage_full_18_1068;
  wire basesoc_ctrl_storage_full_14_1069;
  wire basesoc_ctrl_storage_full_12_1070;
  wire basesoc_ctrl_storage_full_10_1071;
  wire basesoc_ctrl_storage_full_9_1072;
  wire basesoc_ctrl_storage_full_6_1073;
  wire basesoc_ctrl_storage_full_5_1074;
  wire basesoc_ctrl_storage_full_4_1075;
  wire basesoc_ctrl_storage_full_3_1076;
  wire basesoc_uart_phy_storage_full_22_1077;
  wire basesoc_uart_phy_storage_full_20_1078;
  wire basesoc_uart_phy_storage_full_19_1079;
  wire basesoc_uart_phy_storage_full_18_1080;
  wire basesoc_uart_phy_storage_full_17_1081;
  wire basesoc_uart_phy_storage_full_14_1082;
  wire basesoc_uart_phy_storage_full_12_1083;
  wire basesoc_uart_phy_storage_full_11_1084;
  wire basesoc_uart_phy_storage_full_10_1085;
  wire basesoc_uart_phy_storage_full_9_1086;
  wire basesoc_uart_phy_storage_full_8_1087;
  wire basesoc_uart_phy_tx_busy_1090;
  wire serial_tx_OBUF_1091;
  wire basesoc_uart_tx_pending_1092;
  wire basesoc_uart_rx_pending_1093;
  wire basesoc_uart_tx_fifo_readable_1094;
  wire basesoc_uart_rx_fifo_readable_1095;
  wire basesoc_timer0_zero_pending_1096;
  wire spiflash_dq_oe_1097;
  wire spiflash_cs_n_1098;
  wire spiflash_bus_ack_1099;
  wire basesoc_sdram_bankmachine0_row_opened_1100;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_1102;
  wire basesoc_sdram_bankmachine1_row_opened_1103;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_1105;
  wire basesoc_sdram_bankmachine2_row_opened_1106;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_1108;
  wire basesoc_sdram_bankmachine3_row_opened_1109;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_1111;
  wire basesoc_sdram_twtrcon_ready_1119;
  wire basesoc_grant_1120;
  wire basesoc_sdram_wrdata_storage_full_15_1149;
  wire basesoc_sdram_wrdata_storage_full_14_1150;
  wire basesoc_sdram_wrdata_storage_full_13_1151;
  wire basesoc_sdram_wrdata_storage_full_12_1152;
  wire basesoc_sdram_wrdata_storage_full_11_1153;
  wire basesoc_sdram_wrdata_storage_full_10_1154;
  wire basesoc_sdram_wrdata_storage_full_9_1155;
  wire basesoc_sdram_wrdata_storage_full_8_1156;
  wire basesoc_timer0_load_storage_full_31_1165;
  wire basesoc_timer0_load_storage_full_30_1166;
  wire basesoc_timer0_load_storage_full_29_1167;
  wire basesoc_timer0_load_storage_full_28_1168;
  wire basesoc_timer0_load_storage_full_27_1169;
  wire basesoc_timer0_load_storage_full_26_1170;
  wire basesoc_timer0_load_storage_full_25_1171;
  wire basesoc_timer0_load_storage_full_24_1172;
  wire basesoc_timer0_load_storage_full_23_1173;
  wire basesoc_timer0_load_storage_full_22_1174;
  wire basesoc_timer0_load_storage_full_21_1175;
  wire basesoc_timer0_load_storage_full_20_1176;
  wire basesoc_timer0_load_storage_full_19_1177;
  wire basesoc_timer0_load_storage_full_18_1178;
  wire basesoc_timer0_load_storage_full_17_1179;
  wire basesoc_timer0_load_storage_full_16_1180;
  wire basesoc_timer0_load_storage_full_15_1181;
  wire basesoc_timer0_load_storage_full_14_1182;
  wire basesoc_timer0_load_storage_full_13_1183;
  wire basesoc_timer0_load_storage_full_12_1184;
  wire basesoc_timer0_load_storage_full_11_1185;
  wire basesoc_timer0_load_storage_full_10_1186;
  wire basesoc_timer0_load_storage_full_9_1187;
  wire basesoc_timer0_load_storage_full_8_1188;
  wire basesoc_timer0_reload_storage_full_31_1197;
  wire basesoc_timer0_reload_storage_full_30_1198;
  wire basesoc_timer0_reload_storage_full_29_1199;
  wire basesoc_timer0_reload_storage_full_28_1200;
  wire basesoc_timer0_reload_storage_full_27_1201;
  wire basesoc_timer0_reload_storage_full_26_1202;
  wire basesoc_timer0_reload_storage_full_25_1203;
  wire basesoc_timer0_reload_storage_full_24_1204;
  wire basesoc_timer0_reload_storage_full_23_1205;
  wire basesoc_timer0_reload_storage_full_22_1206;
  wire basesoc_timer0_reload_storage_full_21_1207;
  wire basesoc_timer0_reload_storage_full_20_1208;
  wire basesoc_timer0_reload_storage_full_19_1209;
  wire basesoc_timer0_reload_storage_full_18_1210;
  wire basesoc_timer0_reload_storage_full_17_1211;
  wire basesoc_timer0_reload_storage_full_16_1212;
  wire basesoc_timer0_reload_storage_full_15_1213;
  wire basesoc_timer0_reload_storage_full_14_1214;
  wire basesoc_timer0_reload_storage_full_13_1215;
  wire basesoc_timer0_reload_storage_full_12_1216;
  wire basesoc_timer0_reload_storage_full_11_1217;
  wire basesoc_timer0_reload_storage_full_10_1218;
  wire basesoc_timer0_reload_storage_full_9_1219;
  wire basesoc_timer0_reload_storage_full_8_1220;
  wire basesoc_uart_phy_storage_full_31_1229;
  wire basesoc_uart_phy_storage_full_30_1230;
  wire basesoc_uart_phy_storage_full_29_1231;
  wire basesoc_uart_phy_storage_full_28_1232;
  wire basesoc_uart_phy_storage_full_27_1233;
  wire basesoc_uart_phy_storage_full_26_1234;
  wire basesoc_uart_phy_storage_full_25_1235;
  wire basesoc_uart_phy_storage_full_24_1236;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<31> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<30> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<29> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<28> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<27> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<26> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<25> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<24> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<23> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<22> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<21> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<20> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<19> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<18> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<17> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<16> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<15> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<14> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<13> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<12> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<11> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<10> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<9> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<8> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<7> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<6> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<5> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<4> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<3> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<2> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<1> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<0> ;
  wire GND_1_o_BUS_0008_MUX_273_o;
  wire GND_1_o_GND_1_o_MUX_272_o;
  wire rhs_array_muxed37;
  wire sys_rst_basesoc_lm32_reset_OR_539_o;
  wire basesoc_uart_rx_fifo_wrport_we;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<31> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<30> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<29> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<28> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<27> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<26> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<25> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<24> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<23> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<22> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<21> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<20> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<19> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<18> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<17> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<16> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<15> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<14> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<13> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<12> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<11> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<10> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<9> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<8> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<7> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<6> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<5> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<4> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<3> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<2> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<1> ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<0> ;
  wire \spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<7> ;
  wire \spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<6> ;
  wire \spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<5> ;
  wire \spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<4> ;
  wire \spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<3> ;
  wire \spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<2> ;
  wire \spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<1> ;
  wire \spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<0> ;
  wire basesoc_sdram_master_p0_wrdata_en;
  wire basesoc_csrbankarray_csrbank0_leds_out0_re;
  wire cache_state_FSM_FFd3_1466;
  wire basesoc_cache_tag_di_dirty;
  wire basesoc_port_cmd_payload_we;
  wire basesoc_cache_tag_port_we;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
  wire \dna_cnt[6]_PWR_1_o_LessThan_902_o ;
  wire \dna_cnt[6]_GND_1_o_LessThan_1353_o ;
  wire spiflash2x_clk_OBUF_1476;
  wire basesoc_sdram_bankmachine0_row_hit;
  wire basesoc_sdram_bankmachine1_row_hit;
  wire basesoc_sdram_bankmachine2_row_hit;
  wire basesoc_sdram_bankmachine3_row_hit;
  wire spiflash2x_cs_n_OBUF_1483;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<31> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<30> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<29> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<28> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<27> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<26> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<25> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<24> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<23> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<22> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<21> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<20> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<19> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<18> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<17> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<16> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<15> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<14> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<13> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<12> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<11> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<10> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<9> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<8> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<7> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<6> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<5> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<4> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<3> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<2> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<1> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<0> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<31> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<30> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<29> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<28> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<27> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<26> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<25> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<24> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<23> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<22> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<21> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<20> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<19> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<18> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<17> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<16> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<15> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<14> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<13> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<12> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<11> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<10> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<9> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<8> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<7> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<6> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<5> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<4> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<3> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<2> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<1> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<0> ;
  wire GND_1_o_BUS_0006_MUX_262_o;
  wire basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_513_o;
  wire basesoc_uart_rx_trigger;
  wire basesoc_lm32_dbus_ack;
  wire basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_508_o;
  wire \basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o ;
  wire \basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o ;
  wire \basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o ;
  wire \basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o ;
  wire \basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o ;
  wire basesoc_uart_tx_clear;
  wire basesoc_timer0_zero_clear_1623;
  wire basesoc_uart_rx_clear;
  wire basesoc_sdram_inti_p0_rddata_valid;
  wire \GND_1_o_ddrphy_dfi_p0_wrdata_mask[1]_mux_926_OUT<0> ;
  wire basesoc_csrbankarray_csrbank1_scratch3_re;
  wire basesoc_csrbankarray_csrbank1_scratch2_re;
  wire basesoc_csrbankarray_csrbank1_scratch1_re;
  wire basesoc_csrbankarray_csrbank1_scratch0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_control0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_bitbang0_re;
  wire basesoc_csrbankarray_csrbank4_bitbang_en0_re;
  wire basesoc_csrbankarray_csrbank5_load3_re;
  wire basesoc_csrbankarray_csrbank5_load2_re;
  wire basesoc_csrbankarray_csrbank5_load1_re;
  wire basesoc_csrbankarray_csrbank5_load0_re;
  wire basesoc_csrbankarray_csrbank5_reload3_re;
  wire basesoc_csrbankarray_csrbank5_reload2_re;
  wire basesoc_csrbankarray_csrbank5_reload1_re;
  wire basesoc_csrbankarray_csrbank5_reload0_re;
  wire basesoc_timer0_update_value_re;
  wire basesoc_csrbankarray_csrbank6_ev_enable0_re;
  wire basesoc_uart_tx_fifo_wrport_we;
  wire basesoc_csrbankarray_csrbank7_tuning_word3_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word2_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word1_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word0_re;
  wire basesoc_sdram_bankmachine0_twtpcon_valid;
  wire basesoc_sdram_bankmachine1_twtpcon_valid;
  wire basesoc_sdram_bankmachine2_twtpcon_valid;
  wire basesoc_sdram_bankmachine3_twtpcon_valid;
  wire array_muxed2_INV_208_o;
  wire array_muxed3_INV_209_o;
  wire array_muxed4_INV_210_o;
  wire \basesoc_port_cmd_payload_addr[23] ;
  wire \basesoc_port_cmd_payload_addr[22] ;
  wire \basesoc_port_cmd_payload_addr[21] ;
  wire \basesoc_port_cmd_payload_addr[20] ;
  wire \basesoc_port_cmd_payload_addr[19] ;
  wire \basesoc_port_cmd_payload_addr[18] ;
  wire \basesoc_port_cmd_payload_addr[17] ;
  wire \basesoc_port_cmd_payload_addr[16] ;
  wire \basesoc_port_cmd_payload_addr[15] ;
  wire \basesoc_port_cmd_payload_addr[14] ;
  wire \basesoc_port_cmd_payload_addr[13] ;
  wire \basesoc_port_cmd_payload_addr[12] ;
  wire \basesoc_port_cmd_payload_addr[11] ;
  wire \basesoc_port_cmd_payload_addr[8] ;
  wire \basesoc_port_cmd_payload_addr[7] ;
  wire \basesoc_port_cmd_payload_addr[6] ;
  wire \basesoc_port_cmd_payload_addr[5] ;
  wire \basesoc_port_cmd_payload_addr[4] ;
  wire \basesoc_port_cmd_payload_addr[3] ;
  wire \basesoc_port_cmd_payload_addr[2] ;
  wire \basesoc_port_cmd_payload_addr[1] ;
  wire \basesoc_port_cmd_payload_addr[0] ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<7> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<6> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<5> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<4> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<3> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<2> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<1> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<0> ;
  wire basesoc_uart_tx_trigger;
  wire dna_do;
  wire \spiflash_counter[7]_PWR_1_o_equal_917_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_916_o ;
  wire \basesoc_sdram_generator_counter[2]_PWR_1_o_equal_936_o ;
  wire \basesoc_sdram_generator_counter[2]_GND_1_o_equal_935_o ;
  wire basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<0> ;
  wire basesoc_sdram_master_p0_cke;
  wire basesoc_uart_irq;
  wire basesoc_csrbankarray_sel;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1085_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1085_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1085_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1085_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<0> ;
  wire basesoc_uart_tx_fifo_do_read;
  wire \spiflash_sr[31]_spiflash_bus_adr[5]_MUX_396_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[4]_MUX_397_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[3]_MUX_398_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[2]_MUX_399_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[1]_MUX_400_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[0]_MUX_401_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_402_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_403_o ;
  wire basesoc_sdram_timer_done;
  wire \basesoc_uart_phy_tx_reg[0]_PWR_1_o_MUX_253_o ;
  wire \spiflash_counter[7]_GND_1_o_mux_925_OUT<7> ;
  wire \spiflash_counter[7]_GND_1_o_mux_925_OUT<6> ;
  wire \spiflash_counter[7]_GND_1_o_mux_925_OUT<5> ;
  wire \spiflash_counter[7]_GND_1_o_mux_925_OUT<4> ;
  wire \spiflash_counter[7]_GND_1_o_mux_925_OUT<3> ;
  wire \spiflash_counter[7]_GND_1_o_mux_925_OUT<2> ;
  wire \spiflash_counter[7]_GND_1_o_mux_925_OUT<1> ;
  wire \spiflash_counter[7]_GND_1_o_mux_925_OUT<0> ;
  wire \spiflash_sr[31]_spiflash_bus_adr[21]_MUX_380_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[20]_MUX_381_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[19]_MUX_382_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[18]_MUX_383_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[17]_MUX_384_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[16]_MUX_385_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[15]_MUX_386_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[14]_MUX_387_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[13]_MUX_388_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[12]_MUX_389_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[11]_MUX_390_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[10]_MUX_391_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[9]_MUX_392_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[8]_MUX_393_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[7]_MUX_394_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[6]_MUX_395_o ;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read;
  wire _n5092;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<0> ;
  wire basesoc_timer0_zero_trigger;
  wire roundrobin0_grant_roundrobin3_grant_OR_352_o;
  wire roundrobin0_grant_roundrobin3_grant_OR_355_o;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
  wire basesoc_uart_rx_fifo_do_read;
  wire basesoc_sdram_tccdcon_ready;
  wire _n5163_inv;
  wire _n5197_inv;
  wire _n5183_inv;
  wire spiflash_oe_inv;
  wire _n5134_inv;
  wire ddrphy_wrdata_en_inv;
  wire Mram_mem_27;
  wire \multiplexer_state_FSM_FFd3-In ;
  wire \multiplexer_state_FSM_FFd2-In ;
  wire \multiplexer_state_FSM_FFd1-In_1948 ;
  wire \litedramwishbone2native_state_FSM_FFd2-In_1949 ;
  wire \litedramwishbone2native_state_FSM_FFd1-In ;
  wire Mcount_spiflash_i1;
  wire Mcount_basesoc_sdram_timer_count;
  wire Mcount_basesoc_sdram_timer_count1;
  wire Mcount_basesoc_sdram_timer_count2;
  wire Mcount_basesoc_sdram_timer_count3;
  wire Mcount_basesoc_sdram_timer_count4;
  wire Mcount_basesoc_sdram_timer_count5;
  wire Mcount_basesoc_sdram_timer_count6;
  wire Mcount_basesoc_sdram_timer_count7;
  wire Mcount_basesoc_sdram_timer_count8;
  wire Mcount_basesoc_sdram_timer_count9;
  wire _n5125_inv;
  wire Mcount_basesoc_counter;
  wire Mcount_basesoc_counter1;
  wire _n5137_inv;
  wire Mcount_basesoc_uart_phy_tx_bitcount;
  wire Mcount_basesoc_uart_phy_tx_bitcount1;
  wire Mcount_basesoc_uart_phy_tx_bitcount2;
  wire Mcount_basesoc_uart_phy_tx_bitcount3;
  wire _n5142_inv;
  wire Mcount_basesoc_uart_phy_rx_bitcount;
  wire Mcount_basesoc_uart_phy_rx_bitcount1;
  wire Mcount_basesoc_uart_phy_rx_bitcount2;
  wire Mcount_basesoc_uart_phy_rx_bitcount3;
  wire \Result<0>1 ;
  wire \Result<1>1 ;
  wire \Result<2>1 ;
  wire \Result<3>1 ;
  wire _n5170_inv;
  wire \Result<0>2 ;
  wire \Result<1>2 ;
  wire \Result<2>2_2008 ;
  wire \Result<3>2_2009 ;
  wire \Result<0>3 ;
  wire \Result<1>3 ;
  wire \Result<2>3 ;
  wire \Result<3>3 ;
  wire \Result<0>4 ;
  wire \Result<1>4 ;
  wire \Result<2>4 ;
  wire \Result<3>4 ;
  wire _n5177_inv;
  wire \Result<0>5 ;
  wire \Result<1>5 ;
  wire \Result<2>5 ;
  wire \Result<3>5 ;
  wire \Result<4>1 ;
  wire \Result<0>6 ;
  wire \Result<1>6 ;
  wire \Result<2>6 ;
  wire \Result<3>6 ;
  wire \Result<4>2 ;
  wire \basesoc_sdram_generator_counter[2]_GND_1_o_not_equal_936_o_inv ;
  wire _n5201_inv;
  wire Mcount_basesoc_sdram_generator_counter;
  wire Mcount_basesoc_sdram_generator_counter1;
  wire Mcount_basesoc_sdram_generator_counter2;
  wire \Result<0>7 ;
  wire \Result<1>7 ;
  wire \Result<2>7 ;
  wire \Result<0>8 ;
  wire \Result<1>8 ;
  wire \Result<2>8 ;
  wire _n5212_inv;
  wire \Result<0>9 ;
  wire \Result<1>9 ;
  wire \Result<2>9 ;
  wire \Result<3>7 ;
  wire \Result<0>10 ;
  wire \Result<1>10 ;
  wire \Result<2>10 ;
  wire \Result<0>11 ;
  wire \Result<1>11 ;
  wire \Result<2>11_2056 ;
  wire _n5226_inv;
  wire \Result<0>12 ;
  wire \Result<1>12 ;
  wire \Result<2>12 ;
  wire \Result<3>8 ;
  wire \Result<0>13 ;
  wire \Result<1>13 ;
  wire \Result<2>13 ;
  wire _n5240_inv;
  wire \Result<0>14 ;
  wire \Result<1>14 ;
  wire \Result<2>14 ;
  wire \Result<3>9 ;
  wire \Result<0>15 ;
  wire \Result<1>15 ;
  wire \Result<2>15 ;
  wire \Result<0>16 ;
  wire \Result<1>16 ;
  wire \Result<2>16 ;
  wire \Result<0>17 ;
  wire \Result<1>17 ;
  wire \Result<2>17 ;
  wire _n5254_inv;
  wire \Result<0>18 ;
  wire \Result<1>18 ;
  wire \Result<2>18 ;
  wire \Result<3>10 ;
  wire _n5259_inv;
  wire Mcount_basesoc_sdram_twtrcon_count;
  wire Mcount_basesoc_sdram_twtrcon_count1;
  wire Mcount_basesoc_sdram_twtrcon_count2;
  wire _n5405_inv;
  wire \Result<0>19 ;
  wire \Result<1>19 ;
  wire \Result<2>19 ;
  wire \Result<3>11_2092 ;
  wire \Result<4>3 ;
  wire \Result<5>1_2094 ;
  wire \Result<6>1 ;
  wire basesoc_wait_inv;
  wire Mcount_basesoc_count;
  wire Mcount_basesoc_count1;
  wire Mcount_basesoc_count2;
  wire Mcount_basesoc_count3;
  wire Mcount_basesoc_count4;
  wire Mcount_basesoc_count5;
  wire Mcount_basesoc_count6;
  wire Mcount_basesoc_count7;
  wire Mcount_basesoc_count8;
  wire Mcount_basesoc_count9;
  wire Mcount_basesoc_count10;
  wire Mcount_basesoc_count11;
  wire Mcount_basesoc_count12;
  wire Mcount_basesoc_count13;
  wire Mcount_basesoc_count14;
  wire Mcount_basesoc_count15;
  wire Mcount_basesoc_count16;
  wire Mcount_basesoc_count17;
  wire Mcount_basesoc_count18;
  wire Mcount_basesoc_count19;
  wire \refresher_state_FSM_FFd2-In ;
  wire \refresher_state_FSM_FFd1-In ;
  wire basesoc_sdram_max_time0_inv;
  wire \Result<4>4 ;
  wire write_ctrl_2185;
  wire write_ctrl1_2186;
  wire write_ctrl2_2187;
  wire write_ctrl3_2188;
  wire write_ctrl4_2189;
  wire write_ctrl5_2190;
  wire write_ctrl6_2191;
  wire write_ctrl7_2192;
  wire write_ctrl8_2193;
  wire write_ctrl9_2194;
  wire write_ctrl10_2195;
  wire write_ctrl11_2196;
  wire write_ctrl12_2197;
  wire write_ctrl13_2198;
  wire write_ctrl14_2199;
  wire write_ctrl15_2200;
  wire write_ctrl16_2201;
  wire write_ctrl17_2202;
  wire write_ctrl18_2203;
  wire write_ctrl19_2204;
  wire write_ctrl20_2205;
  wire write_ctrl21_2206;
  wire write_ctrl22_2207;
  wire write_ctrl23_2208;
  wire write_ctrl24_2209;
  wire write_ctrl25_2210;
  wire write_ctrl26_2211;
  wire write_ctrl27_2212;
  wire write_ctrl28_2213;
  wire write_ctrl29_2214;
  wire write_ctrl30_2215;
  wire write_ctrl31_2216;
  wire N10;
  wire N11;
  wire N12;
  wire N13;
  wire N14;
  wire N15;
  wire N16;
  wire N17;
  wire N18;
  wire N19;
  wire N20;
  wire N21;
  wire N22;
  wire N23;
  wire N24;
  wire N25;
  wire N26;
  wire N27;
  wire N28;
  wire N29;
  wire N30;
  wire N31;
  wire N32;
  wire N33;
  wire N34;
  wire N35;
  wire N36;
  wire N37;
  wire N38;
  wire N39;
  wire N40;
  wire N41;
  wire N74;
  wire N75;
  wire N76;
  wire N77;
  wire N78;
  wire N79;
  wire N80;
  wire N81;
  wire N82;
  wire N83;
  wire N84;
  wire N85;
  wire N86;
  wire N87;
  wire N88;
  wire N89;
  wire N90;
  wire N91;
  wire N92;
  wire N93;
  wire N94;
  wire N95;
  wire N96;
  wire N97;
  wire N98;
  wire N99;
  wire N100;
  wire N101;
  wire N102;
  wire N103;
  wire N104;
  wire N105;
  wire N138;
  wire N139;
  wire N140;
  wire N141;
  wire N142;
  wire N143;
  wire N144;
  wire N145;
  wire N146;
  wire N147;
  wire N148;
  wire N149;
  wire N150;
  wire N151;
  wire N152;
  wire N153;
  wire N154;
  wire N155;
  wire N156;
  wire N157;
  wire N158;
  wire N159;
  wire N160;
  wire N161;
  wire N162;
  wire N163;
  wire N164;
  wire N165;
  wire N166;
  wire N167;
  wire N168;
  wire N169;
  wire N202;
  wire N203;
  wire N204;
  wire N205;
  wire N206;
  wire N207;
  wire N208;
  wire N209;
  wire N210;
  wire N211;
  wire N212;
  wire N213;
  wire N214;
  wire N215;
  wire N216;
  wire N217;
  wire N218;
  wire N219;
  wire N220;
  wire N221;
  wire N222;
  wire N223;
  wire N224;
  wire N225;
  wire N226;
  wire N227;
  wire N228;
  wire N229;
  wire N230;
  wire N231;
  wire N232;
  wire N233;
  wire N266;
  wire N267;
  wire N268;
  wire N269;
  wire N270;
  wire N271;
  wire N272;
  wire N273;
  wire N274;
  wire N275;
  wire N276;
  wire N277;
  wire N278;
  wire N279;
  wire N280;
  wire N281;
  wire N282;
  wire N283;
  wire N284;
  wire N285;
  wire N286;
  wire N287;
  wire N288;
  wire N289;
  wire N290;
  wire N291;
  wire N292;
  wire N293;
  wire N294;
  wire N295;
  wire N296;
  wire N297;
  wire N330;
  wire N331;
  wire N332;
  wire N333;
  wire N334;
  wire N335;
  wire N336;
  wire N337;
  wire N338;
  wire N339;
  wire N340;
  wire N341;
  wire N342;
  wire N343;
  wire N344;
  wire N345;
  wire N346;
  wire N347;
  wire N348;
  wire N349;
  wire N350;
  wire N351;
  wire N352;
  wire N353;
  wire N354;
  wire N355;
  wire N356;
  wire N357;
  wire N358;
  wire N359;
  wire N360;
  wire N361;
  wire N394;
  wire N395;
  wire N396;
  wire N397;
  wire N398;
  wire N399;
  wire N400;
  wire N401;
  wire N402;
  wire N403;
  wire N404;
  wire N405;
  wire N406;
  wire N407;
  wire N408;
  wire N409;
  wire N410;
  wire N411;
  wire N412;
  wire N413;
  wire N414;
  wire N415;
  wire N416;
  wire N417;
  wire N418;
  wire N419;
  wire N420;
  wire N421;
  wire N422;
  wire N423;
  wire N424;
  wire N425;
  wire N458;
  wire N459;
  wire N460;
  wire N461;
  wire N462;
  wire N463;
  wire N464;
  wire N465;
  wire N466;
  wire N467;
  wire N468;
  wire N469;
  wire N470;
  wire N471;
  wire N472;
  wire N473;
  wire N474;
  wire N475;
  wire N476;
  wire N477;
  wire N478;
  wire N479;
  wire N480;
  wire N481;
  wire N482;
  wire N483;
  wire N484;
  wire N485;
  wire N486;
  wire N487;
  wire N488;
  wire N489;
  wire inst_LPM_FF_2_2473;
  wire inst_LPM_FF_1_2474;
  wire inst_LPM_FF_0_2475;
  wire \cache_state_FSM_FFd3-In ;
  wire \cache_state_FSM_FFd2-In ;
  wire \cache_state_FSM_FFd1-In ;
  wire cache_state_FSM_FFd2_2479;
  wire write_ctrl32_2480;
  wire write_ctrl33_2481;
  wire write_ctrl34_2482;
  wire write_ctrl35_2483;
  wire write_ctrl36_2484;
  wire write_ctrl37_2485;
  wire write_ctrl38_2486;
  wire write_ctrl39_2487;
  wire write_ctrl40_2488;
  wire write_ctrl41_2489;
  wire write_ctrl42_2490;
  wire write_ctrl43_2491;
  wire write_ctrl44_2492;
  wire write_ctrl45_2493;
  wire write_ctrl46_2494;
  wire write_ctrl47_2495;
  wire N529;
  wire N530;
  wire N531;
  wire N532;
  wire N533;
  wire N534;
  wire N535;
  wire N536;
  wire N537;
  wire N538;
  wire N539;
  wire N540;
  wire N541;
  wire N542;
  wire N543;
  wire N544;
  wire N545;
  wire N546;
  wire N547;
  wire N548;
  wire N549;
  wire N550;
  wire N551;
  wire N552;
  wire N553;
  wire N554;
  wire N555;
  wire N556;
  wire N557;
  wire N558;
  wire N559;
  wire N560;
  wire N593;
  wire N594;
  wire N595;
  wire N596;
  wire N597;
  wire N598;
  wire N599;
  wire N600;
  wire N601;
  wire N602;
  wire N603;
  wire N604;
  wire N605;
  wire N606;
  wire N607;
  wire N608;
  wire N609;
  wire N610;
  wire N611;
  wire N612;
  wire N613;
  wire N614;
  wire N615;
  wire N616;
  wire N617;
  wire N618;
  wire N619;
  wire N620;
  wire N621;
  wire N622;
  wire N623;
  wire N624;
  wire N657;
  wire N658;
  wire N659;
  wire N660;
  wire N661;
  wire N662;
  wire N663;
  wire N664;
  wire N665;
  wire N666;
  wire N667;
  wire N668;
  wire N669;
  wire N670;
  wire N671;
  wire N672;
  wire N673;
  wire N674;
  wire N675;
  wire N676;
  wire N677;
  wire N678;
  wire N679;
  wire N680;
  wire N681;
  wire N682;
  wire N683;
  wire N684;
  wire N685;
  wire N686;
  wire N687;
  wire N688;
  wire N721;
  wire N722;
  wire N723;
  wire N724;
  wire N725;
  wire N726;
  wire N727;
  wire N728;
  wire N729;
  wire N730;
  wire N731;
  wire N732;
  wire N733;
  wire N734;
  wire N735;
  wire N736;
  wire N737;
  wire N738;
  wire N739;
  wire N740;
  wire N741;
  wire N742;
  wire N743;
  wire N744;
  wire N745;
  wire N746;
  wire N747;
  wire N748;
  wire N749;
  wire N750;
  wire N751;
  wire N752;
  wire \bankmachine1_state_FSM_FFd3-In_2624 ;
  wire \bankmachine1_state_FSM_FFd2-In ;
  wire \bankmachine1_state_FSM_FFd1-In_2626 ;
  wire \bankmachine2_state_FSM_FFd3-In_2627 ;
  wire \bankmachine2_state_FSM_FFd2-In ;
  wire \bankmachine2_state_FSM_FFd1-In_2629 ;
  wire \bankmachine3_state_FSM_FFd3-In_2630 ;
  wire \bankmachine3_state_FSM_FFd2-In ;
  wire \bankmachine3_state_FSM_FFd1-In_2632 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In ;
  wire \bankmachine0_state_FSM_FFd3-In_2635 ;
  wire \bankmachine0_state_FSM_FFd2-In ;
  wire \bankmachine0_state_FSM_FFd1-In_2637 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<0>_2638 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<1> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<1>_2640 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<2> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<2>_2642 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<3> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<3>_2644 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<4> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<4>_2646 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<5> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<5>_2648 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<6> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<6>_2650 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<7> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<7>_2652 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<8> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<8>_2654 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<9> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<9>_2656 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<10> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<10>_2658 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<11> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<11>_2660 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<12> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<12>_2662 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<13> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<13>_2664 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<14> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<14>_2666 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<15> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<15>_2668 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<16> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<16>_2670 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<17> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<17>_2672 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<18> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<18>_2674 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<19> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<19>_2676 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<20> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<20>_2678 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<21> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<21>_2680 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<22> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<22>_2682 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<23> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<23>_2684 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<24> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<24>_2686 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<25> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<25>_2688 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<26> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<26>_2690 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<27> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<27>_2692 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<28> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<28>_2694 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<29> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<29>_2696 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<30> ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<30>_2698 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<31> ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<0>_2744 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_cy<0>_2745 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<1>_2746 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_cy<1>_2747 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<2>_2748 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_cy<2>_2749 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<3>_2750 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_cy<3>_2751 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<4>_2752 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<0>_2753 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_cy<0>_2754 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<1>_2755 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_cy<1>_2756 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<2>_2757 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_cy<2>_2758 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<3>_2759 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_cy<3>_2760 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<4>_2761 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<0>_2762 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_cy<0>_2763 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<1>_2764 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_cy<1>_2765 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<2>_2766 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_cy<2>_2767 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<3>_2768 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_cy<3>_2769 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<4>_2770 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<0>_2771 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_cy<0>_2772 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<1>_2773 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_cy<1>_2774 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<2>_2775 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_cy<2>_2776 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<3>_2777 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_cy<3>_2778 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<4>_2779 ;
  wire inst_LPM_MUX_4_2993;
  wire inst_LPM_MUX_3_2994;
  wire inst_LPM_MUX1_4_2995;
  wire inst_LPM_MUX1_3_2996;
  wire inst_LPM_MUX2_4_2997;
  wire inst_LPM_MUX2_3_2998;
  wire inst_LPM_MUX3_4_2999;
  wire inst_LPM_MUX3_3_3000;
  wire inst_LPM_MUX4_4_3001;
  wire inst_LPM_MUX4_3_3002;
  wire inst_LPM_MUX5_4_3003;
  wire inst_LPM_MUX5_3_3004;
  wire inst_LPM_MUX6_4_3005;
  wire inst_LPM_MUX6_3_3006;
  wire inst_LPM_MUX7_4_3007;
  wire inst_LPM_MUX7_3_3008;
  wire inst_LPM_MUX8_4_3009;
  wire inst_LPM_MUX8_3_3010;
  wire inst_LPM_MUX9_4_3011;
  wire inst_LPM_MUX9_3_3012;
  wire inst_LPM_MUX10_4_3013;
  wire inst_LPM_MUX10_3_3014;
  wire inst_LPM_MUX11_4_3015;
  wire inst_LPM_MUX11_3_3016;
  wire inst_LPM_MUX12_4_3017;
  wire inst_LPM_MUX12_3_3018;
  wire inst_LPM_MUX13_4_3019;
  wire inst_LPM_MUX13_3_3020;
  wire inst_LPM_MUX16_4_3021;
  wire inst_LPM_MUX16_3_3022;
  wire inst_LPM_MUX14_4_3023;
  wire inst_LPM_MUX14_3_3024;
  wire inst_LPM_MUX15_4_3025;
  wire inst_LPM_MUX15_3_3026;
  wire inst_LPM_MUX17_4_3027;
  wire inst_LPM_MUX17_3_3028;
  wire inst_LPM_MUX18_4_3029;
  wire inst_LPM_MUX18_3_3030;
  wire inst_LPM_MUX19_4_3031;
  wire inst_LPM_MUX19_3_3032;
  wire inst_LPM_MUX20_4_3033;
  wire inst_LPM_MUX20_3_3034;
  wire inst_LPM_MUX21_4_3035;
  wire inst_LPM_MUX21_3_3036;
  wire inst_LPM_MUX22_4_3037;
  wire inst_LPM_MUX22_3_3038;
  wire inst_LPM_MUX23_4_3039;
  wire inst_LPM_MUX23_3_3040;
  wire inst_LPM_MUX24_4_3041;
  wire inst_LPM_MUX24_3_3042;
  wire inst_LPM_MUX25_4_3043;
  wire inst_LPM_MUX25_3_3044;
  wire inst_LPM_MUX26_4_3045;
  wire inst_LPM_MUX26_3_3046;
  wire inst_LPM_MUX27_4_3047;
  wire inst_LPM_MUX27_3_3048;
  wire inst_LPM_MUX28_4_3049;
  wire inst_LPM_MUX28_3_3050;
  wire inst_LPM_MUX29_4_3051;
  wire inst_LPM_MUX29_3_3052;
  wire inst_LPM_MUX30_4_3053;
  wire inst_LPM_MUX30_3_3054;
  wire inst_LPM_MUX31_4_3055;
  wire inst_LPM_MUX31_3_3056;
  wire \basesoc_sdram_choose_req_grant<1>_88_3057 ;
  wire \basesoc_sdram_choose_req_grant<1>_717_3058 ;
  wire \basesoc_sdram_choose_req_grant<1>_716_3059 ;
  wire \basesoc_sdram_choose_req_grant<1>_68_3060 ;
  wire \basesoc_sdram_choose_req_grant<1>_715_3061 ;
  wire \basesoc_sdram_choose_req_grant<1>_67_3062 ;
  wire \basesoc_sdram_choose_req_grant<1>_86_3063 ;
  wire \basesoc_sdram_choose_req_grant<1>_713_3064 ;
  wire \basesoc_sdram_choose_req_grant<1>_712_3065 ;
  wire \basesoc_sdram_choose_req_grant<1>_66_3066 ;
  wire \basesoc_sdram_choose_req_grant<1>_711_3067 ;
  wire \basesoc_sdram_choose_req_grant<1>_65_3068 ;
  wire \basesoc_sdram_choose_req_grant<1>_84_3069 ;
  wire \basesoc_sdram_choose_req_grant<1>_79_3070 ;
  wire \basesoc_sdram_choose_req_grant<1>_78_3071 ;
  wire \basesoc_sdram_choose_req_grant<1>_64_3072 ;
  wire \basesoc_sdram_choose_req_grant<1>_83_3073 ;
  wire \basesoc_sdram_choose_req_grant<1>_77_3074 ;
  wire \basesoc_sdram_choose_req_grant<1>_76_3075 ;
  wire \basesoc_sdram_choose_req_grant<1>_63_3076 ;
  wire \basesoc_sdram_choose_req_grant<1>_82_3077 ;
  wire \basesoc_sdram_choose_req_grant<1>_75_3078 ;
  wire \basesoc_sdram_choose_req_grant<1>_74_3079 ;
  wire \basesoc_sdram_choose_req_grant<1>_62_3080 ;
  wire \basesoc_sdram_choose_req_grant<1>_81_3081 ;
  wire \basesoc_sdram_choose_req_grant<1>_73_3082 ;
  wire \basesoc_sdram_choose_req_grant<1>_72_3083 ;
  wire \basesoc_sdram_choose_req_grant<1>_61_3084 ;
  wire \basesoc_sdram_choose_req_grant<1>_8_3085 ;
  wire \basesoc_sdram_choose_req_grant<1>_71_3086 ;
  wire \basesoc_sdram_choose_req_grant<1>_7_3087 ;
  wire \basesoc_sdram_choose_req_grant<1>_6_3088 ;
  wire \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<0>_3089 ;
  wire \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<0>_3090 ;
  wire \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<1>_3091 ;
  wire \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<1>_3092 ;
  wire \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<2>_3093 ;
  wire \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<2>_3094 ;
  wire \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<3>_3095 ;
  wire \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<3>_3096 ;
  wire \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<4>_3097 ;
  wire \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<4>_3098 ;
  wire \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<5>_3099 ;
  wire \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<5>_3100 ;
  wire \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<6>_3101 ;
  wire Mmux_GND_1_o_GND_1_o_MUX_261_o11;
  wire basesoc_csrbankarray_csrbank7_sel;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT131 ;
  wire basesoc_timer0_zero_trigger_INV_176_o;
  wire basesoc_csrbankarray_csrbank2_sel;
  wire basesoc_csrbankarray_csrbank5_sel;
  wire basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_423_o;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT2151 ;
  wire basesoc_csrbankarray_csrbank3_sel;
  wire basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_383_o;
  wire basesoc_csrbankarray_csrbank1_sel;
  wire n0075;
  wire \basesoc_csrbankarray_csrbank0_sel<13>1 ;
  wire basesoc_csrbankarray_csrbank6_sel;
  wire n0055;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ;
  wire Mmux_basesoc_cache_data_port_dat_w114;
  wire Mmux_basesoc_cache_data_port_dat_w101;
  wire \Madd_spiflash_counter[7]_GND_1_o_add_921_OUT_cy<5> ;
  wire \spiflash_counter[7]_PWR_1_o_equal_920_o ;
  wire mux811161;
  wire basesoc_done;
  wire basesoc_shared_ack;
  wire \basesoc_slave_sel<1><28>1 ;
  wire \basesoc_slave_sel<4><28>1_3161 ;
  wire basesoc_sdram_cmd_valid_mmx_out6;
  wire basesoc_sdram_cmd_valid_mmx_out4;
  wire _n3408;
  wire basesoc_sdram_cmd_valid_mmx_out;
  wire _n3653;
  wire basesoc_sdram_cmd_valid_mmx_out2;
  wire \refresher_state_FSM_FFd2-In1 ;
  wire basesoc_sdram_cmd_valid_mmx_out1;
  wire basesoc_sdram_cmd_valid_mmx_out5;
  wire basesoc_sdram_twtrcon_valid;
  wire basesoc_sdram_cmd_valid_mmx_out7;
  wire _n3669;
  wire basesoc_sdram_cmd_valid_mmx_out3;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_cmd_basesoc_sdram_bankmachine0_cmd_payload_is_read_OR_121_o;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In11_3177 ;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_cmd_basesoc_sdram_bankmachine1_cmd_payload_is_read_OR_123_o;
  wire basesoc_sdram_choose_req_want_reads;
  wire basesoc_sdram_choose_req_want_writes;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_cmd_basesoc_sdram_bankmachine3_cmd_payload_is_read_OR_127_o;
  wire Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_cmd11;
  wire Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_cmd11;
  wire Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_cmd11;
  wire basesoc_sdram_max_time1;
  wire \multiplexer_state_FSM_FFd1-In1_3186 ;
  wire basesoc_sdram_write_available;
  wire basesoc_sdram_read_available_3188;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine2_cmd_valid;
  wire basesoc_sdram_bankmachine1_cmd_valid;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine0_cmd_valid;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine3_cmd_valid;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_read;
  wire _n3517;
  wire roundrobin0_grant_roundrobin3_grant_OR_352_o14;
  wire roundrobin0_grant_roundrobin3_grant_OR_352_o12;
  wire \spiflash_counter[7]_GND_1_o_equal_915_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_914_o<7>1_3201 ;
  wire \spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_914_o ;
  wire \spiflash_i1[1]_PWR_1_o_equal_909_o ;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_217_o;
  wire basesoc_cache_write_from_slave;
  wire basesoc_ack;
  wire basesoc_port_cmd_ready4_3208;
  wire basesoc_port_cmd_ready;
  wire basesoc_sdram_bankmachine2_req_lock;
  wire basesoc_sdram_bankmachine3_req_lock;
  wire roundrobin0_grant_roundrobin3_grant_OR_352_o13;
  wire \n0322<3>1 ;
  wire basesoc_sdram_bankmachine2_auto_precharge;
  wire \bankmachine2_state_FSM_FFd3-In11 ;
  wire basesoc_sdram_bankmachine3_auto_precharge;
  wire \n0491<3>1 ;
  wire roundrobin0_grant_roundrobin3_grant_OR_352_o11;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_133_o;
  wire rhs_array_muxed6;
  wire _n3425;
  wire basesoc_sdram_cmd_valid;
  wire \bankmachine0_state_FSM_FFd3-In11 ;
  wire \n0236<3>1 ;
  wire basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_302_o;
  wire basesoc_port_cmd_valid;
  wire GND_1_o_GND_1_o_MUX_272_o1;
  wire \lm32_cpu/Mmux_x_result272_3228 ;
  wire \lm32_cpu/Mmux_x_result113 ;
  wire \lm32_cpu/Mmux_x_result262 ;
  wire \lm32_cpu/adder_op_x_3385 ;
  wire \lm32_cpu/m_result_sel_compare_m_mmx_out ;
  wire \lm32_cpu/Result<31>_FRB_3472 ;
  wire \lm32_cpu/Result<30>_FRB_3473 ;
  wire \lm32_cpu/Result<29>_FRB_3474 ;
  wire \lm32_cpu/Result<28>_FRB_3475 ;
  wire \lm32_cpu/Result<27>_FRB_3476 ;
  wire \lm32_cpu/Result<26>_FRB_3477 ;
  wire \lm32_cpu/Result<25>_FRB_3478 ;
  wire \lm32_cpu/Result<24>_FRB_3479 ;
  wire \lm32_cpu/Result<23>_FRB_3480 ;
  wire \lm32_cpu/Result<22>_FRB_3481 ;
  wire \lm32_cpu/Result<21>_FRB_3482 ;
  wire \lm32_cpu/Result<20>_FRB_3483 ;
  wire \lm32_cpu/Result<19>_FRB_3484 ;
  wire \lm32_cpu/Result<18>_FRB_3485 ;
  wire \lm32_cpu/Result<17>_FRB_3486 ;
  wire \lm32_cpu/Result<16>_FRB_3487 ;
  wire \lm32_cpu/Result<15>_FRB_3488 ;
  wire \lm32_cpu/Result<14>_FRB_3489 ;
  wire \lm32_cpu/Result<13>_FRB_3490 ;
  wire \lm32_cpu/Result<12>_FRB_3491 ;
  wire \lm32_cpu/Result<11>_FRB_3492 ;
  wire \lm32_cpu/Result<10>_FRB_3493 ;
  wire \lm32_cpu/Result<9>_FRB_3494 ;
  wire \lm32_cpu/Result<8>_FRB_3495 ;
  wire \lm32_cpu/Result<7>_FRB_3496 ;
  wire \lm32_cpu/Result<6>_FRB_3497 ;
  wire \lm32_cpu/Result<5>_FRB_3498 ;
  wire \lm32_cpu/Result<4>_FRB_3499 ;
  wire \lm32_cpu/Result<3>_FRB_3500 ;
  wire \lm32_cpu/Result<2>_FRB_3501 ;
  wire \lm32_cpu/Result<1>_FRB_3502 ;
  wire \lm32_cpu/Result<0>_FRB_3503 ;
  wire \lm32_cpu/stall_a ;
  wire \lm32_cpu/branch_taken_m_3570 ;
  wire \lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ;
  wire \lm32_cpu/csr_x[2]_PWR_10_o_equal_186_o ;
  wire \lm32_cpu/condition_met_x ;
  wire \lm32_cpu/raw_m_0 ;
  wire \lm32_cpu/GND_3_o_valid_m_MUX_1441_o ;
  wire \lm32_cpu/raw_x_1_3608 ;
  wire \lm32_cpu/raw_x_0_3609 ;
  wire \lm32_cpu/raw_w_1 ;
  wire \lm32_cpu/raw_w_0 ;
  wire \lm32_cpu/exception_x_stall_x_AND_1719_o ;
  wire \lm32_cpu/stall_x ;
  wire \lm32_cpu/branch_predict_taken_d ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<0> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<1> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<2> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<3> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<4> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<5> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<6> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<7> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<8> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<9> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<10> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<11> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<12> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<13> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<14> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<15> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<16> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<17> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<18> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<19> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<20> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<21> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<22> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<23> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<24> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<25> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<26> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<27> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<28> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<29> ;
  wire \lm32_cpu/modulus_q_d_3645 ;
  wire \lm32_cpu/adder_op_d_INV_319_o ;
  wire \lm32_cpu/store_q_m ;
  wire \lm32_cpu/load_q_m ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<0> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<1> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<2> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<3> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<4> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<5> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<6> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<7> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<8> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<9> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<10> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<11> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<12> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<13> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<14> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<15> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<16> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<17> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<18> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<19> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<20> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<21> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<22> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<23> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<24> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<25> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<26> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<27> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<28> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<29> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<30> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<31> ;
  wire \lm32_cpu/branch_m_exception_m_OR_506_o ;
  wire \lm32_cpu/branch_mispredict_taken_m ;
  wire \lm32_cpu/csr_write_enable_k_q_x ;
  wire \lm32_cpu/eret_k_q_x ;
  wire \lm32_cpu/load_q_x ;
  wire \lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<0> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<1> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<2> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<3> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<4> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<0> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<1> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<2> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<3> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<4> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<5> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<6> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<7> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<8> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<9> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<10> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<11> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<12> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<13> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<14> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<15> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<16> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<17> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<18> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<19> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<20> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<21> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<22> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<23> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<24> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<25> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<26> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<27> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<28> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<29> ;
  wire \lm32_cpu/cmp_zero ;
  wire \lm32_cpu/adder_result_x[0] ;
  wire \lm32_cpu/adder_result_x[1] ;
  wire \lm32_cpu/adder_result_x[2] ;
  wire \lm32_cpu/adder_result_x[3] ;
  wire \lm32_cpu/adder_result_x[4] ;
  wire \lm32_cpu/adder_result_x[5] ;
  wire \lm32_cpu/adder_result_x[6] ;
  wire \lm32_cpu/adder_result_x[7] ;
  wire \lm32_cpu/adder_result_x[8] ;
  wire \lm32_cpu/adder_result_x[9] ;
  wire \lm32_cpu/adder_result_x[10] ;
  wire \lm32_cpu/adder_result_x[11] ;
  wire \lm32_cpu/adder_result_x[31] ;
  wire \lm32_cpu/write_enable_q_x ;
  wire \lm32_cpu/iflush_3862 ;
  wire \lm32_cpu/reg_write_enable_q_w ;
  wire \lm32_cpu/exception_q_w ;
  wire \lm32_cpu/exception_x ;
  wire \lm32_cpu/kill_x ;
  wire \lm32_cpu/kill_f ;
  wire \lm32_cpu/kill_d ;
  wire \lm32_cpu/stall_m ;
  wire \lm32_cpu/csr_write_enable_d ;
  wire \lm32_cpu/eret_d ;
  wire \lm32_cpu/scall_d ;
  wire \lm32_cpu/bi_unconditional ;
  wire \lm32_cpu/bi_conditional ;
  wire \lm32_cpu/branch_reg_d ;
  wire \lm32_cpu/adder_op_d ;
  wire \lm32_cpu/store_d ;
  wire \lm32_cpu/load_d ;
  wire \lm32_cpu/write_enable_d ;
  wire \lm32_cpu/read_enable_1_d ;
  wire \lm32_cpu/read_enable_0_d ;
  wire \lm32_cpu/x_bypass_enable_d ;
  wire \lm32_cpu/x_result_sel_add_d ;
  wire \lm32_cpu/x_result_sel_sext_d ;
  wire \lm32_cpu/x_result_sel_mc_arith_d ;
  wire \lm32_cpu/x_result_sel_csr_d ;
  wire \lm32_cpu/d_result_sel_0_d ;
  wire \lm32_cpu/write_enable_m_4011 ;
  wire \lm32_cpu/valid_f_4012 ;
  wire \lm32_cpu/dflush_m_4036 ;
  wire \lm32_cpu/condition_met_m_4037 ;
  wire \lm32_cpu/store_m_4043 ;
  wire \lm32_cpu/load_m_4044 ;
  wire \lm32_cpu/exception_m_4045 ;
  wire \lm32_cpu/branch_predict_taken_m_4046 ;
  wire \lm32_cpu/branch_predict_m_4047 ;
  wire \lm32_cpu/branch_m_4048 ;
  wire \lm32_cpu/m_bypass_enable_m_4049 ;
  wire \lm32_cpu/w_result_sel_mul_m ;
  wire \lm32_cpu/w_result_sel_load_m ;
  wire \lm32_cpu/m_result_sel_shift_m_4052 ;
  wire \lm32_cpu/m_result_sel_compare_m_4053 ;
  wire \lm32_cpu/csr_write_enable_x_4116 ;
  wire \lm32_cpu/eret_x_4117 ;
  wire \lm32_cpu/scall_x_4118 ;
  wire \lm32_cpu/branch_predict_taken_x_4122 ;
  wire \lm32_cpu/branch_predict_x ;
  wire \lm32_cpu/branch_x ;
  wire \lm32_cpu/direction_x_4125 ;
  wire \lm32_cpu/adder_op_x_n_4126 ;
  wire \lm32_cpu/store_x_4127 ;
  wire \lm32_cpu/load_x_4128 ;
  wire \lm32_cpu/write_enable_x_4137 ;
  wire \lm32_cpu/m_bypass_enable_x ;
  wire \lm32_cpu/x_bypass_enable_x_4139 ;
  wire \lm32_cpu/w_result_sel_mul_x ;
  wire \lm32_cpu/m_result_sel_shift_x ;
  wire \lm32_cpu/m_result_sel_compare_x ;
  wire \lm32_cpu/x_result_sel_add_x_4143 ;
  wire \lm32_cpu/x_result_sel_sext_x_4144 ;
  wire \lm32_cpu/x_result_sel_mc_arith_x_4145 ;
  wire \lm32_cpu/x_result_sel_csr_x_4146 ;
  wire \lm32_cpu/valid_m_4273 ;
  wire \lm32_cpu/valid_x_4274 ;
  wire \lm32_cpu/valid_d_4275 ;
  wire \lm32_cpu/exception_w_4276 ;
  wire \lm32_cpu/write_enable_w_4277 ;
  wire \lm32_cpu/w_result_sel_mul_w_4283 ;
  wire \lm32_cpu/w_result_sel_load_w_4284 ;
  wire \lm32_cpu/valid_w_4317 ;
  wire \lm32_cpu/mc_stall_request_x ;
  wire \lm32_cpu/mc_arithmetic/divide_by_zero_x_4351 ;
  wire \lm32_cpu/load_store_unit/stall_wb_load_4447 ;
  wire \lm32_cpu/load_store_unit/dcache/refilling_4448 ;
  wire \lm32_cpu/load_store_unit/dcache/restart_request_4449 ;
  wire \lm32_cpu/load_store_unit/dcache/refill_request_4450 ;
  wire \lm32_cpu/instruction_unit/icache/refilling_4451 ;
  wire \lm32_cpu/icache_refill_request ;
  wire \lm32_cpu/instruction_unit/icache/restart_request_4453 ;
  wire \lm32_cpu/interrupt_exception ;
  wire \lm32_cpu/interrupt_unit/_n0092_inv1 ;
  wire \lm32_cpu/interrupt_unit/_n0082_inv ;
  wire \lm32_cpu/interrupt_unit/eie_ie_MUX_1396_o ;
  wire \lm32_cpu/interrupt_unit/ie_4560 ;
  wire \lm32_cpu/interrupt_unit/eie_4561 ;
  wire \lm32_cpu/instruction_unit/mux1017 ;
  wire \lm32_cpu/instruction_unit/mux10111 ;
  wire \lm32_cpu/instruction_unit/mux1015_4596 ;
  wire \lm32_cpu/instruction_unit/mux1019 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_4598 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_4599 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_4600 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_4601 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_4602 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_4603 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_4604 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_4605 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_4606 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_4607 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_4608 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_4609 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_4610 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_4611 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_4612 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_4613 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_4614 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_4615 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_4616 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_4617 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_4618 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_4619 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_4620 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_4621 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_4622 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_4623 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_4624 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_4625 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>_4626 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0> ;
  wire \lm32_cpu/instruction_unit/_n0204_inv ;
  wire \lm32_cpu/instruction_unit/_n0201_inv ;
  wire \lm32_cpu/instruction_unit/stall_m_inv ;
  wire \lm32_cpu/instruction_unit/stall_x_inv ;
  wire \lm32_cpu/instruction_unit/_n0211_inv ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<0> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<1> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<2> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<3> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<4> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<5> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<6> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<7> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<8> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<9> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<10> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<11> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<12> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<13> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<14> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<15> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<16> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<17> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<18> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<19> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<20> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<21> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<22> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<23> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<24> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<25> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<26> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<27> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<28> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<29> ;
  wire \lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<2> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<3> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<4> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<5> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<6> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<7> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<8> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<9> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<10> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<11> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<12> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<13> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<14> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<15> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<16> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<17> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<18> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<19> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<20> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<21> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<22> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<23> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<24> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<25> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<26> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<27> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<28> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<29> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<30> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<31> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<0> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<1> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<2> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<3> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<4> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<5> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<6> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<7> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<8> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<9> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<10> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<11> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<12> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<13> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<14> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<15> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<16> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<17> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<18> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<19> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<20> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<21> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<22> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<23> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<24> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<25> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<26> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<27> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<28> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<29> ;
  wire \lm32_cpu/instruction_unit/icache_read_enable_f ;
  wire \lm32_cpu/instruction_unit/icache_refill_ready_4815 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2 ;
  wire \lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o ;
  wire \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0> ;
  wire \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_4984 ;
  wire \lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o ;
  wire \lm32_cpu/instruction_unit/icache/_n0121 ;
  wire \lm32_cpu/instruction_unit/icache/way_match ;
  wire \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_356_o ;
  wire \lm32_cpu/instruction_unit/icache/miss ;
  wire \lm32_cpu/instruction_unit/icache/enable ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<0> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<1> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<2> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<3> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<4> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<5> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<6> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<7> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<8> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<9> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<10> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<11> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<12> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<13> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<14> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<15> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<16> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<17> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<18> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<19> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<20> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<0> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<1> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<2> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<3> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<4> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<5> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<6> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<7> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<8> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<9> ;
  wire \lm32_cpu/load_store_unit/load_data_w<25>31 ;
  wire \lm32_cpu/load_store_unit/load_data_w<1>1_5081 ;
  wire \lm32_cpu/load_store_unit/load_data_w<17>2_5082 ;
  wire \lm32_cpu/load_store_unit/_n0299_inv ;
  wire \lm32_cpu/load_store_unit/_n0343_inv ;
  wire \lm32_cpu/load_store_unit/_n0361_inv ;
  wire \lm32_cpu/load_store_unit/_n0310_inv ;
  wire \lm32_cpu/load_store_unit/_n0269 ;
  wire \lm32_cpu/load_store_unit/GND_9_o_GND_9_o_MUX_1040_o ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<2> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<3> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<4> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<5> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<6> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<7> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<8> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<9> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<10> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<11> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<12> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<13> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<14> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<15> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<16> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<17> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<18> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<19> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<20> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<21> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<22> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<23> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<24> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<25> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<26> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<27> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<28> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<29> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<30> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<31> ;
  wire \lm32_cpu/load_store_unit/dcache_select_x ;
  wire \lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_609_o ;
  wire \lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_590_o ;
  wire \lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_612_o ;
  wire \lm32_cpu/load_store_unit/wb_select_m_5163 ;
  wire \lm32_cpu/load_store_unit/dcache_select_m_5164 ;
  wire \lm32_cpu/load_store_unit/sign_extend_m_5201 ;
  wire \lm32_cpu/load_store_unit/wb_load_complete_5202 ;
  wire \lm32_cpu/load_store_unit/sign_extend_w_5203 ;
  wire \lm32_cpu/load_store_unit/dcache_refill_ready_5238 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<7> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<6> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<5> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<4> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<3> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<2> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<1> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<0> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<1> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<0> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_561_o ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In1 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 ;
  wire \lm32_cpu/load_store_unit/dcache/_n0149_inv ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0> ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1> ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_5423 ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o ;
  wire \lm32_cpu/load_store_unit/dcache/way_match ;
  wire \lm32_cpu/load_store_unit/dcache/way_tmem_we ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<0> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<1> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<2> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<3> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<4> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<5> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<6> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<7> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<8> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<9> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<10> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<11> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<12> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<13> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<14> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<15> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<16> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<17> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<18> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<19> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<20> ;
  wire \lm32_cpu/shifter/Sh791 ;
  wire \lm32_cpu/shifter/Sh781 ;
  wire \lm32_cpu/shifter/Sh771 ;
  wire \lm32_cpu/shifter/Sh761 ;
  wire \lm32_cpu/shifter/Sh711 ;
  wire \lm32_cpu/shifter/Sh701 ;
  wire \lm32_cpu/shifter/Sh710 ;
  wire \lm32_cpu/shifter/Sh691 ;
  wire \lm32_cpu/shifter/Sh681 ;
  wire \lm32_cpu/shifter/Sh51 ;
  wire \lm32_cpu/shifter/Sh32 ;
  wire \lm32_cpu/shifter/Sh271_5519 ;
  wire \lm32_cpu/shifter/Sh251_5520 ;
  wire \lm32_cpu/shifter/Sh231 ;
  wire \lm32_cpu/shifter/Sh211 ;
  wire \lm32_cpu/shifter/Sh191 ;
  wire \lm32_cpu/shifter/Sh171 ;
  wire \lm32_cpu/shifter/Sh1510 ;
  wire \lm32_cpu/shifter/Sh1310 ;
  wire \lm32_cpu/shifter/Sh112 ;
  wire \lm32_cpu/shifter/Sh102 ;
  wire \lm32_cpu/shifter/Sh111 ;
  wire \lm32_cpu/shifter/Sh831 ;
  wire \lm32_cpu/shifter/Sh821 ;
  wire \lm32_cpu/shifter/Sh811 ;
  wire \lm32_cpu/shifter/Sh801 ;
  wire \lm32_cpu/shifter/Sh751 ;
  wire \lm32_cpu/shifter/Sh741 ;
  wire \lm32_cpu/shifter/Sh731 ;
  wire \lm32_cpu/shifter/Sh721 ;
  wire \lm32_cpu/shifter/Sh671 ;
  wire \lm32_cpu/shifter/Sh661 ;
  wire \lm32_cpu/shifter/Sh651 ;
  wire \lm32_cpu/shifter/Sh641 ;
  wire \lm32_cpu/shifter/Sh281_5542 ;
  wire \lm32_cpu/shifter/Sh261_5543 ;
  wire \lm32_cpu/shifter/Sh241_5544 ;
  wire \lm32_cpu/shifter/Sh221 ;
  wire \lm32_cpu/shifter/Sh201 ;
  wire \lm32_cpu/shifter/Sh181 ;
  wire \lm32_cpu/shifter/Sh161 ;
  wire \lm32_cpu/shifter/Sh1410 ;
  wire \lm32_cpu/shifter/Sh121 ;
  wire \lm32_cpu/shifter/Sh101 ;
  wire \lm32_cpu/shifter/Sh810 ;
  wire \lm32_cpu/shifter/Sh61 ;
  wire \lm32_cpu/shifter/Sh41 ;
  wire \lm32_cpu/shifter/Sh210 ;
  wire \lm32_cpu/shifter/Sh110 ;
  wire \lm32_cpu/shifter/Sh159 ;
  wire \lm32_cpu/shifter/Sh158 ;
  wire \lm32_cpu/shifter/Sh157 ;
  wire \lm32_cpu/shifter/Sh156 ;
  wire \lm32_cpu/shifter/Sh155 ;
  wire \lm32_cpu/shifter/Sh154 ;
  wire \lm32_cpu/shifter/Sh153 ;
  wire \lm32_cpu/shifter/Sh152 ;
  wire \lm32_cpu/shifter/Sh151 ;
  wire \lm32_cpu/shifter/Sh150 ;
  wire \lm32_cpu/shifter/Sh149 ;
  wire \lm32_cpu/shifter/Sh148 ;
  wire \lm32_cpu/shifter/Sh147 ;
  wire \lm32_cpu/shifter/Sh146 ;
  wire \lm32_cpu/shifter/Sh145 ;
  wire \lm32_cpu/shifter/Sh144 ;
  wire \lm32_cpu/shifter/Sh143_5573 ;
  wire \lm32_cpu/shifter/Sh142_5574 ;
  wire \lm32_cpu/shifter/Sh141_5575 ;
  wire \lm32_cpu/shifter/Sh140_5576 ;
  wire \lm32_cpu/shifter/Sh139_5577 ;
  wire \lm32_cpu/shifter/Sh138_5578 ;
  wire \lm32_cpu/shifter/Sh137_5579 ;
  wire \lm32_cpu/shifter/Sh136 ;
  wire \lm32_cpu/shifter/Sh135 ;
  wire \lm32_cpu/shifter/Sh134 ;
  wire \lm32_cpu/shifter/Sh133 ;
  wire \lm32_cpu/shifter/Sh132 ;
  wire \lm32_cpu/shifter/Sh131_5585 ;
  wire \lm32_cpu/shifter/Sh130_5586 ;
  wire \lm32_cpu/shifter/Sh129_5587 ;
  wire \lm32_cpu/shifter/Sh128 ;
  wire \lm32_cpu/shifter/Sh100 ;
  wire \lm32_cpu/shifter/Sh88 ;
  wire \lm32_cpu/shifter/Sh87 ;
  wire \lm32_cpu/shifter/Sh86 ;
  wire \lm32_cpu/shifter/Sh85 ;
  wire \lm32_cpu/shifter/Sh84 ;
  wire \lm32_cpu/shifter/Sh31 ;
  wire \lm32_cpu/shifter/Sh30_5596 ;
  wire \lm32_cpu/shifter/Sh29 ;
  wire \lm32_cpu/shifter/Sh28 ;
  wire \lm32_cpu/shifter/Sh27 ;
  wire \lm32_cpu/shifter/Sh26 ;
  wire \lm32_cpu/shifter/Sh25 ;
  wire \lm32_cpu/shifter/Sh24 ;
  wire \lm32_cpu/shifter/direction_m_5635 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_46 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_45 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_44 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_43 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_42 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_41 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_40 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_39 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_38 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_37 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_36 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_35 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_34 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_33 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_32 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_31 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_30 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_29 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_28 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_27 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_26 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_25 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_24 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_23 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_22 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_21 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_20 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_19 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_18 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_17 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_16 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_15 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_14 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_13 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_12 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_11 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_10 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_9 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_8 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_7 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_6 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_5 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_4 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_3 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_2 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_1 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_0 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P46_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P45_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P44_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P43_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P42_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P41_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P40_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P39_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P38_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P37_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P36_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P35_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P34_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P33_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P32_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P31_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P30_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P29_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P28_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P27_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P26_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P25_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P24_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P23_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P22_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P21_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P20_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P19_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P18_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P17_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_17 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_16 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_15 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_14 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_13 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_12 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_11 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_10 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_9 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_8 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_7 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_6 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_5 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_4 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_3 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_2 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_1 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_0 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_16 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_15 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_14 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_13 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_12 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_11 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_10 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_9 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_8 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_7 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_6 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_5 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_4 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_3 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_2 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_1 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_0 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_16_5751 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_15_5752 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_14_5753 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_13_5754 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_12_5755 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_11_5756 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_10_5757 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_9_5758 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_8_5759 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_7_5760 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_6_5761 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_5_5762 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_4_5763 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_3_5764 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_2_5765 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_1_5766 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_0_5767 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles5 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles4 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles3 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles2 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles1 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd1-In ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In ;
  wire \lm32_cpu/mc_arithmetic/_n0145_inv ;
  wire \lm32_cpu/mc_arithmetic/_n0116 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ;
  wire \lm32_cpu/decoder/load1_6092 ;
  wire \lm32_cpu/decoder/Mmux_immediate103 ;
  wire \lm32_cpu/decoder/Mmux_immediate102_6094 ;
  wire \lm32_cpu/decoder/Mmux_write_idx21 ;
  wire \lm32_cpu/decoder/Mmux_immediate101 ;
  wire N0;
  wire \basesoc_csrcon_dat_r<3>1_6098 ;
  wire \basesoc_csrcon_dat_r<3>2_6099 ;
  wire Mmux_array_muxed112_6100;
  wire Mmux_array_muxed111_6101;
  wire Mmux_array_muxed110;
  wire Mmux_array_muxed19;
  wire Mmux_array_muxed18;
  wire Mmux_array_muxed17;
  wire Mmux_array_muxed16;
  wire Mmux_array_muxed15;
  wire Mmux_array_muxed11;
  wire N234;
  wire N42;
  wire \basesoc_csrcon_dat_r<1>1_6111 ;
  wire \basesoc_csrcon_dat_r<1>2_6112 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT41_6114 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT42_6115 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT31_6117 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT32_6118 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT21_6120 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT22_6121 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT23_6122 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT11_6124 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT12_6125 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT13_6126 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT82 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT83_6128 ;
  wire \basesoc_timer0_zero_trigger_INV_176_o<31>1_6130 ;
  wire \basesoc_timer0_zero_trigger_INV_176_o<31>2_6131 ;
  wire \basesoc_timer0_zero_trigger_INV_176_o<31>3_6132 ;
  wire \basesoc_timer0_zero_trigger_INV_176_o<31>4_6133 ;
  wire \basesoc_timer0_zero_trigger_INV_176_o<31>5_6134 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT14 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT15_6137 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT17 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT81_6140 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT84 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT85_6142 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT71_6144 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT74 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT75_6146 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT61_6148 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT62_6149 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT63_6150 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT64_6151 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT65_6152 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT51_6154 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT52_6155 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT53_6156 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT54_6157 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT55_6158 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT41_6160 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT42_6161 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT43_6162 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT44_6163 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT45_6164 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT31_6166 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT32_6167 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT33_6168 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT34_6169 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT35_6170 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT21_6172 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT22_6173 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT23_6174 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT24_6175 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT25_6176 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT82 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT83_6178 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT72 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT73_6180 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT61_6182 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT62_6183 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT63_6184 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT51_6186 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT52_6187 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT53_6188 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT41_6190 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT42_6191 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT43_6192 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT31_6194 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT32_6195 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT33_6196 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT21_6198 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT22_6199 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT23_6200 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT11_6202 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT12_6203 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT13_6204 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT71_6206 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT72_6207 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT73_6208 ;
  wire _n5405_inv1_6209;
  wire _n5405_inv2_6210;
  wire _n5405_inv3_6211;
  wire _n5405_inv4_6212;
  wire _n5405_inv5_6213;
  wire _n5405_inv6_6214;
  wire N61;
  wire N810;
  wire N106;
  wire N121;
  wire N1410;
  wire N1610;
  wire N181;
  wire N201;
  wire N2210;
  wire N241;
  wire N261;
  wire N2810;
  wire N301;
  wire N321;
  wire N3410;
  wire N362;
  wire N381;
  wire N4010;
  wire N426;
  wire N44;
  wire N46;
  wire N48;
  wire N50;
  wire N52;
  wire N54;
  wire N56;
  wire N58;
  wire N60;
  wire N62;
  wire N64;
  wire N66;
  wire N68;
  wire N70;
  wire \basesoc_done<19>1_6249 ;
  wire \basesoc_done<19>2_6250 ;
  wire Mmux_array_muxed13;
  wire Mmux_array_muxed131_6252;
  wire Mmux_array_muxed14;
  wire Mmux_array_muxed141_6254;
  wire array_muxed4_INV_210_o1_6255;
  wire array_muxed4_INV_210_o2_6256;
  wire array_muxed4_INV_210_o3_6257;
  wire array_muxed4_INV_210_o4_6258;
  wire array_muxed4_INV_210_o5_6259;
  wire N761;
  wire array_muxed2_INV_208_o1_6261;
  wire array_muxed2_INV_208_o2_6262;
  wire N781;
  wire roundrobin0_grant_roundrobin3_grant_OR_355_o1_6264;
  wire roundrobin0_grant_roundrobin3_grant_OR_352_o1_6265;
  wire N801;
  wire Mmux_array_muxed113;
  wire Mmux_array_muxed1131_6268;
  wire Mmux_array_muxed12;
  wire Mmux_array_muxed121_6270;
  wire Mmux_array_muxed122_6271;
  wire Mmux_array_muxed123_6272;
  wire N821;
  wire N841;
  wire N861;
  wire N881;
  wire N901;
  wire N921;
  wire N941;
  wire N961;
  wire N981;
  wire N1001;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT61_6284 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT62_6285 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT51_6287 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT52_6288 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT81_6290 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT71_6292 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT31_6294 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT32_6295 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT33_6296 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT34_6297 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT51_6299 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT52_6300 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT53_6301 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT54_6302 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT55_6303 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT61_6305 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT62_6306 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT63_6307 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT41_6309 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT42_6310 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT43_6311 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT44_6312 ;
  wire array_muxed3_INV_209_o1_6313;
  wire array_muxed3_INV_209_o2_6314;
  wire array_muxed3_INV_209_o3_6315;
  wire array_muxed3_INV_209_o4_6316;
  wire array_muxed3_INV_209_o5_6317;
  wire N1041;
  wire \basesoc_slave_sel<1><28>11_6319 ;
  wire \basesoc_slave_sel<1><28>12_6320 ;
  wire \cache_state_FSM_FFd3-In1 ;
  wire \cache_state_FSM_FFd3-In2_6322 ;
  wire N1061;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT21 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT23 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT24_6326 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT25_6327 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT11_6329 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT12_6330 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT13_6331 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT14_6332 ;
  wire \multiplexer_state_FSM_FFd2-In2_6333 ;
  wire \multiplexer_state_FSM_FFd2-In3_6334 ;
  wire N108;
  wire N110;
  wire N112;
  wire N114;
  wire N116;
  wire N118;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT21_6342 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT4 ;
  wire N120;
  wire \bankmachine0_state_FSM_FFd2-In1_6345 ;
  wire \bankmachine0_state_FSM_FFd2-In2_6346 ;
  wire \bankmachine1_state_FSM_FFd2-In1_6347 ;
  wire \bankmachine1_state_FSM_FFd2-In2_6348 ;
  wire \bankmachine2_state_FSM_FFd2-In1_6349 ;
  wire \bankmachine2_state_FSM_FFd2-In2_6350 ;
  wire N126;
  wire \bankmachine3_state_FSM_FFd2-In1_6352 ;
  wire \bankmachine3_state_FSM_FFd2-In2_6353 ;
  wire N128;
  wire N130;
  wire N132;
  wire \basesoc_csrcon_dat_r<0>1_6357 ;
  wire \basesoc_csrcon_dat_r<0>2_6358 ;
  wire N134;
  wire \basesoc_csrcon_dat_r<2>1_6360 ;
  wire \basesoc_csrcon_dat_r<2>2_6361 ;
  wire N136;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6363 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6364 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6365 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In2_6366 ;
  wire N1381;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_cmd_basesoc_sdram_bankmachine1_cmd_payload_is_read_OR_123_o1_6368;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_cmd_basesoc_sdram_bankmachine1_cmd_payload_is_read_OR_123_o2_6369;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_cmd_basesoc_sdram_bankmachine3_cmd_payload_is_read_OR_127_o1_6370;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_cmd_basesoc_sdram_bankmachine3_cmd_payload_is_read_OR_127_o2_6371;
  wire basesoc_port_cmd_ready1_6372;
  wire basesoc_port_cmd_ready3_6373;
  wire N1401;
  wire basesoc_sdram_write_available1_6375;
  wire basesoc_sdram_write_available2_6376;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_cmd_basesoc_sdram_bankmachine0_cmd_payload_is_read_OR_121_o1_6377;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_cmd_basesoc_sdram_bankmachine0_cmd_payload_is_read_OR_121_o2_6378;
  wire basesoc_sdram_twtrcon_valid1_6379;
  wire basesoc_sdram_twtrcon_valid2_6380;
  wire N1421;
  wire \lm32_cpu/Mmux_x_result931 ;
  wire \lm32_cpu/Mmux_x_result932_6383 ;
  wire \lm32_cpu/Mmux_x_result933_6384 ;
  wire \lm32_cpu/Mmux_x_result96 ;
  wire \lm32_cpu/Mmux_x_result961_6386 ;
  wire \lm32_cpu/Mmux_x_result962_6387 ;
  wire \lm32_cpu/Mmux_x_result963_6388 ;
  wire \lm32_cpu/Mmux_x_result9 ;
  wire \lm32_cpu/Mmux_x_result91_6390 ;
  wire \lm32_cpu/Mmux_x_result92_6391 ;
  wire \lm32_cpu/Mmux_x_result94_6392 ;
  wire \lm32_cpu/Mmux_x_result6 ;
  wire \lm32_cpu/Mmux_x_result61_6394 ;
  wire \lm32_cpu/Mmux_x_result62_6395 ;
  wire \lm32_cpu/Mmux_x_result63 ;
  wire \lm32_cpu/Mmux_x_result18 ;
  wire \lm32_cpu/Mmux_x_result181_6398 ;
  wire \lm32_cpu/Mmux_x_result182_6399 ;
  wire \lm32_cpu/Mmux_x_result183_6400 ;
  wire \lm32_cpu/Mmux_x_result184_6401 ;
  wire \lm32_cpu/Mmux_x_result15 ;
  wire \lm32_cpu/Mmux_x_result151_6403 ;
  wire \lm32_cpu/Mmux_x_result152_6404 ;
  wire \lm32_cpu/Mmux_x_result153_6405 ;
  wire \lm32_cpu/Mmux_x_result154_6406 ;
  wire \lm32_cpu/Mmux_x_result12 ;
  wire \lm32_cpu/Mmux_x_result121_6408 ;
  wire \lm32_cpu/Mmux_x_result122_6409 ;
  wire \lm32_cpu/Mmux_x_result123_6410 ;
  wire \lm32_cpu/Mmux_x_result124_6411 ;
  wire \lm32_cpu/Mmux_bypass_data_19 ;
  wire \lm32_cpu/Mmux_bypass_data_191_6413 ;
  wire \lm32_cpu/raw_x_071 ;
  wire \lm32_cpu/Mmux_bypass_data_18 ;
  wire \lm32_cpu/Mmux_bypass_data_181_6416 ;
  wire \lm32_cpu/raw_x_061 ;
  wire \lm32_cpu/Mmux_bypass_data_17 ;
  wire \lm32_cpu/Mmux_bypass_data_171_6419 ;
  wire \lm32_cpu/raw_x_051 ;
  wire \lm32_cpu/Mmux_bypass_data_16 ;
  wire \lm32_cpu/Mmux_bypass_data_161_6422 ;
  wire \lm32_cpu/raw_x_041 ;
  wire \lm32_cpu/Mmux_bypass_data_15 ;
  wire \lm32_cpu/Mmux_bypass_data_151_6425 ;
  wire \lm32_cpu/raw_x_031 ;
  wire \lm32_cpu/Mmux_bypass_data_14 ;
  wire \lm32_cpu/Mmux_bypass_data_141_6428 ;
  wire \lm32_cpu/raw_x_021 ;
  wire \lm32_cpu/Mmux_bypass_data_132_6430 ;
  wire \lm32_cpu/Mmux_bypass_data_1321_6431 ;
  wire \lm32_cpu/raw_x_0271 ;
  wire \lm32_cpu/Mmux_bypass_data_131_6433 ;
  wire \lm32_cpu/Mmux_bypass_data_1311_6434 ;
  wire \lm32_cpu/raw_x_0261 ;
  wire \lm32_cpu/Mmux_bypass_data_13 ;
  wire \lm32_cpu/Mmux_bypass_data_133_6437 ;
  wire \lm32_cpu/raw_x_0291 ;
  wire \lm32_cpu/Mmux_bypass_data_130 ;
  wire \lm32_cpu/Mmux_bypass_data_1301_6440 ;
  wire \lm32_cpu/raw_x_0251 ;
  wire \lm32_cpu/Mmux_bypass_data_129 ;
  wire \lm32_cpu/Mmux_bypass_data_1291_6443 ;
  wire \lm32_cpu/raw_x_0241 ;
  wire \lm32_cpu/Mmux_bypass_data_128 ;
  wire \lm32_cpu/Mmux_bypass_data_1281_6446 ;
  wire \lm32_cpu/raw_x_0231 ;
  wire \lm32_cpu/Mmux_bypass_data_127 ;
  wire \lm32_cpu/Mmux_bypass_data_1271_6449 ;
  wire \lm32_cpu/raw_x_0121 ;
  wire \lm32_cpu/Mmux_bypass_data_125 ;
  wire \lm32_cpu/Mmux_bypass_data_1251_6452 ;
  wire \lm32_cpu/raw_x_0221 ;
  wire \lm32_cpu/Mmux_bypass_data_124_6454 ;
  wire \lm32_cpu/Mmux_bypass_data_1241_6455 ;
  wire \lm32_cpu/raw_x_0212 ;
  wire \lm32_cpu/Mmux_bypass_data_126 ;
  wire \lm32_cpu/Mmux_bypass_data_1261_6458 ;
  wire \lm32_cpu/raw_x_0111 ;
  wire \lm32_cpu/Mmux_bypass_data_122_6460 ;
  wire \lm32_cpu/Mmux_bypass_data_1221_6461 ;
  wire \lm32_cpu/raw_x_0201 ;
  wire \lm32_cpu/Mmux_bypass_data_121_6463 ;
  wire \lm32_cpu/Mmux_bypass_data_1211_6464 ;
  wire \lm32_cpu/raw_x_0191 ;
  wire \lm32_cpu/Mmux_bypass_data_120 ;
  wire \lm32_cpu/Mmux_bypass_data_1201_6467 ;
  wire \lm32_cpu/raw_x_0181 ;
  wire \lm32_cpu/Mmux_bypass_data_12 ;
  wire \lm32_cpu/Mmux_bypass_data_123 ;
  wire \lm32_cpu/raw_x_0281 ;
  wire \lm32_cpu/Mmux_bypass_data_119 ;
  wire \lm32_cpu/Mmux_bypass_data_1191_6473 ;
  wire \lm32_cpu/raw_x_0171 ;
  wire \lm32_cpu/Mmux_bypass_data_118 ;
  wire \lm32_cpu/Mmux_bypass_data_1181_6476 ;
  wire \lm32_cpu/raw_x_0161 ;
  wire \lm32_cpu/Mmux_bypass_data_117 ;
  wire \lm32_cpu/Mmux_bypass_data_1171_6479 ;
  wire \lm32_cpu/raw_x_0151 ;
  wire \lm32_cpu/Mmux_bypass_data_116 ;
  wire \lm32_cpu/Mmux_bypass_data_1161_6482 ;
  wire \lm32_cpu/raw_x_0141 ;
  wire \lm32_cpu/Mmux_bypass_data_115 ;
  wire \lm32_cpu/Mmux_bypass_data_1151_6485 ;
  wire \lm32_cpu/raw_x_0131 ;
  wire \lm32_cpu/Mmux_bypass_data_114 ;
  wire \lm32_cpu/Mmux_bypass_data_1141_6488 ;
  wire \lm32_cpu/raw_x_01112_6489 ;
  wire \lm32_cpu/Mmux_bypass_data_113 ;
  wire \lm32_cpu/Mmux_bypass_data_1131_6491 ;
  wire \lm32_cpu/raw_x_0101 ;
  wire \lm32_cpu/Mmux_bypass_data_1231_6493 ;
  wire \lm32_cpu/Mmux_bypass_data_1232_6494 ;
  wire \lm32_cpu/raw_x_0110 ;
  wire \lm32_cpu/Mmux_bypass_data_111_6496 ;
  wire \lm32_cpu/Mmux_bypass_data_1111_6497 ;
  wire \lm32_cpu/raw_x_091 ;
  wire \lm32_cpu/Mmux_d_result_0141_6499 ;
  wire \lm32_cpu/Mmux_bypass_data_112_6500 ;
  wire \lm32_cpu/Mmux_bypass_data_1121 ;
  wire \lm32_cpu/Mmux_bypass_data_110 ;
  wire \lm32_cpu/Mmux_bypass_data_1101_6503 ;
  wire \lm32_cpu/raw_x_081 ;
  wire N1461;
  wire N1481;
  wire \lm32_cpu/Mmux_x_result75 ;
  wire \lm32_cpu/Mmux_x_result751_6508 ;
  wire \lm32_cpu/Mmux_x_result752_6509 ;
  wire \lm32_cpu/Mmux_x_result72 ;
  wire \lm32_cpu/Mmux_x_result721_6511 ;
  wire \lm32_cpu/Mmux_x_result722_6512 ;
  wire \lm32_cpu/Mmux_x_result723_6513 ;
  wire \lm32_cpu/Mmux_x_result66 ;
  wire \lm32_cpu/Mmux_x_result661_6515 ;
  wire \lm32_cpu/Mmux_x_result662_6516 ;
  wire \lm32_cpu/Mmux_x_result663_6517 ;
  wire \lm32_cpu/Mmux_x_result631_6518 ;
  wire \lm32_cpu/Mmux_x_result632_6519 ;
  wire \lm32_cpu/Mmux_x_result633_6520 ;
  wire \lm32_cpu/Mmux_x_result634_6521 ;
  wire \lm32_cpu/Mmux_x_result57 ;
  wire \lm32_cpu/Mmux_x_result571_6523 ;
  wire \lm32_cpu/Mmux_x_result572_6524 ;
  wire \lm32_cpu/Mmux_x_result573_6525 ;
  wire \lm32_cpu/Mmux_x_result54 ;
  wire \lm32_cpu/Mmux_x_result541_6527 ;
  wire \lm32_cpu/Mmux_x_result542_6528 ;
  wire \lm32_cpu/Mmux_x_result543_6529 ;
  wire \lm32_cpu/Mmux_x_result51 ;
  wire \lm32_cpu/Mmux_x_result511_6531 ;
  wire \lm32_cpu/Mmux_x_result512_6532 ;
  wire \lm32_cpu/Mmux_x_result513_6533 ;
  wire \lm32_cpu/Mmux_x_result48 ;
  wire \lm32_cpu/Mmux_x_result481_6535 ;
  wire \lm32_cpu/Mmux_x_result482_6536 ;
  wire \lm32_cpu/Mmux_x_result483_6537 ;
  wire \lm32_cpu/Mmux_x_result45 ;
  wire \lm32_cpu/Mmux_x_result451_6539 ;
  wire \lm32_cpu/Mmux_x_result452_6540 ;
  wire \lm32_cpu/Mmux_x_result453_6541 ;
  wire \lm32_cpu/Mmux_x_result42 ;
  wire \lm32_cpu/Mmux_x_result421_6543 ;
  wire \lm32_cpu/Mmux_x_result422_6544 ;
  wire \lm32_cpu/Mmux_x_result423_6545 ;
  wire \lm32_cpu/Mmux_x_result39 ;
  wire \lm32_cpu/Mmux_x_result391_6547 ;
  wire \lm32_cpu/Mmux_x_result392_6548 ;
  wire \lm32_cpu/Mmux_x_result393_6549 ;
  wire \lm32_cpu/Mmux_x_result33_6550 ;
  wire \lm32_cpu/Mmux_x_result331_6551 ;
  wire \lm32_cpu/Mmux_x_result332_6552 ;
  wire \lm32_cpu/Mmux_x_result333_6553 ;
  wire \lm32_cpu/Mmux_x_result30 ;
  wire \lm32_cpu/Mmux_x_result301_6555 ;
  wire \lm32_cpu/Mmux_x_result302_6556 ;
  wire \lm32_cpu/Mmux_x_result303_6557 ;
  wire \lm32_cpu/Mmux_x_result24 ;
  wire \lm32_cpu/Mmux_x_result241_6559 ;
  wire \lm32_cpu/Mmux_x_result242_6560 ;
  wire \lm32_cpu/Mmux_x_result243_6561 ;
  wire \lm32_cpu/Mmux_x_result21 ;
  wire \lm32_cpu/Mmux_x_result211_6563 ;
  wire \lm32_cpu/Mmux_x_result212_6564 ;
  wire \lm32_cpu/Mmux_x_result213_6565 ;
  wire \lm32_cpu/raw_w_11_6566 ;
  wire \lm32_cpu/raw_w_12_6567 ;
  wire \lm32_cpu/raw_w_01_6568 ;
  wire \lm32_cpu/raw_w_02_6569 ;
  wire \lm32_cpu/raw_m_11_6570 ;
  wire \lm32_cpu/raw_m_12_6571 ;
  wire \lm32_cpu/raw_m_01_6572 ;
  wire \lm32_cpu/raw_m_02_6573 ;
  wire \lm32_cpu/Mmux_x_result60 ;
  wire \lm32_cpu/Mmux_x_result601_6575 ;
  wire \lm32_cpu/Mmux_x_result602_6576 ;
  wire \lm32_cpu/Mmux_x_result603_6577 ;
  wire \lm32_cpu/Mmux_x_result27 ;
  wire \lm32_cpu/Mmux_x_result271_6579 ;
  wire \lm32_cpu/Mmux_x_result273_6580 ;
  wire \lm32_cpu/Mmux_x_result274_6581 ;
  wire \lm32_cpu/stall_m1_6582 ;
  wire \lm32_cpu/stall_m2_6583 ;
  wire \lm32_cpu/stall_m3_6584 ;
  wire N1501;
  wire N1521;
  wire \lm32_cpu/Mmux_x_result812 ;
  wire \lm32_cpu/Mmux_x_result813_6588 ;
  wire \lm32_cpu/Mmux_x_result90 ;
  wire \lm32_cpu/Mmux_x_result901_6590 ;
  wire \lm32_cpu/Mmux_x_result902_6591 ;
  wire \lm32_cpu/Mmux_x_result903_6592 ;
  wire \lm32_cpu/Mmux_x_result87 ;
  wire \lm32_cpu/Mmux_x_result871_6594 ;
  wire \lm32_cpu/Mmux_x_result872_6595 ;
  wire \lm32_cpu/Mmux_x_result873_6596 ;
  wire \lm32_cpu/Mmux_x_result84 ;
  wire \lm32_cpu/Mmux_x_result841_6598 ;
  wire \lm32_cpu/Mmux_x_result842_6599 ;
  wire \lm32_cpu/Mmux_x_result843_6600 ;
  wire \lm32_cpu/Mmux_x_result78 ;
  wire \lm32_cpu/Mmux_x_result781_6602 ;
  wire \lm32_cpu/Mmux_x_result782_6603 ;
  wire \lm32_cpu/Mmux_x_result783_6604 ;
  wire \lm32_cpu/Mmux_x_result69 ;
  wire \lm32_cpu/Mmux_x_result691_6606 ;
  wire \lm32_cpu/Mmux_x_result692_6607 ;
  wire \lm32_cpu/Mmux_x_result693_6608 ;
  wire \lm32_cpu/Mmux_x_result36_6609 ;
  wire \lm32_cpu/Mmux_x_result361_6610 ;
  wire \lm32_cpu/Mmux_x_result362_6611 ;
  wire \lm32_cpu/Mmux_x_result364 ;
  wire \lm32_cpu/Mmux_x_result3 ;
  wire \lm32_cpu/Mmux_x_result31_6614 ;
  wire \lm32_cpu/Mmux_x_result32_6615 ;
  wire \lm32_cpu/Mmux_x_result34_6616 ;
  wire \lm32_cpu/Mmux_x_result35_6617 ;
  wire \lm32_cpu/stall_a1_6618 ;
  wire \lm32_cpu/stall_a2_6619 ;
  wire \lm32_cpu/stall_a3_6620 ;
  wire \lm32_cpu/stall_a4_6621 ;
  wire N1541;
  wire \lm32_cpu/Mmux_w_result1 ;
  wire \lm32_cpu/Mmux_w_result11 ;
  wire \lm32_cpu/Mmux_w_result12 ;
  wire N1561;
  wire N1581;
  wire N1601;
  wire N1621;
  wire N1641;
  wire N1661;
  wire \lm32_cpu/Mmux_w_result8 ;
  wire \lm32_cpu/Mmux_w_result81_6633 ;
  wire \lm32_cpu/Mmux_w_result9 ;
  wire \lm32_cpu/Mmux_w_result91_6635 ;
  wire \lm32_cpu/Mmux_w_result10 ;
  wire \lm32_cpu/Mmux_w_result101_6637 ;
  wire \lm32_cpu/Mmux_w_result102_6638 ;
  wire \lm32_cpu/Mmux_w_result111_6639 ;
  wire \lm32_cpu/Mmux_w_result112_6640 ;
  wire \lm32_cpu/Mmux_w_result121_6641 ;
  wire \lm32_cpu/Mmux_w_result122_6642 ;
  wire \lm32_cpu/Mmux_w_result123_6643 ;
  wire \lm32_cpu/Mmux_w_result13 ;
  wire \lm32_cpu/Mmux_w_result131_6645 ;
  wire \lm32_cpu/Mmux_w_result14 ;
  wire \lm32_cpu/Mmux_w_result141_6647 ;
  wire \lm32_cpu/Mmux_w_result15 ;
  wire \lm32_cpu/Mmux_w_result151_6649 ;
  wire N1681;
  wire N170;
  wire N172;
  wire N174;
  wire N176;
  wire N178;
  wire N180;
  wire \lm32_cpu/Mmux_w_result23 ;
  wire \lm32_cpu/Mmux_w_result231_6658 ;
  wire \lm32_cpu/Mmux_w_result232_6659 ;
  wire N182;
  wire N184;
  wire \lm32_cpu/Mmux_w_result26 ;
  wire \lm32_cpu/Mmux_w_result261_6663 ;
  wire \lm32_cpu/Mmux_w_result262_6664 ;
  wire \lm32_cpu/Mmux_w_result27 ;
  wire \lm32_cpu/Mmux_w_result271_6666 ;
  wire \lm32_cpu/Mmux_w_result272_6667 ;
  wire \lm32_cpu/Mmux_w_result28 ;
  wire \lm32_cpu/Mmux_w_result281_6669 ;
  wire \lm32_cpu/Mmux_w_result282_6670 ;
  wire \lm32_cpu/Mmux_w_result29 ;
  wire \lm32_cpu/Mmux_w_result291_6672 ;
  wire \lm32_cpu/Mmux_w_result292_6673 ;
  wire \lm32_cpu/Mmux_w_result30 ;
  wire \lm32_cpu/Mmux_w_result301_6675 ;
  wire \lm32_cpu/Mmux_w_result302_6676 ;
  wire N186;
  wire N188;
  wire \lm32_cpu/Mmux_bypass_data_11 ;
  wire N190;
  wire \lm32_cpu/instruction_unit/mux101 ;
  wire \lm32_cpu/instruction_unit/mux1011_6682 ;
  wire \lm32_cpu/instruction_unit/mux10110 ;
  wire \lm32_cpu/instruction_unit/mux101101_6684 ;
  wire \lm32_cpu/instruction_unit/mux10112 ;
  wire \lm32_cpu/instruction_unit/mux101121_6686 ;
  wire \lm32_cpu/instruction_unit/mux10114 ;
  wire \lm32_cpu/instruction_unit/mux101141_6688 ;
  wire \lm32_cpu/instruction_unit/mux10116 ;
  wire \lm32_cpu/instruction_unit/mux101161_6690 ;
  wire \lm32_cpu/instruction_unit/mux10118 ;
  wire \lm32_cpu/instruction_unit/mux101181_6692 ;
  wire \lm32_cpu/instruction_unit/mux1012 ;
  wire \lm32_cpu/instruction_unit/mux10121_6694 ;
  wire \lm32_cpu/instruction_unit/mux1014 ;
  wire \lm32_cpu/instruction_unit/mux10141_6696 ;
  wire \lm32_cpu/instruction_unit/mux1016 ;
  wire \lm32_cpu/instruction_unit/mux10161_6698 ;
  wire \lm32_cpu/instruction_unit/mux1018 ;
  wire \lm32_cpu/instruction_unit/mux10181_6700 ;
  wire \lm32_cpu/instruction_unit/mux311 ;
  wire \lm32_cpu/instruction_unit/mux3111_6702 ;
  wire \lm32_cpu/instruction_unit/mux331 ;
  wire \lm32_cpu/instruction_unit/mux3311_6704 ;
  wire \lm32_cpu/instruction_unit/mux351 ;
  wire \lm32_cpu/instruction_unit/mux3511_6706 ;
  wire \lm32_cpu/instruction_unit/mux371 ;
  wire \lm32_cpu/instruction_unit/mux3711_6708 ;
  wire \lm32_cpu/instruction_unit/mux391 ;
  wire \lm32_cpu/instruction_unit/mux3911_6710 ;
  wire \lm32_cpu/instruction_unit/mux411 ;
  wire \lm32_cpu/instruction_unit/mux4111_6712 ;
  wire \lm32_cpu/instruction_unit/mux431 ;
  wire \lm32_cpu/instruction_unit/mux4311_6714 ;
  wire \lm32_cpu/instruction_unit/mux451 ;
  wire \lm32_cpu/instruction_unit/mux4511_6716 ;
  wire \lm32_cpu/instruction_unit/mux471 ;
  wire \lm32_cpu/instruction_unit/mux4711_6718 ;
  wire \lm32_cpu/instruction_unit/mux491 ;
  wire \lm32_cpu/instruction_unit/mux4911_6720 ;
  wire \lm32_cpu/instruction_unit/mux511 ;
  wire \lm32_cpu/instruction_unit/mux5111_6722 ;
  wire \lm32_cpu/instruction_unit/mux531 ;
  wire \lm32_cpu/instruction_unit/mux5311_6724 ;
  wire \lm32_cpu/instruction_unit/mux551 ;
  wire \lm32_cpu/instruction_unit/mux5511_6726 ;
  wire \lm32_cpu/instruction_unit/mux571 ;
  wire \lm32_cpu/instruction_unit/mux5711_6728 ;
  wire \lm32_cpu/instruction_unit/mux591 ;
  wire \lm32_cpu/instruction_unit/mux5911_6730 ;
  wire \lm32_cpu/instruction_unit/mux91 ;
  wire \lm32_cpu/instruction_unit/mux911_6732 ;
  wire \lm32_cpu/instruction_unit/mux93 ;
  wire \lm32_cpu/instruction_unit/mux931_6734 ;
  wire \lm32_cpu/instruction_unit/mux95 ;
  wire \lm32_cpu/instruction_unit/mux951_6736 ;
  wire \lm32_cpu/instruction_unit/mux97 ;
  wire \lm32_cpu/instruction_unit/mux971_6738 ;
  wire \lm32_cpu/instruction_unit/mux99 ;
  wire \lm32_cpu/instruction_unit/mux991_6740 ;
  wire N192;
  wire N194;
  wire N196;
  wire N198;
  wire N2021;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11_6746 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12_6747 ;
  wire N2041;
  wire \lm32_cpu/shifter/Sh1281_6749 ;
  wire \lm32_cpu/shifter/Sh1282_6750 ;
  wire N2061;
  wire N2081;
  wire N2101;
  wire N2121;
  wire N2141;
  wire N2161;
  wire N2181;
  wire N2201;
  wire N2221;
  wire N2241;
  wire N2261;
  wire \lm32_cpu/mc_arithmetic/Mmux__n01161 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n011611_6763 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n011612_6764 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n011613_6765 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n011614_6766 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n011615_6767 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In4 ;
  wire N2301;
  wire N2341;
  wire N236;
  wire N237;
  wire N238;
  wire N239;
  wire N240;
  wire N2411;
  wire N242;
  wire N243;
  wire N244;
  wire N245;
  wire N246;
  wire N247;
  wire N248;
  wire N249;
  wire N250;
  wire N251;
  wire N252;
  wire N253;
  wire basesoc_uart_phy_rx_busy_glue_set_6828;
  wire basesoc_sdram_cmd_payload_ras_glue_set_6829;
  wire basesoc_uart_tx_pending_glue_set_6830;
  wire basesoc_uart_phy_tx_busy_glue_set_6831;
  wire basesoc_uart_rx_pending_glue_set_6832;
  wire spiflash_dq_oe_glue_set_6833;
  wire basesoc_uart_rx_fifo_readable_glue_set_6834;
  wire basesoc_timer0_zero_pending_glue_set_6835;
  wire spiflash_cs_n_glue_rst_6836;
  wire spiflash_bus_ack_glue_set_6837;
  wire basesoc_sdram_bankmachine0_row_opened_glue_set_6838;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_6839;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_6840;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_6841;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_6842;
  wire basesoc_sdram_twtrcon_ready_glue_rst_6843;
  wire basesoc_grant_glue_set_6844;
  wire basesoc_uart_tx_fifo_readable_glue_set_6845;
  wire sdram_cas_n_glue_set_6846;
  wire sdram_cs_n_glue_set_6847;
  wire sdram_ras_n_glue_set_6848;
  wire sdram_we_n_glue_set_6849;
  wire serial_tx_glue_rst_6850;
  wire basesoc_sdram_bankmachine1_row_opened_glue_set_6851;
  wire basesoc_sdram_bankmachine2_row_opened_glue_set_6852;
  wire basesoc_sdram_bankmachine3_row_opened_glue_set_6853;
  wire basesoc_sdram_bankmachine0_twtpcon_count_0_glue_set_6854;
  wire basesoc_sdram_bankmachine0_twtpcon_count_1_glue_set_6855;
  wire basesoc_sdram_bankmachine1_twtpcon_count_0_glue_set_6856;
  wire basesoc_sdram_bankmachine1_twtpcon_count_1_glue_set_6857;
  wire basesoc_sdram_bankmachine2_twtpcon_count_0_glue_set_6858;
  wire basesoc_sdram_bankmachine2_twtpcon_count_1_glue_set_6859;
  wire basesoc_sdram_bankmachine3_twtpcon_count_0_glue_set_6860;
  wire basesoc_sdram_bankmachine3_twtpcon_count_1_glue_set_6861;
  wire basesoc_sdram_time0_0_glue_set_6862;
  wire basesoc_sdram_time0_1_glue_set_6863;
  wire basesoc_sdram_time0_2_glue_set_6864;
  wire basesoc_sdram_time0_3_glue_set_6865;
  wire basesoc_sdram_time0_4_glue_set_6866;
  wire basesoc_sdram_time1_0_glue_set_6867;
  wire basesoc_sdram_time1_1_glue_set_6868;
  wire basesoc_sdram_time1_2_glue_set_6869;
  wire basesoc_sdram_time1_3_glue_set_6870;
  wire \lm32_cpu/write_enable_m_glue_set_6871 ;
  wire \lm32_cpu/instruction_unit/i_cyc_o_glue_set_6872 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_3_glue_set_6873 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_2_glue_set_6874 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_1_glue_set_6875 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_0_glue_set_6876 ;
  wire \lm32_cpu/load_store_unit/d_cyc_o_glue_ce_6877 ;
  wire \lm32_cpu/load_store_unit/d_cyc_o_glue_set_6878 ;
  wire \lm32_cpu/load_store_unit/stall_wb_load_glue_ce_6879 ;
  wire \lm32_cpu/load_store_unit/stall_wb_load_glue_set_6880 ;
  wire \lm32_cpu/load_store_unit/d_we_o_glue_set_6881 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<0>_rt_6882 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_6883 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_6884 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_6885 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_6886 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_6887 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_6888 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_6889 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_6890 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_6891 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_6892 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_6893 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_6894 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_6895 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_6896 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_6897 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_6898 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_6899 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_6900 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_6901 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_6902 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_6903 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_6904 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_6905 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_6906 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_6907 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_6908 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_6909 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_6910 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_6911 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_6912 ;
  wire \lm32_cpu/Mcount_cc_cy<30>_rt_6913 ;
  wire \lm32_cpu/Mcount_cc_cy<29>_rt_6914 ;
  wire \lm32_cpu/Mcount_cc_cy<28>_rt_6915 ;
  wire \lm32_cpu/Mcount_cc_cy<27>_rt_6916 ;
  wire \lm32_cpu/Mcount_cc_cy<26>_rt_6917 ;
  wire \lm32_cpu/Mcount_cc_cy<25>_rt_6918 ;
  wire \lm32_cpu/Mcount_cc_cy<24>_rt_6919 ;
  wire \lm32_cpu/Mcount_cc_cy<23>_rt_6920 ;
  wire \lm32_cpu/Mcount_cc_cy<22>_rt_6921 ;
  wire \lm32_cpu/Mcount_cc_cy<21>_rt_6922 ;
  wire \lm32_cpu/Mcount_cc_cy<20>_rt_6923 ;
  wire \lm32_cpu/Mcount_cc_cy<19>_rt_6924 ;
  wire \lm32_cpu/Mcount_cc_cy<18>_rt_6925 ;
  wire \lm32_cpu/Mcount_cc_cy<17>_rt_6926 ;
  wire \lm32_cpu/Mcount_cc_cy<16>_rt_6927 ;
  wire \lm32_cpu/Mcount_cc_cy<15>_rt_6928 ;
  wire \lm32_cpu/Mcount_cc_cy<14>_rt_6929 ;
  wire \lm32_cpu/Mcount_cc_cy<13>_rt_6930 ;
  wire \lm32_cpu/Mcount_cc_cy<12>_rt_6931 ;
  wire \lm32_cpu/Mcount_cc_cy<11>_rt_6932 ;
  wire \lm32_cpu/Mcount_cc_cy<10>_rt_6933 ;
  wire \lm32_cpu/Mcount_cc_cy<9>_rt_6934 ;
  wire \lm32_cpu/Mcount_cc_cy<8>_rt_6935 ;
  wire \lm32_cpu/Mcount_cc_cy<7>_rt_6936 ;
  wire \lm32_cpu/Mcount_cc_cy<6>_rt_6937 ;
  wire \lm32_cpu/Mcount_cc_cy<5>_rt_6938 ;
  wire \lm32_cpu/Mcount_cc_cy<4>_rt_6939 ;
  wire \lm32_cpu/Mcount_cc_cy<3>_rt_6940 ;
  wire \lm32_cpu/Mcount_cc_cy<2>_rt_6941 ;
  wire \lm32_cpu/Mcount_cc_cy<1>_rt_6942 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt_6943 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt_6944 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt_6945 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt_6946 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt_6947 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt_6948 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt_6949 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt_6950 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt_6951 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt_6952 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt_6953 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt_6954 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt_6955 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt_6956 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt_6957 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt_6958 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt_6959 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt_6960 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt_6961 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt_6962 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt_6963 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt_6964 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt_6965 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt_6966 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt_6967 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt_6968 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt_6969 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt_6970 ;
  wire \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_6971 ;
  wire \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_6972 ;
  wire \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_6973 ;
  wire \lm32_cpu/Mcount_cc_xor<31>_rt_6974 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>_rt_6975 ;
  wire spiflash_clk_rstpot_6976;
  wire basesoc_bus_wishbone_ack_rstpot_6977;
  wire spiflash_bitbang_en_storage_full_rstpot_6978;
  wire basesoc_timer0_en_storage_full_rstpot_6979;
  wire basesoc_timer0_eventmanager_storage_full_rstpot_6980;
  wire basesoc_cache_rstpot_6981;
  wire \lm32_cpu/valid_m_rstpot_6982 ;
  wire \lm32_cpu/valid_d_rstpot_6983 ;
  wire \lm32_cpu/valid_x_rstpot_6984 ;
  wire \lm32_cpu/interrupt_unit/ie_rstpot_6985 ;
  wire \lm32_cpu/interrupt_unit/eie_rstpot_6986 ;
  wire \lm32_cpu/load_store_unit/wb_load_complete_rstpot_6987 ;
  wire \lm32_cpu/valid_f_rstpot_6988 ;
  wire basesoc_sram_bus_ack_rstpot_6989;
  wire basesoc_sdram_cmd_payload_we_rstpot_6990;
  wire basesoc_interface_we_rstpot_6991;
  wire \lm32_cpu/dflush_m_rstpot1_6992 ;
  wire N2721;
  wire N2731;
  wire N2741;
  wire N2751;
  wire N2761;
  wire N2771;
  wire N2781;
  wire N2791;
  wire N2801;
  wire N2811;
  wire N2821;
  wire N2831;
  wire N2841;
  wire N2851;
  wire N2861;
  wire N2871;
  wire N2881;
  wire N2891;
  wire N2901;
  wire N2911;
  wire N2921;
  wire N2931;
  wire N2941;
  wire N2951;
  wire N2961;
  wire N2971;
  wire N298;
  wire N299;
  wire N300;
  wire N3011;
  wire N302;
  wire N303;
  wire N304;
  wire \lm32_cpu/w_result_sel_mul_m_BRB0_7026 ;
  wire \lm32_cpu/w_result_sel_mul_m_BRB1_7027 ;
  wire \lm32_cpu/w_result_sel_load_m_BRB1_7028 ;
  wire \lm32_cpu/branch_predict_x_BRB0_7029 ;
  wire \lm32_cpu/branch_predict_x_BRB1_7030 ;
  wire ddrphy_rddata_en_0_BRB0_7031;
  wire ddrphy_rddata_en_0_BRB2_7032;
  wire \lm32_cpu/m_result_sel_shift_x_BRB0_7033 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB1_7034 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB2_7035 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB3_7036 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB4_7037 ;
  wire \lm32_cpu/m_result_sel_compare_x_BRB1_7038 ;
  wire \lm32_cpu/branch_x_BRB0_7039 ;
  wire \lm32_cpu/branch_x_BRB1_7040 ;
  wire \lm32_cpu/m_bypass_enable_x_BRB4_7041 ;
  wire \lm32_cpu/w_result_sel_mul_x_BRB0_7042 ;
  wire \lm32_cpu/w_result_sel_mul_x_BRB2_7043 ;
  wire ddrphy_rddata_en_1_BRB0_7044;
  wire ddrphy_rddata_en_1_BRB2_7045;
  wire ddrphy_rddata_en_2_BRB0_7046;
  wire ddrphy_rddata_en_2_BRB1_7047;
  wire ddrphy_rddata_en_2_BRB2_7048;
  wire ddrphy_rddata_en_2_BRB3_7049;
  wire ddrphy_rddata_en_2_BRB4_7050;
  wire ddrphy_rddata_en_2_BRB5_7051;
  wire N3541;
  wire N3561;
  wire N3581;
  wire N3621;
  wire N364;
  wire N366;
  wire N368;
  wire N370;
  wire N372;
  wire N374;
  wire N376;
  wire N378;
  wire N380;
  wire N382;
  wire N384;
  wire N386;
  wire N388;
  wire N390;
  wire \lm32_cpu/raw_x_01 ;
  wire \lm32_cpu/stall_m4_7071 ;
  wire \lm32_cpu/stall_a5_7072 ;
  wire \lm32_cpu/exception_m_1_7073 ;
  wire \lm32_cpu/instruction_unit/i_cyc_o_1_7074 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_2_dpot_7075 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_3_dpot_7076 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_4_dpot_7077 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_5_dpot_7078 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_6_dpot_7079 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_7_dpot_7080 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_8_dpot_7081 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_9_dpot_7082 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_10_dpot_7083 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_11_dpot_7084 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_12_dpot_7085 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_13_dpot_7086 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_14_dpot_7087 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_15_dpot_7088 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_16_dpot_7089 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_17_dpot_7090 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_18_dpot_7091 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_19_dpot_7092 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_20_dpot_7093 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_21_dpot_7094 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_22_dpot_7095 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_23_dpot_7096 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_24_dpot_7097 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_25_dpot_7098 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_26_dpot_7099 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_27_dpot_7100 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_28_dpot_7101 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_29_dpot_7102 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_30_dpot_7103 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_31_dpot_7104 ;
  wire \lm32_cpu/branch_taken_m1 ;
  wire \lm32_cpu/raw_x_11 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd1_1_7107 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_1_7108 ;
  wire \lm32_cpu/stall_m41 ;
  wire \lm32_cpu/iflush1 ;
  wire N392;
  wire N393;
  wire N3941;
  wire N3951;
  wire N3961;
  wire N3971;
  wire N3981;
  wire N3991;
  wire N4001;
  wire N4011;
  wire N4021;
  wire N4031;
  wire N4041;
  wire N4051;
  wire N4061;
  wire N4071;
  wire N4081;
  wire N4091;
  wire N4101;
  wire N4111;
  wire N4121;
  wire N4131;
  wire N4141;
  wire N4151;
  wire N4161;
  wire N4171;
  wire N4181;
  wire N4191;
  wire N4201;
  wire N4211;
  wire N4221;
  wire N4231;
  wire N4241;
  wire N4251;
  wire N4261;
  wire N427;
  wire Mshreg_ddrphy_rddata_en_2_BRB3_7163;
  wire Mshreg_new_master_rdata_valid4_7164;
  wire new_master_rdata_valid41_7165;
  wire Mshreg_ddrphy_rddata_en_2_BRB1_7166;
  wire Mshreg_ddrphy_rddata_en_2_BRB4_7167;
  wire Mshreg_ddrphy_rddata_en_2_BRB5_7168;
  wire sys_rst_shift1_7169;
  wire sys_rst_shift2_7170;
  wire sys_rst_shift3_7171;
  wire new_master_rdata_valid411_7172;
  wire NLW_Mram_storage3_SPO_UNCONNECTED;
  wire NLW_Mram_storage1_SPO_UNCONNECTED;
  wire NLW_Mram_storage2_SPO_UNCONNECTED;
  wire NLW_Mram_storage6_SPO_UNCONNECTED;
  wire NLW_Mram_storage4_SPO_UNCONNECTED;
  wire NLW_Mram_storage5_SPO_UNCONNECTED;
  wire NLW_Mram_storage7_SPO_UNCONNECTED;
  wire NLW_Mram_storage8_SPO_UNCONNECTED;
  wire NLW_Mram_storage_12_SPO_UNCONNECTED;
  wire NLW_Mram_storage_11_SPO_UNCONNECTED;
  wire NLW_Mram_storage_15_SPO_UNCONNECTED;
  wire NLW_Mram_storage_13_SPO_UNCONNECTED;
  wire NLW_Mram_storage_14_SPO_UNCONNECTED;
  wire NLW_Mram_storage_18_SPO_UNCONNECTED;
  wire NLW_Mram_storage_16_SPO_UNCONNECTED;
  wire NLW_Mram_storage_17_SPO_UNCONNECTED;
  wire NLW_Mram_storage_21_SPO_UNCONNECTED;
  wire NLW_Mram_storage_31_SPO_UNCONNECTED;
  wire NLW_Mram_storage_41_SPO_UNCONNECTED;
  wire NLW_Mram_storage_51_SPO_UNCONNECTED;
  wire NLW_Mram_storage_22_SPO_UNCONNECTED;
  wire NLW_Mram_storage_25_SPO_UNCONNECTED;
  wire NLW_Mram_storage_23_SPO_UNCONNECTED;
  wire NLW_Mram_storage_24_SPO_UNCONNECTED;
  wire NLW_Mram_storage_28_SPO_UNCONNECTED;
  wire NLW_Mram_storage_26_SPO_UNCONNECTED;
  wire NLW_Mram_storage_27_SPO_UNCONNECTED;
  wire NLW_Mram_storage_211_SPO_UNCONNECTED;
  wire NLW_Mram_storage_29_SPO_UNCONNECTED;
  wire NLW_Mram_storage_210_SPO_UNCONNECTED;
  wire NLW_Mram_storage_214_SPO_UNCONNECTED;
  wire NLW_Mram_storage_212_SPO_UNCONNECTED;
  wire NLW_Mram_storage_213_SPO_UNCONNECTED;
  wire NLW_Mram_storage_217_SPO_UNCONNECTED;
  wire NLW_Mram_storage_215_SPO_UNCONNECTED;
  wire NLW_Mram_storage_216_SPO_UNCONNECTED;
  wire NLW_Mram_storage_220_SPO_UNCONNECTED;
  wire NLW_Mram_storage_218_SPO_UNCONNECTED;
  wire NLW_Mram_storage_219_SPO_UNCONNECTED;
  wire NLW_Mram_storage_223_SPO_UNCONNECTED;
  wire NLW_Mram_storage_221_SPO_UNCONNECTED;
  wire NLW_Mram_storage_222_SPO_UNCONNECTED;
  wire NLW_Mram_storage_34_SPO_UNCONNECTED;
  wire NLW_Mram_storage_32_SPO_UNCONNECTED;
  wire NLW_Mram_storage_33_SPO_UNCONNECTED;
  wire NLW_Mram_storage_37_SPO_UNCONNECTED;
  wire NLW_Mram_storage_35_SPO_UNCONNECTED;
  wire NLW_Mram_storage_36_SPO_UNCONNECTED;
  wire NLW_Mram_storage_310_SPO_UNCONNECTED;
  wire NLW_Mram_storage_38_SPO_UNCONNECTED;
  wire NLW_Mram_storage_39_SPO_UNCONNECTED;
  wire NLW_Mram_storage_313_SPO_UNCONNECTED;
  wire NLW_Mram_storage_311_SPO_UNCONNECTED;
  wire NLW_Mram_storage_312_SPO_UNCONNECTED;
  wire NLW_Mram_storage_316_SPO_UNCONNECTED;
  wire NLW_Mram_storage_314_SPO_UNCONNECTED;
  wire NLW_Mram_storage_315_SPO_UNCONNECTED;
  wire NLW_Mram_storage_319_SPO_UNCONNECTED;
  wire NLW_Mram_storage_317_SPO_UNCONNECTED;
  wire NLW_Mram_storage_318_SPO_UNCONNECTED;
  wire NLW_Mram_storage_322_SPO_UNCONNECTED;
  wire NLW_Mram_storage_320_SPO_UNCONNECTED;
  wire NLW_Mram_storage_321_SPO_UNCONNECTED;
  wire NLW_Mram_storage_323_SPO_UNCONNECTED;
  wire NLW_Mram_storage_43_SPO_UNCONNECTED;
  wire NLW_Mram_storage_42_SPO_UNCONNECTED;
  wire NLW_Mram_storage_46_SPO_UNCONNECTED;
  wire NLW_Mram_storage_44_SPO_UNCONNECTED;
  wire NLW_Mram_storage_45_SPO_UNCONNECTED;
  wire NLW_Mram_storage_49_SPO_UNCONNECTED;
  wire NLW_Mram_storage_47_SPO_UNCONNECTED;
  wire NLW_Mram_storage_48_SPO_UNCONNECTED;
  wire NLW_Mram_storage_412_SPO_UNCONNECTED;
  wire NLW_Mram_storage_410_SPO_UNCONNECTED;
  wire NLW_Mram_storage_411_SPO_UNCONNECTED;
  wire NLW_Mram_storage_415_SPO_UNCONNECTED;
  wire NLW_Mram_storage_413_SPO_UNCONNECTED;
  wire NLW_Mram_storage_414_SPO_UNCONNECTED;
  wire NLW_Mram_storage_418_SPO_UNCONNECTED;
  wire NLW_Mram_storage_416_SPO_UNCONNECTED;
  wire NLW_Mram_storage_417_SPO_UNCONNECTED;
  wire NLW_Mram_storage_421_SPO_UNCONNECTED;
  wire NLW_Mram_storage_419_SPO_UNCONNECTED;
  wire NLW_Mram_storage_420_SPO_UNCONNECTED;
  wire NLW_Mram_storage_422_SPO_UNCONNECTED;
  wire NLW_Mram_storage_423_SPO_UNCONNECTED;
  wire NLW_Mram_storage_52_SPO_UNCONNECTED;
  wire NLW_Mram_storage_55_SPO_UNCONNECTED;
  wire NLW_Mram_storage_53_SPO_UNCONNECTED;
  wire NLW_Mram_storage_54_SPO_UNCONNECTED;
  wire NLW_Mram_storage_58_SPO_UNCONNECTED;
  wire NLW_Mram_storage_56_SPO_UNCONNECTED;
  wire NLW_Mram_storage_57_SPO_UNCONNECTED;
  wire NLW_Mram_storage_511_SPO_UNCONNECTED;
  wire NLW_Mram_storage_59_SPO_UNCONNECTED;
  wire NLW_Mram_storage_510_SPO_UNCONNECTED;
  wire NLW_Mram_storage_514_SPO_UNCONNECTED;
  wire NLW_Mram_storage_512_SPO_UNCONNECTED;
  wire NLW_Mram_storage_513_SPO_UNCONNECTED;
  wire NLW_Mram_storage_517_SPO_UNCONNECTED;
  wire NLW_Mram_storage_515_SPO_UNCONNECTED;
  wire NLW_Mram_storage_516_SPO_UNCONNECTED;
  wire NLW_Mram_storage_520_SPO_UNCONNECTED;
  wire NLW_Mram_storage_518_SPO_UNCONNECTED;
  wire NLW_Mram_storage_519_SPO_UNCONNECTED;
  wire NLW_Mram_storage_523_SPO_UNCONNECTED;
  wire NLW_Mram_storage_521_SPO_UNCONNECTED;
  wire NLW_Mram_storage_522_SPO_UNCONNECTED;
  wire NLW_BUFIO2_IOCLK_UNCONNECTED;
  wire NLW_BUFIO2_SERDESSTROBE_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUT3_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUTDCM3_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUTDCM4_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUT1_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUTDCM2_UNCONNECTED;
  wire NLW_PLL_ADV_DRDY_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUTDCM1_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUTDCM5_UNCONNECTED;
  wire NLW_PLL_ADV_CLKFBDCM_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUT0_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUT2_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUTDCM0_UNCONNECTED;
  wire \NLW_PLL_ADV_DO<15>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<14>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<13>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<12>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<11>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<10>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<9>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<8>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<7>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<6>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<5>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<4>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<3>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<2>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<1>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers40_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers39_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers41_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers37_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers36_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers38_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers34_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers33_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers35_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers32_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers31_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers30_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers29_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers27_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers26_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers28_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers25_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers24_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers23_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers22_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers20_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers10_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers21_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers9_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers8_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers7_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers6_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers4_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers3_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers5_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers2_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers133_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers132_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers131_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers129_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers128_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers130_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers127_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers126_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers125_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers124_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers122_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers121_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers123_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers120_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers119_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers118_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers117_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers115_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers114_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers116_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers113_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers112_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers111_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers110_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers18_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers17_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers19_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers16_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers15_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers14_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers13_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers11_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers12_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUTF_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUT_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUTF_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUT_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUTF_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUT_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<0>_UNCONNECTED ;
  wire NLW_Mram_mem_13_ENB_UNCONNECTED;
  wire NLW_Mram_mem_13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_11_ENB_UNCONNECTED;
  wire NLW_Mram_mem_11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_12_ENB_UNCONNECTED;
  wire NLW_Mram_mem_12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_16_ENB_UNCONNECTED;
  wire NLW_Mram_mem_16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_14_ENB_UNCONNECTED;
  wire NLW_Mram_mem_14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_15_ENB_UNCONNECTED;
  wire NLW_Mram_mem_15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_17_ENB_UNCONNECTED;
  wire NLW_Mram_mem_17_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_17_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_17_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_18_ENB_UNCONNECTED;
  wire NLW_Mram_mem_18_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_18_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_18_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_tag_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_tag_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_tag_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_tag_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_tag_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<8>_UNCONNECTED ;
  wire NLW_Mram_tag_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_tag_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<8>_UNCONNECTED ;
  wire NLW_Mram_tag_mem3_RSTBRST_UNCONNECTED;
  wire NLW_Mram_tag_mem3_ENBRDEN_UNCONNECTED;
  wire NLW_Mram_tag_mem3_CLKBRDCLK_UNCONNECTED;
  wire NLW_Mram_tag_mem3_REGCEBREGCE_UNCONNECTED;
  wire \NLW_Mram_tag_mem3_DOADO<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_WEBWEU<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_WEBWEU<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIPADIP<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED ;
  wire NLW_Mram_mem16_ENB_UNCONNECTED;
  wire NLW_Mram_mem16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem16_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem15_ENB_UNCONNECTED;
  wire NLW_Mram_mem15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem15_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem14_ENB_UNCONNECTED;
  wire NLW_Mram_mem14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem14_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem13_ENB_UNCONNECTED;
  wire NLW_Mram_mem13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem13_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem12_ENB_UNCONNECTED;
  wire NLW_Mram_mem12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem12_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem11_ENB_UNCONNECTED;
  wire NLW_Mram_mem11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem11_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem10_ENB_UNCONNECTED;
  wire NLW_Mram_mem10_RSTB_UNCONNECTED;
  wire NLW_Mram_mem10_CLKB_UNCONNECTED;
  wire NLW_Mram_mem10_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem10_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem9_ENB_UNCONNECTED;
  wire NLW_Mram_mem9_RSTB_UNCONNECTED;
  wire NLW_Mram_mem9_CLKB_UNCONNECTED;
  wire NLW_Mram_mem9_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem9_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem8_ENB_UNCONNECTED;
  wire NLW_Mram_mem8_RSTB_UNCONNECTED;
  wire NLW_Mram_mem8_CLKB_UNCONNECTED;
  wire NLW_Mram_mem8_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem8_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem7_ENB_UNCONNECTED;
  wire NLW_Mram_mem7_RSTB_UNCONNECTED;
  wire NLW_Mram_mem7_CLKB_UNCONNECTED;
  wire NLW_Mram_mem7_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem7_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem6_ENB_UNCONNECTED;
  wire NLW_Mram_mem6_RSTB_UNCONNECTED;
  wire NLW_Mram_mem6_CLKB_UNCONNECTED;
  wire NLW_Mram_mem6_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem6_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem5_ENB_UNCONNECTED;
  wire NLW_Mram_mem5_RSTB_UNCONNECTED;
  wire NLW_Mram_mem5_CLKB_UNCONNECTED;
  wire NLW_Mram_mem5_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem5_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem4_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem3_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<2>_UNCONNECTED ;
  wire NLW_Mshreg_ddrphy_rddata_en_2_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid4_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_en_2_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_en_2_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_en_2_BRB5_Q15_UNCONNECTED;
  wire [3 : 0] switches;
  wire [5 : 4] pll;
  wire [3 : 0] xilinxmultiregimpl1_regs0;
  wire [7 : 0] basesoc_uart_phy_rx_reg;
  wire [3 : 0] xilinxmultiregimpl1_regs1;
  wire [7 : 0] basesoc_uart_phy_source_payload_data;
  wire [31 : 2] \lm32_cpu/instruction_unit/i_adr_o ;
  wire [31 : 0] \lm32_cpu/load_store_unit/d_dat_o ;
  wire [31 : 2] \lm32_cpu/load_store_unit/d_adr_o ;
  wire [3 : 0] \lm32_cpu/load_store_unit/d_sel_o ;
  wire [31 : 0] basesoc_sram_bus_dat_r;
  wire [7 : 0] _n3340;
  wire [7 : 0] _n3341;
  wire [22 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
  wire [22 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
  wire [22 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
  wire [22 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
  wire [19 : 0] _n3358;
  wire [2 : 0] memadr_2;
  wire [7 : 0] basesoc_interface_dat_w;
  wire [7 : 0] basesoc_bus_wishbone_dat_r;
  wire [31 : 0] basesoc_uart_phy_phase_accumulator_tx;
  wire [31 : 0] basesoc_uart_phy_phase_accumulator_rx;
  wire [31 : 0] basesoc_timer0_value;
  wire [0 : 0] spiflash_i1;
  wire [31 : 0] spiflash_sr;
  wire [15 : 0] ddrphy_dfi_p0_rddata;
  wire [3 : 2] ddrphy_rddata_en;
  wire [1 : 0] basesoc_sdram_dfi_p0_bank;
  wire [12 : 0] basesoc_sdram_dfi_p0_address;
  wire [4 : 0] basesoc_slave_sel_r;
  wire [7 : 0] basesoc_csrbankarray_interface0_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface1_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface2_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface3_bank_bus_dat_r;
  wire [3 : 0] basesoc_csrbankarray_interface4_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface5_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface6_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface7_bank_bus_dat_r;
  wire [9 : 0] basesoc_sdram_timer_count;
  wire [7 : 0] memdat_1;
  wire [7 : 0] memdat_3;
  wire [7 : 0] basesoc_uart_phy_tx_reg;
  wire [3 : 0] basesoc_uart_phy_tx_bitcount;
  wire [3 : 0] basesoc_uart_phy_rx_bitcount;
  wire [4 : 0] basesoc_uart_tx_fifo_level0;
  wire [4 : 0] basesoc_uart_rx_fifo_level0;
  wire [31 : 0] basesoc_timer0_value_status;
  wire [56 : 0] dna_status;
  wire [1 : 0] spiflash_dqi;
  wire [15 : 0] basesoc_sdram_status;
  wire [12 : 0] basesoc_sdram_bankmachine0_row;
  wire [3 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level;
  wire [21 : 0] basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr;
  wire [12 : 0] basesoc_sdram_bankmachine1_row;
  wire [3 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level;
  wire [21 : 0] basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr;
  wire [12 : 0] basesoc_sdram_bankmachine2_row;
  wire [3 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level;
  wire [21 : 0] basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr;
  wire [12 : 0] basesoc_sdram_bankmachine3_row;
  wire [3 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level;
  wire [21 : 0] basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_twtrcon_count;
  wire [7 : 0] leds_storage_full;
  wire [3 : 0] basesoc_sdram_storage_full;
  wire [5 : 0] basesoc_sdram_command_storage_full;
  wire [1 : 0] basesoc_sdram_baddress_storage_full;
  wire [3 : 0] spiflash_bitbang_storage_full;
  wire [1 : 0] basesoc_uart_eventmanager_storage_full;
  wire [7 : 0] basesoc_uart_phy_storage_full;
  wire [31 : 0] basesoc_ctrl_bus_errors;
  wire [1 : 0] basesoc_sdram_bankmachine0_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine1_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine2_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine3_twtpcon_count;
  wire [4 : 0] basesoc_sdram_time0;
  wire [3 : 0] basesoc_sdram_time1;
  wire [19 : 0] basesoc_count;
  wire [7 : 0] basesoc_sdram_address_storage_full;
  wire [7 : 0] basesoc_sdram_wrdata_storage_full;
  wire [7 : 0] basesoc_timer0_load_storage_full;
  wire [7 : 0] basesoc_timer0_reload_storage_full;
  wire [15 : 0] ddrphy_dq_in;
  wire [31 : 0] rhs_array_muxed33;
  wire [31 : 0] basesoc_rom_bus_dat_r;
  wire [15 : 0] basesoc_sdram_inti_p0_rddata;
  wire [12 : 0] array_muxed1;
  wire [1 : 0] basesoc_sdram_master_p0_bank;
  wire [12 : 0] basesoc_sdram_master_p0_address;
  wire [7 : 0] basesoc_csrcon_dat_r;
  wire [1 : 0] array_muxed0;
  wire [3 : 0] basesoc_cache_data_port_we;
  wire [1 : 0] spiflash_o;
  wire [29 : 0] rhs_array_muxed32;
  wire [31 : 0] basesoc_cache_data_port_dat_w;
  wire [31 : 0] n3169;
  wire [31 : 0] n3174;
  wire [15 : 0] basesoc_sdram_master_p0_wrdata;
  wire [3 : 0] basesoc_sram_we;
  wire [31 : 0] basesoc_shared_dat_r;
  wire [4 : 0] basesoc_slave_sel;
  wire [0 : 0] Mcount_spiflash_i1_cy;
  wire [9 : 0] Mcount_basesoc_sdram_timer_count_lut;
  wire [8 : 0] Mcount_basesoc_sdram_timer_count_cy;
  wire [1 : 0] basesoc_counter;
  wire [31 : 0] Result;
  wire [2 : 0] basesoc_sdram_generator_counter;
  wire [19 : 0] Mcount_basesoc_count_lut;
  wire [18 : 0] Mcount_basesoc_count_cy;
  wire [7 : 0] spiflash_counter;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_cy;
  wire [31 : 0] Madd_n3169_lut;
  wire [31 : 0] Madd_n3169_cy;
  wire [31 : 0] Madd_n3174_lut;
  wire [31 : 0] Madd_n3174_cy;
  wire [3 : 0] basesoc_uart_tx_fifo_consume;
  wire [3 : 0] basesoc_uart_tx_fifo_produce;
  wire [3 : 0] basesoc_uart_rx_fifo_consume;
  wire [3 : 0] basesoc_uart_rx_fifo_produce;
  wire [6 : 0] dna_cnt;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce;
  wire [0 : 0] Mcount_basesoc_ctrl_bus_errors_lut;
  wire [30 : 0] Mcount_basesoc_ctrl_bus_errors_cy;
  wire [2 : 2] Mcount_basesoc_uart_rx_fifo_level0_cy;
  wire [3 : 3] Mcount_basesoc_uart_tx_fifo_level0_lut;
  wire [2 : 2] Mcount_basesoc_uart_tx_fifo_level0_cy;
  wire [31 : 0] basesoc_interface0_wb_sdram_dat_r;
  wire [2 : 2] Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_cy;
  wire [29 : 0] \lm32_cpu/Madd_branch_target_d_lut ;
  wire [28 : 0] \lm32_cpu/Madd_branch_target_d_cy ;
  wire [29 : 0] \lm32_cpu/Mcount_cc_cy ;
  wire [0 : 0] \lm32_cpu/Mcount_cc_lut ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut ;
  wire [10 : 0] \lm32_cpu/Mcompar_cmp_zero_lut ;
  wire [9 : 0] \lm32_cpu/Mcompar_cmp_zero_cy ;
  wire [31 : 0] \lm32_cpu/adder/addsub/tmp_addResult ;
  wire [32 : 0] \lm32_cpu/adder/addsub/tmp_subResult ;
  wire [31 : 0] \lm32_cpu/bypass_data_1 ;
  wire [31 : 0] \lm32_cpu/d_result_1 ;
  wire [31 : 2] \lm32_cpu/branch_target_d ;
  wire [31 : 0] \lm32_cpu/d_result_0 ;
  wire [31 : 0] \lm32_cpu/x_result ;
  wire [31 : 0] \lm32_cpu/w_result ;
  wire [31 : 0] \lm32_cpu/instruction_unit/instruction_d ;
  wire [4 : 0] \lm32_cpu/write_idx_d ;
  wire [1 : 0] \lm32_cpu/d_result_sel_1_d ;
  wire [31 : 0] \lm32_cpu/reg_data_1 ;
  wire [31 : 0] \lm32_cpu/reg_data_0 ;
  wire [31 : 9] \lm32_cpu/eba ;
  wire [4 : 0] \lm32_cpu/write_idx_m ;
  wire [31 : 2] \lm32_cpu/branch_target_m ;
  wire [31 : 0] \lm32_cpu/operand_m ;
  wire [2 : 0] \lm32_cpu/condition_x ;
  wire [2 : 0] \lm32_cpu/csr_x ;
  wire [4 : 0] \lm32_cpu/write_idx_x ;
  wire [31 : 2] \lm32_cpu/branch_target_x ;
  wire [31 : 0] \lm32_cpu/store_operand_x ;
  wire [31 : 0] \lm32_cpu/operand_1_x ;
  wire [31 : 0] \lm32_cpu/operand_0_x ;
  wire [4 : 0] \lm32_cpu/write_idx_w ;
  wire [31 : 0] \lm32_cpu/operand_w ;
  wire [31 : 0] \lm32_cpu/cc ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/result_x ;
  wire [31 : 0] \lm32_cpu/multiplier/result ;
  wire [31 : 1] \lm32_cpu/shifter_result_m ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_m ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_d ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_f ;
  wire [31 : 0] \lm32_cpu/interrupt_unit/im ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_a ;
  wire [31 : 2] \lm32_cpu/instruction_unit/restart_address ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_x ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_w ;
  wire [31 : 0] \lm32_cpu/instruction_unit/icache_data_f ;
  wire [31 : 2] \lm32_cpu/instruction_unit/icache/refill_address ;
  wire [31 : 0] \lm32_cpu/instruction_unit/icache_refill_data ;
  wire [6 : 0] \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut ;
  wire [5 : 0] \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy ;
  wire [3 : 2] \lm32_cpu/instruction_unit/icache/refill_offset ;
  wire [7 : 1] \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut ;
  wire [6 : 0] \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy ;
  wire [7 : 0] \lm32_cpu/instruction_unit/icache/Result ;
  wire [7 : 0] \lm32_cpu/instruction_unit/icache/tmem_write_address ;
  wire [7 : 0] \lm32_cpu/instruction_unit/icache/flush_set ;
  wire [31 : 0] \lm32_cpu/instruction_unit/icache/way_data<0> ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0414 ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0410 ;
  wire [3 : 0] \lm32_cpu/load_store_unit/byte_enable_x ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0408 ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0404 ;
  wire [31 : 0] \lm32_cpu/load_store_unit/data_m ;
  wire [31 : 0] \lm32_cpu/load_store_unit/store_data_m ;
  wire [3 : 0] \lm32_cpu/load_store_unit/byte_enable_m ;
  wire [31 : 0] \lm32_cpu/load_store_unit/data_w ;
  wire [1 : 0] \lm32_cpu/load_store_unit/size_w ;
  wire [31 : 0] \lm32_cpu/load_store_unit/wb_data_m ;
  wire [1 : 0] \lm32_cpu/load_store_unit/size_m ;
  wire [31 : 0] \lm32_cpu/load_store_unit/dcache_data_m ;
  wire [31 : 4] \lm32_cpu/load_store_unit/dcache/refill_address ;
  wire [31 : 8] \lm32_cpu/load_store_unit/store_data_x ;
  wire [6 : 0] \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut ;
  wire [5 : 0] \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy ;
  wire [7 : 1] \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut ;
  wire [6 : 0] \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy ;
  wire [3 : 2] \lm32_cpu/load_store_unit/dcache/refill_offset ;
  wire [7 : 0] \lm32_cpu/load_store_unit/dcache/Result ;
  wire [0 : 0] \lm32_cpu/load_store_unit/dcache/tmem_write_data ;
  wire [7 : 0] \lm32_cpu/load_store_unit/dcache/tmem_write_address ;
  wire [9 : 0] \lm32_cpu/load_store_unit/dcache/dmem_write_address ;
  wire [7 : 0] \lm32_cpu/load_store_unit/dcache/flush_set ;
  wire [31 : 0] \lm32_cpu/load_store_unit/dcache/dmem_write_data ;
  wire [31 : 0] \lm32_cpu/shifter/right_shift_result ;
  wire [30 : 30] \lm32_cpu/shifter/right_shift_operand ;
  wire [31 : 17] \lm32_cpu/multiplier/product ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/Msub_t_cy ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/Msub_t_lut ;
  wire [32 : 0] \lm32_cpu/mc_arithmetic/t ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/_n0129 ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/_n0160 ;
  wire [5 : 0] \lm32_cpu/mc_arithmetic/cycles ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/a ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/p ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/b ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/_n0107 ;
  wire [31 : 31] basesoc_timer0_zero_trigger_INV_176_o_8;
  wire [19 : 19] basesoc_done_9;
  wire [15 : 0] ddrphy_dq_o;
  VCC   XST_VCC (
    .P(basesoc_sdram_tccdcon_ready)
  );
  GND   XST_GND (
    .G(Mram_mem_27)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs0 (
    .C(sys_clk),
    .D(serial_rx_IBUF_0),
    .Q(xilinxmultiregimpl0_regs0_6)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_0 (
    .C(sys_clk),
    .D(switches[0]),
    .Q(xilinxmultiregimpl1_regs0[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_1 (
    .C(sys_clk),
    .D(switches[1]),
    .Q(xilinxmultiregimpl1_regs0[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_2 (
    .C(sys_clk),
    .D(switches[2]),
    .Q(xilinxmultiregimpl1_regs0[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_3 (
    .C(sys_clk),
    .D(switches[3]),
    .Q(xilinxmultiregimpl1_regs0[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs0_6),
    .Q(xilinxmultiregimpl0_regs1_12)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_0 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[0]),
    .Q(xilinxmultiregimpl1_regs1[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[1]),
    .Q(xilinxmultiregimpl1_regs1[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_2 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[2]),
    .Q(xilinxmultiregimpl1_regs1[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_3 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[3]),
    .Q(xilinxmultiregimpl1_regs1[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_r (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs1_12),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_r_14)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_0 (
    .C(sys_clk),
    .CE(_n5163_inv),
    .D(basesoc_uart_phy_rx_reg[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_1 (
    .C(sys_clk),
    .CE(_n5163_inv),
    .D(basesoc_uart_phy_rx_reg[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_2 (
    .C(sys_clk),
    .CE(_n5163_inv),
    .D(basesoc_uart_phy_rx_reg[3]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_3 (
    .C(sys_clk),
    .CE(_n5163_inv),
    .D(basesoc_uart_phy_rx_reg[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_4 (
    .C(sys_clk),
    .CE(_n5163_inv),
    .D(basesoc_uart_phy_rx_reg[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_5 (
    .C(sys_clk),
    .CE(_n5163_inv),
    .D(basesoc_uart_phy_rx_reg[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_6 (
    .C(sys_clk),
    .CE(_n5163_inv),
    .D(basesoc_uart_phy_rx_reg[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_7 (
    .C(sys_clk),
    .CE(_n5163_inv),
    .D(xilinxmultiregimpl0_regs1_12),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[7])
  );
  FD #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_cs_n (
    .C(sys_clk),
    .D(sys_rst),
    .Q(basesoc_sdram_dfi_p0_cs_n_310)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_rom_bus_ack (
    .C(sys_clk),
    .D(basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_508_o),
    .R(sys_rst),
    .Q(basesoc_rom_bus_ack_314)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_0 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[0]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_1 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[1]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_2 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[2]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_3 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[3]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_4 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[4]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_5 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[5]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_6 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[6]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_7 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[7]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_sink_ready (
    .C(sys_clk),
    .D(Mmux_GND_1_o_GND_1_o_MUX_261_o11),
    .R(sys_rst),
    .Q(basesoc_uart_phy_sink_ready_343)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_old_trigger (
    .C(sys_clk),
    .D(basesoc_uart_tx_trigger),
    .R(sys_rst),
    .Q(basesoc_uart_tx_old_trigger_411)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_zero_old_trigger (
    .C(sys_clk),
    .D(basesoc_timer0_zero_trigger),
    .R(sys_rst),
    .Q(basesoc_timer0_zero_old_trigger_445)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_old_trigger (
    .C(sys_clk),
    .D(basesoc_uart_rx_trigger),
    .R(sys_rst),
    .Q(basesoc_uart_rx_old_trigger_412)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_cas (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[2]_GND_1_o_equal_935_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_cas_515)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_done (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[2]_PWR_1_o_equal_936_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_done_517)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_wdata_ready (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin3_grant_OR_352_o),
    .R(sys_rst),
    .Q(new_master_wdata_ready_534)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid0 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin3_grant_OR_355_o),
    .R(sys_rst),
    .Q(new_master_rdata_valid0_533)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_0 (
    .C(sys_clk),
    .D(basesoc_slave_sel[0]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_1 (
    .C(sys_clk),
    .D(basesoc_slave_sel[1]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_2 (
    .C(sys_clk),
    .D(basesoc_slave_sel[2]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_3 (
    .C(sys_clk),
    .D(basesoc_slave_sel[3]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_4 (
    .C(sys_clk),
    .D(basesoc_slave_sel[4]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_sel_r (
    .C(sys_clk),
    .D(basesoc_csrbankarray_sel),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_sel_r_557)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[7])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_ras_n (
    .C(sys_clk),
    .D(array_muxed3_INV_209_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_ras_n_603)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_cas_n (
    .C(sys_clk),
    .D(array_muxed2_INV_208_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_cas_n_602)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_we_n (
    .C(sys_clk),
    .D(array_muxed4_INV_210_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_we_n_604)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_0 (
    .C(sys_clk),
    .CE(_n5197_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_925_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_1 (
    .C(sys_clk),
    .CE(_n5197_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_925_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_2 (
    .C(sys_clk),
    .CE(_n5197_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_925_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_3 (
    .C(sys_clk),
    .CE(_n5197_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_925_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_4 (
    .C(sys_clk),
    .CE(_n5197_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_925_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_5 (
    .C(sys_clk),
    .CE(_n5197_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_925_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_6 (
    .C(sys_clk),
    .CE(_n5197_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_925_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_counter[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_7 (
    .C(sys_clk),
    .CE(_n5197_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_925_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_counter[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_817)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_858)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_899)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_940)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_0 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_272_o),
    .D(basesoc_uart_phy_rx_reg[0]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_1 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_272_o),
    .D(basesoc_uart_phy_rx_reg[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_2 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_272_o),
    .D(basesoc_uart_phy_rx_reg[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_3 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_272_o),
    .D(basesoc_uart_phy_rx_reg[3]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_4 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_272_o),
    .D(basesoc_uart_phy_rx_reg[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_5 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_272_o),
    .D(basesoc_uart_phy_rx_reg[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_6 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_272_o),
    .D(basesoc_uart_phy_rx_reg[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_7 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_272_o),
    .D(basesoc_uart_phy_rx_reg[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_0 (
    .C(sys_clk),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_1 (
    .C(sys_clk),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_2 (
    .C(sys_clk),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_3 (
    .C(sys_clk),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_4 (
    .C(sys_clk),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_5 (
    .C(sys_clk),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_6 (
    .C(sys_clk),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_7 (
    .C(sys_clk),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0 (
    .C(sys_clk),
    .D(rhs_array_muxed32[0]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[0] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[1]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[1] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[2]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[2] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3 (
    .C(sys_clk),
    .D(rhs_array_muxed32[3]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[3] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4 (
    .C(sys_clk),
    .D(rhs_array_muxed32[4]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[4] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5 (
    .C(sys_clk),
    .D(rhs_array_muxed32[5]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[5] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_9 (
    .C(sys_clk),
    .D(rhs_array_muxed32[9]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[9] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_10 (
    .C(sys_clk),
    .D(rhs_array_muxed32[10]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[10] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_11 (
    .C(sys_clk),
    .D(rhs_array_muxed32[11]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[11] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_12 (
    .C(sys_clk),
    .D(rhs_array_muxed32[12]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[12] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_13 (
    .C(sys_clk),
    .D(rhs_array_muxed32[13]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[13] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_0 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_1 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_2 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_3 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_4 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_5 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_6 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_7 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_8 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_9 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_10 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_11 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_12 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_13 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_14 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_15 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_16 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_17 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_18 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_19 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_20 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_21 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_22 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_23 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_24 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_25 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_26 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_27 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_28 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_29 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_30 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_31 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[31])
  );
  FD   memadr_2_0 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[0] ),
    .Q(memadr_2[0])
  );
  FD   memadr_2_1 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[1] ),
    .Q(memadr_2[1])
  );
  FD   memadr_2_2 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[2] ),
    .Q(memadr_2[2])
  );
  FDE   memdat_3_0 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n3341[0]),
    .Q(memdat_3[0])
  );
  FDE   memdat_3_1 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n3341[1]),
    .Q(memdat_3[1])
  );
  FDE   memdat_3_2 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n3341[2]),
    .Q(memdat_3[2])
  );
  FDE   memdat_3_3 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n3341[3]),
    .Q(memdat_3[3])
  );
  FDE   memdat_3_4 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n3341[4]),
    .Q(memdat_3[4])
  );
  FDE   memdat_3_5 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n3341[5]),
    .Q(memdat_3[5])
  );
  FDE   memdat_3_6 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n3341[6]),
    .Q(memdat_3[6])
  );
  FDE   memdat_3_7 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n3341[7]),
    .Q(memdat_3[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_0 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_do),
    .R(sys_rst),
    .Q(dna_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_1 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[0]),
    .R(sys_rst),
    .Q(dna_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_2 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[1]),
    .R(sys_rst),
    .Q(dna_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_3 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[2]),
    .R(sys_rst),
    .Q(dna_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_4 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[3]),
    .R(sys_rst),
    .Q(dna_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_5 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[4]),
    .R(sys_rst),
    .Q(dna_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_6 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[5]),
    .R(sys_rst),
    .Q(dna_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_7 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[6]),
    .R(sys_rst),
    .Q(dna_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_8 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[7]),
    .R(sys_rst),
    .Q(dna_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_9 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[8]),
    .R(sys_rst),
    .Q(dna_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_10 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[9]),
    .R(sys_rst),
    .Q(dna_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_11 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[10]),
    .R(sys_rst),
    .Q(dna_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_12 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[11]),
    .R(sys_rst),
    .Q(dna_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_13 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[12]),
    .R(sys_rst),
    .Q(dna_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_14 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[13]),
    .R(sys_rst),
    .Q(dna_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_15 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[14]),
    .R(sys_rst),
    .Q(dna_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_16 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[15]),
    .R(sys_rst),
    .Q(dna_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_17 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[16]),
    .R(sys_rst),
    .Q(dna_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_18 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[17]),
    .R(sys_rst),
    .Q(dna_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_19 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[18]),
    .R(sys_rst),
    .Q(dna_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_20 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[19]),
    .R(sys_rst),
    .Q(dna_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_21 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[20]),
    .R(sys_rst),
    .Q(dna_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_22 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[21]),
    .R(sys_rst),
    .Q(dna_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_23 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[22]),
    .R(sys_rst),
    .Q(dna_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_24 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[23]),
    .R(sys_rst),
    .Q(dna_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_25 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[24]),
    .R(sys_rst),
    .Q(dna_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_26 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[25]),
    .R(sys_rst),
    .Q(dna_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_27 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[26]),
    .R(sys_rst),
    .Q(dna_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_28 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[27]),
    .R(sys_rst),
    .Q(dna_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_29 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[28]),
    .R(sys_rst),
    .Q(dna_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_30 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[29]),
    .R(sys_rst),
    .Q(dna_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_31 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[30]),
    .R(sys_rst),
    .Q(dna_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_32 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[31]),
    .R(sys_rst),
    .Q(dna_status[32])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_33 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[32]),
    .R(sys_rst),
    .Q(dna_status[33])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_34 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[33]),
    .R(sys_rst),
    .Q(dna_status[34])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_35 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[34]),
    .R(sys_rst),
    .Q(dna_status[35])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_36 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[35]),
    .R(sys_rst),
    .Q(dna_status[36])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_37 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[36]),
    .R(sys_rst),
    .Q(dna_status[37])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_38 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[37]),
    .R(sys_rst),
    .Q(dna_status[38])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_39 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[38]),
    .R(sys_rst),
    .Q(dna_status[39])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_40 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[39]),
    .R(sys_rst),
    .Q(dna_status[40])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_41 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[40]),
    .R(sys_rst),
    .Q(dna_status[41])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_42 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[41]),
    .R(sys_rst),
    .Q(dna_status[42])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_43 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[42]),
    .R(sys_rst),
    .Q(dna_status[43])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_44 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[43]),
    .R(sys_rst),
    .Q(dna_status[44])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_45 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[44]),
    .R(sys_rst),
    .Q(dna_status[45])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_46 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[45]),
    .R(sys_rst),
    .Q(dna_status[46])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_47 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[46]),
    .R(sys_rst),
    .Q(dna_status[47])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_48 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[47]),
    .R(sys_rst),
    .Q(dna_status[48])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_49 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[48]),
    .R(sys_rst),
    .Q(dna_status[49])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_50 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[49]),
    .R(sys_rst),
    .Q(dna_status[50])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_51 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[50]),
    .R(sys_rst),
    .Q(dna_status[51])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_52 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[51]),
    .R(sys_rst),
    .Q(dna_status[52])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_53 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[52]),
    .R(sys_rst),
    .Q(dna_status[53])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_54 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[53]),
    .R(sys_rst),
    .Q(dna_status[54])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_55 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[54]),
    .R(sys_rst),
    .Q(dna_status[55])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_56 (
    .C(sys_clk),
    .CE(_n5183_inv),
    .D(dna_status[55]),
    .R(sys_rst),
    .Q(dna_status[56])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_30_977)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(leds_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(leds_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(leds_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(leds_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(leds_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(leds_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(leds_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(leds_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_31_976)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_29_978)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_27_979)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_23_982)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_26_980)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_24_981)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_22_983)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_19_984)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_15_987)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_17_985)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_16_986)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_13_988)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_11_989)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_2_992)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_8_990)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_7_991)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_1_993)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_0_994)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_address_storage_full_12_1005)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_address_storage_full_11_1006)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_address_storage_full_10_1007)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_address_storage_full_9_1008)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_address_storage_full_8_1009)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_eventmanager_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_ev_enable0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_uart_eventmanager_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_eventmanager_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_ev_enable0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_eventmanager_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_23_1021)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_21_1022)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_13_1025)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_16_1023)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_15_1024)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_28_1064)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_20_1067)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_25_1065)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_21_1066)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_18_1068)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_14_1069)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_9_1072)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_12_1070)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_10_1071)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_6_1073)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_5_1074)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_22_1077)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_4_1075)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_3_1076)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_20_1078)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_19_1079)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_14_1082)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_18_1080)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_17_1081)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_12_1083)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_11_1084)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[0]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_8_1087)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_10_1085)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_9_1086)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_wrdata_storage_full_8_1156)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_wrdata_storage_full_9_1155)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_wrdata_storage_full_10_1154)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_wrdata_storage_full_11_1153)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_wrdata_storage_full_12_1152)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_wrdata_storage_full_13_1151)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_wrdata_storage_full_14_1150)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_wrdata_storage_full_15_1149)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_24_1172)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_25_1171)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_26_1170)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_27_1169)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_28_1168)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_29_1167)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_30_1166)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_31_1165)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_16_1180)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_17_1179)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_18_1178)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_19_1177)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_20_1176)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_21_1175)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_22_1174)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_23_1173)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_24_1204)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_25_1203)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_26_1202)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_27_1201)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_28_1200)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_29_1199)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_30_1198)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_31_1197)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_8_1188)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_9_1187)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_10_1186)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_11_1185)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_12_1184)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_13_1183)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_14_1182)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_15_1181)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_16_1212)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_17_1211)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_18_1210)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_19_1209)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_20_1208)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_21_1207)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_22_1206)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_23_1205)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_8_1220)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_9_1219)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_10_1218)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_11_1217)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_12_1216)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_13_1215)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_14_1214)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_15_1213)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_24_1236)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_25_1235)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_26_1234)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_27_1233)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_28_1232)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_29_1231)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_30_1230)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_31_1229)
  );
  FDE   memdat_1_0 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n3340[0]),
    .Q(memdat_1[0])
  );
  FDE   memdat_1_1 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n3340[1]),
    .Q(memdat_1[1])
  );
  FDE   memdat_1_2 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n3340[2]),
    .Q(memdat_1[2])
  );
  FDE   memdat_1_3 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n3340[3]),
    .Q(memdat_1[3])
  );
  FDE   memdat_1_4 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n3340[4]),
    .Q(memdat_1[4])
  );
  FDE   memdat_1_5 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n3340[5]),
    .Q(memdat_1[5])
  );
  FDE   memdat_1_6 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n3340[6]),
    .Q(memdat_1[6])
  );
  FDE   memdat_1_7 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n3340[7]),
    .Q(memdat_1[7])
  );
  FDR   sdram_cke_387 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_cke),
    .R(sys_rst),
    .Q(sdram_cke_OBUF_494)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_8 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_9 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_10 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_11 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_12 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_13 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_14 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_15 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_16 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_17 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_18 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_19 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_20 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_21 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_22 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_23 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_24 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_25 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_26 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_27 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_28 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_29 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_30 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_31 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_uart_clk_txen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0006_MUX_262_o),
    .R(sys_rst),
    .Q(basesoc_uart_phy_uart_clk_txen_376)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_uart_clk_rxen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0008_MUX_273_o),
    .R(sys_rst),
    .Q(basesoc_uart_phy_uart_clk_rxen_410)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_0 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_1 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_2 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_3 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_4 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_5 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_6 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_7 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_8 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_9 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_10 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_11 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_12 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_13 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_14 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_15 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_16 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_17 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_18 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_19 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_20 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_21 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_22 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_23 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_24 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_25 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_26 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_27 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_28 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_29 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_30 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_31 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_0 (
    .C(sys_clk),
    .CE(_n5134_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_1 (
    .C(sys_clk),
    .CE(_n5134_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_2 (
    .C(sys_clk),
    .CE(_n5134_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_3 (
    .C(sys_clk),
    .CE(_n5134_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_4 (
    .C(sys_clk),
    .CE(_n5134_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_5 (
    .C(sys_clk),
    .CE(_n5134_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_6 (
    .C(sys_clk),
    .CE(_n5134_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_7 (
    .C(sys_clk),
    .CE(_n5134_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_0 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N237),
    .R(sys_rst),
    .Q(spiflash_dqi[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_1 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N236),
    .R(sys_rst),
    .Q(spiflash_dqi[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_0 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_1 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_2 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_3 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_4 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_5 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_6 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_7 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_8 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[8]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_9 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[9]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_10 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[10]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_11 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[11]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_12 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[12]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_13 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[13]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_14 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[14]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_15 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[15]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_16 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[16]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_17 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[17]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_18 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[18]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_19 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[19]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_20 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[20]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_21 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[21]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_22 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[22]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_23 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[23]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_24 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[24]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_25 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[25]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_26 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[26]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_27 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[27]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_28 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[28]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_29 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[29]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_30 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[30]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_31 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[31]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_wrdata_en (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata_en),
    .R(sys_rst),
    .Q(ddrphy_wrdata_en_512)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_en_3 (
    .C(sys_clk),
    .D(ddrphy_rddata_en[2]),
    .R(sys_rst),
    .Q(ddrphy_rddata_en[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_valid (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_272_o),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_valid_377)
  );
  FDR   sdram_dm_0 (
    .C(sys_clk),
    .D(\GND_1_o_ddrphy_dfi_p0_wrdata_mask[1]_mux_926_OUT<0> ),
    .R(sys_rst),
    .Q(sdram_dm_0_495)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_0 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_1 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_sr[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_2 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_sr[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_3 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_sr[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_4 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_sr[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_5 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_sr[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_6 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_sr[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_7 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_sr[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_8 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_403_o ),
    .R(sys_rst),
    .Q(spiflash_sr[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_9 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_402_o ),
    .R(sys_rst),
    .Q(spiflash_sr[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_10 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_401_o ),
    .R(sys_rst),
    .Q(spiflash_sr[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_11 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_400_o ),
    .R(sys_rst),
    .Q(spiflash_sr[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_12 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_399_o ),
    .R(sys_rst),
    .Q(spiflash_sr[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_13 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_398_o ),
    .R(sys_rst),
    .Q(spiflash_sr[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_14 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_397_o ),
    .R(sys_rst),
    .Q(spiflash_sr[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_15 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_396_o ),
    .R(sys_rst),
    .Q(spiflash_sr[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_16 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_395_o ),
    .R(sys_rst),
    .Q(spiflash_sr[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_17 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_394_o ),
    .R(sys_rst),
    .Q(spiflash_sr[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_18 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_393_o ),
    .R(sys_rst),
    .Q(spiflash_sr[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_19 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_392_o ),
    .R(sys_rst),
    .Q(spiflash_sr[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_20 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_391_o ),
    .R(sys_rst),
    .Q(spiflash_sr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_21 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_390_o ),
    .R(sys_rst),
    .Q(spiflash_sr[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_22 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_389_o ),
    .R(sys_rst),
    .Q(spiflash_sr[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_23 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_388_o ),
    .R(sys_rst),
    .Q(spiflash_sr[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_24 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_387_o ),
    .R(sys_rst),
    .Q(spiflash_sr[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_25 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_386_o ),
    .R(sys_rst),
    .Q(spiflash_sr[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_26 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_385_o ),
    .R(sys_rst),
    .Q(spiflash_sr[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_27 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_384_o ),
    .R(sys_rst),
    .Q(spiflash_sr[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_28 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_383_o ),
    .R(sys_rst),
    .Q(spiflash_sr[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_29 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_382_o ),
    .R(sys_rst),
    .Q(spiflash_sr[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_30 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_381_o ),
    .R(sys_rst),
    .Q(spiflash_sr[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_31 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_380_o ),
    .R(sys_rst),
    .Q(spiflash_sr[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1085_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1085_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1085_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1085_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_818)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_859)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_900)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_941)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_0 (
    .C(sys_ps_clk),
    .D(N253),
    .Q(ddrphy_dq_in[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_1 (
    .C(sys_ps_clk),
    .D(N252),
    .Q(ddrphy_dq_in[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_2 (
    .C(sys_ps_clk),
    .D(N251),
    .Q(ddrphy_dq_in[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_3 (
    .C(sys_ps_clk),
    .D(N250),
    .Q(ddrphy_dq_in[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_4 (
    .C(sys_ps_clk),
    .D(N249),
    .Q(ddrphy_dq_in[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_5 (
    .C(sys_ps_clk),
    .D(N248),
    .Q(ddrphy_dq_in[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_6 (
    .C(sys_ps_clk),
    .D(N247),
    .Q(ddrphy_dq_in[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_7 (
    .C(sys_ps_clk),
    .D(N246),
    .Q(ddrphy_dq_in[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_8 (
    .C(sys_ps_clk),
    .D(N245),
    .Q(ddrphy_dq_in[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_9 (
    .C(sys_ps_clk),
    .D(N244),
    .Q(ddrphy_dq_in[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_10 (
    .C(sys_ps_clk),
    .D(N243),
    .Q(ddrphy_dq_in[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_11 (
    .C(sys_ps_clk),
    .D(N242),
    .Q(ddrphy_dq_in[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_12 (
    .C(sys_ps_clk),
    .D(N2411),
    .Q(ddrphy_dq_in[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_13 (
    .C(sys_ps_clk),
    .D(N240),
    .Q(ddrphy_dq_in[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_14 (
    .C(sys_ps_clk),
    .D(N239),
    .Q(ddrphy_dq_in[14])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_15 (
    .C(sys_ps_clk),
    .D(N238),
    .Q(ddrphy_dq_in[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_0 (
    .C(sys_clk),
    .D(ddrphy_dq_in[0]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_1 (
    .C(sys_clk),
    .D(ddrphy_dq_in[1]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_2 (
    .C(sys_clk),
    .D(ddrphy_dq_in[2]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_3 (
    .C(sys_clk),
    .D(ddrphy_dq_in[3]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_4 (
    .C(sys_clk),
    .D(ddrphy_dq_in[4]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_5 (
    .C(sys_clk),
    .D(ddrphy_dq_in[5]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_6 (
    .C(sys_clk),
    .D(ddrphy_dq_in[6]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_7 (
    .C(sys_clk),
    .D(ddrphy_dq_in[7]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_8 (
    .C(sys_clk),
    .D(ddrphy_dq_in[8]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_9 (
    .C(sys_clk),
    .D(ddrphy_dq_in[9]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_10 (
    .C(sys_clk),
    .D(ddrphy_dq_in[10]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_11 (
    .C(sys_clk),
    .D(ddrphy_dq_in[11]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_12 (
    .C(sys_clk),
    .D(ddrphy_dq_in[12]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_13 (
    .C(sys_clk),
    .D(ddrphy_dq_in[13]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_14 (
    .C(sys_clk),
    .D(ddrphy_dq_in[14]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_15 (
    .C(sys_clk),
    .D(ddrphy_dq_in[15]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_status[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_0 (
    .C(sys_clk),
    .D(array_muxed0[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_1 (
    .C(sys_clk),
    .D(array_muxed0[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[1])
  );
  FDR   sdram_ba_0 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_bank[0]),
    .R(sys_rst),
    .Q(sdram_ba_0_493)
  );
  FDR   sdram_ba_1 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_bank[1]),
    .R(sys_rst),
    .Q(sdram_ba_1_492)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_0 (
    .C(sys_clk),
    .D(array_muxed1[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_1 (
    .C(sys_clk),
    .D(array_muxed1[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_2 (
    .C(sys_clk),
    .D(array_muxed1[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_3 (
    .C(sys_clk),
    .D(array_muxed1[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_4 (
    .C(sys_clk),
    .D(array_muxed1[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_5 (
    .C(sys_clk),
    .D(array_muxed1[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_6 (
    .C(sys_clk),
    .D(array_muxed1[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_7 (
    .C(sys_clk),
    .D(array_muxed1[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_8 (
    .C(sys_clk),
    .D(array_muxed1[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_9 (
    .C(sys_clk),
    .D(array_muxed1[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_10 (
    .C(sys_clk),
    .D(array_muxed1[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_11 (
    .C(sys_clk),
    .D(array_muxed1[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_12 (
    .C(sys_clk),
    .D(array_muxed1[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[12])
  );
  FDR   sdram_a_0 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_address[0]),
    .R(sys_rst),
    .Q(sdram_a_0_491)
  );
  FDR   sdram_a_1 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_address[1]),
    .R(sys_rst),
    .Q(sdram_a_1_490)
  );
  FDR   sdram_a_2 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_address[2]),
    .R(sys_rst),
    .Q(sdram_a_2_489)
  );
  FDR   sdram_a_3 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_address[3]),
    .R(sys_rst),
    .Q(sdram_a_3_488)
  );
  FDR   sdram_a_4 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_address[4]),
    .R(sys_rst),
    .Q(sdram_a_4_487)
  );
  FDR   sdram_a_5 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_address[5]),
    .R(sys_rst),
    .Q(sdram_a_5_486)
  );
  FDR   sdram_a_6 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_address[6]),
    .R(sys_rst),
    .Q(sdram_a_6_485)
  );
  FDR   sdram_a_7 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_address[7]),
    .R(sys_rst),
    .Q(sdram_a_7_484)
  );
  FDR   sdram_a_8 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_address[8]),
    .R(sys_rst),
    .Q(sdram_a_8_483)
  );
  FDR   sdram_a_9 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_address[9]),
    .R(sys_rst),
    .Q(sdram_a_9_482)
  );
  FDR   sdram_a_10 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_address[10]),
    .R(sys_rst),
    .Q(sdram_a_10_481)
  );
  FDR   sdram_a_11 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_address[11]),
    .R(sys_rst),
    .Q(sdram_a_11_480)
  );
  FDR   sdram_a_12 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_address[12]),
    .R(sys_rst),
    .Q(sdram_a_12_479)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<0>  (
    .CI(basesoc_sdram_timer_done),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<0>  (
    .CI(basesoc_sdram_timer_done),
    .LI(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count1)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<3>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[3]),
    .I2(Mram_mem_27),
    .O(Mcount_basesoc_sdram_timer_count_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<4>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[4]),
    .I2(basesoc_sdram_tccdcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<5>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[5]),
    .I2(basesoc_sdram_tccdcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<6>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[6]),
    .I2(basesoc_sdram_tccdcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<7>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[7]),
    .I2(Mram_mem_27),
    .O(Mcount_basesoc_sdram_timer_count_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<8>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[8]),
    .I2(Mram_mem_27),
    .O(Mcount_basesoc_sdram_timer_count_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<8>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[8]),
    .O(Mcount_basesoc_sdram_timer_count_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<8>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[7]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[8]),
    .O(Mcount_basesoc_sdram_timer_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<9>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[9]),
    .I2(basesoc_sdram_tccdcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[9])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<9>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[8]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[9]),
    .O(Mcount_basesoc_sdram_timer_count9)
  );
  MUXCY   \Mcount_basesoc_count_cy<0>  (
    .CI(basesoc_wait_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count_cy[0])
  );
  XORCY   \Mcount_basesoc_count_xor<0>  (
    .CI(basesoc_wait_inv),
    .LI(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count)
  );
  MUXCY   \Mcount_basesoc_count_cy<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count_cy[1])
  );
  XORCY   \Mcount_basesoc_count_xor<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .LI(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count1)
  );
  MUXCY   \Mcount_basesoc_count_cy<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count_cy[2])
  );
  XORCY   \Mcount_basesoc_count_xor<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .LI(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count2)
  );
  MUXCY   \Mcount_basesoc_count_cy<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count_cy[3])
  );
  XORCY   \Mcount_basesoc_count_xor<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .LI(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count3)
  );
  MUXCY   \Mcount_basesoc_count_cy<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count_cy[4])
  );
  XORCY   \Mcount_basesoc_count_xor<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .LI(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count4)
  );
  MUXCY   \Mcount_basesoc_count_cy<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count_cy[5])
  );
  XORCY   \Mcount_basesoc_count_xor<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .LI(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count5)
  );
  MUXCY   \Mcount_basesoc_count_cy<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count_cy[6])
  );
  XORCY   \Mcount_basesoc_count_xor<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .LI(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count6)
  );
  MUXCY   \Mcount_basesoc_count_cy<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count_cy[7])
  );
  XORCY   \Mcount_basesoc_count_xor<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .LI(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count7)
  );
  MUXCY   \Mcount_basesoc_count_cy<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count_cy[8])
  );
  XORCY   \Mcount_basesoc_count_xor<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .LI(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count8)
  );
  MUXCY   \Mcount_basesoc_count_cy<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count_cy[9])
  );
  XORCY   \Mcount_basesoc_count_xor<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .LI(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count9)
  );
  MUXCY   \Mcount_basesoc_count_cy<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count_cy[10])
  );
  XORCY   \Mcount_basesoc_count_xor<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .LI(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count10)
  );
  MUXCY   \Mcount_basesoc_count_cy<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count_cy[11])
  );
  XORCY   \Mcount_basesoc_count_xor<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .LI(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count11)
  );
  MUXCY   \Mcount_basesoc_count_cy<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count_cy[12])
  );
  XORCY   \Mcount_basesoc_count_xor<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .LI(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count12)
  );
  MUXCY   \Mcount_basesoc_count_cy<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count_cy[13])
  );
  XORCY   \Mcount_basesoc_count_xor<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .LI(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count13)
  );
  MUXCY   \Mcount_basesoc_count_cy<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count_cy[14])
  );
  XORCY   \Mcount_basesoc_count_xor<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .LI(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count14)
  );
  MUXCY   \Mcount_basesoc_count_cy<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count_cy[15])
  );
  XORCY   \Mcount_basesoc_count_xor<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .LI(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count15)
  );
  MUXCY   \Mcount_basesoc_count_cy<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count_cy[16])
  );
  XORCY   \Mcount_basesoc_count_xor<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .LI(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count16)
  );
  MUXCY   \Mcount_basesoc_count_cy<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count_cy[17])
  );
  XORCY   \Mcount_basesoc_count_xor<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .LI(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count17)
  );
  MUXCY   \Mcount_basesoc_count_cy<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count_cy[18])
  );
  XORCY   \Mcount_basesoc_count_xor<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .LI(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count18)
  );
  XORCY   \Mcount_basesoc_count_xor<19>  (
    .CI(Mcount_basesoc_count_cy[18]),
    .LI(Mcount_basesoc_count_lut[19]),
    .O(Mcount_basesoc_count19)
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage3 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[2]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage3_SPO_UNCONNECTED),
    .DPO(_n3340[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage1 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[0]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage1_SPO_UNCONNECTED),
    .DPO(_n3340[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage2 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[1]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage2_SPO_UNCONNECTED),
    .DPO(_n3340[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage6 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[5]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage6_SPO_UNCONNECTED),
    .DPO(_n3340[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage4 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[3]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage4_SPO_UNCONNECTED),
    .DPO(_n3340[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage5 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[4]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage5_SPO_UNCONNECTED),
    .DPO(_n3340[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage7 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[6]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage7_SPO_UNCONNECTED),
    .DPO(_n3340[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage8 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[7]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage8_SPO_UNCONNECTED),
    .DPO(_n3340[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_12 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[1]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_12_SPO_UNCONNECTED),
    .DPO(_n3341[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_11 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[0]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_11_SPO_UNCONNECTED),
    .DPO(_n3341[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_15 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[4]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_15_SPO_UNCONNECTED),
    .DPO(_n3341[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_13 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[2]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_13_SPO_UNCONNECTED),
    .DPO(_n3341[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_14 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[3]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_14_SPO_UNCONNECTED),
    .DPO(_n3341[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_18 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[7]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_18_SPO_UNCONNECTED),
    .DPO(_n3341[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_16 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[5]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_16_SPO_UNCONNECTED),
    .DPO(_n3341[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_17 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[6]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_17_SPO_UNCONNECTED),
    .DPO(_n3341[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_21 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_21_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_31 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_31_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_41 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_41_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_51 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_51_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_22 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_22_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_25 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_25_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_23 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_23_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_24 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_24_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_28 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_28_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_26 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_26_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_27 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_27_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_211 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_211_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_29 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_29_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_210 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[8] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_210_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_214 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_214_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_212 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_212_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_213 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_213_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_217 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_217_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_215 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_215_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_216 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_216_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_220 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_220_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_218 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_218_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_219 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_219_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_223 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_223_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[22])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_221 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_221_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_222 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_222_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_34 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_34_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_32 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_32_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_33 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_33_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_37 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_37_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_35 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_35_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_36 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_36_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_310 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[8] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_310_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_38 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_38_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_39 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_39_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_313 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_313_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_311 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_311_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_312 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_312_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_316 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_316_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_314 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_314_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_315 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_315_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_319 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_319_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_317 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_317_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_318 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_318_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_322 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_322_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_320 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_320_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_321 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_321_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_323 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .SPO(NLW_Mram_storage_323_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[22])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_43 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_43_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_42 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_42_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_46 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_46_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_44 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_44_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_45 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_45_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_49 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_49_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_47 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_47_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_48 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_48_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_412 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_412_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_410 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[8] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_410_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_411 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_411_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_415 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_415_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_413 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_413_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_414 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_414_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_418 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_418_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_416 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_416_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_417 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_417_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_421 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_421_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_419 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_419_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_420 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_420_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_422 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_422_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_423 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .SPO(NLW_Mram_storage_423_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[22])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_52 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_52_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_55 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_55_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_53 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_53_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_54 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_54_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_58 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_58_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_56 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_56_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_57 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_57_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_511 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_511_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_59 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_59_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_510 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[8] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_510_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_514 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_514_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_512 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_512_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_513 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_513_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_517 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_517_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_515 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_515_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_516 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_516_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_520 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_520_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_518 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_518_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_519 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_519_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_523 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_523_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[22])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_521 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_521_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_522 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mram_mem_27),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mram_mem_27),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_522_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd3_645)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd2-In_1949 ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd2_648)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd2_644)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd1-In_1948 ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd1_643)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd1_647)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_i1_0 (
    .C(sys_clk),
    .D(Mcount_spiflash_i1),
    .R(sys_rst),
    .Q(spiflash_i1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_2 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_0 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_1 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_3 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count3),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[3])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_4 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count4),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_7 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count7),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[7])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_5 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count5),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[5])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_6 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count6),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_8 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count8),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[8])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_9 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count9),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_0 (
    .C(sys_clk),
    .CE(_n5142_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_1 (
    .C(sys_clk),
    .CE(_n5142_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount1),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_2 (
    .C(sys_clk),
    .CE(_n5142_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount2),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_3 (
    .C(sys_clk),
    .CE(_n5142_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount3),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_0 (
    .C(sys_clk),
    .CE(_n5125_inv),
    .D(Mcount_basesoc_counter),
    .R(sys_rst),
    .Q(basesoc_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_1 (
    .C(sys_clk),
    .CE(_n5125_inv),
    .D(Mcount_basesoc_counter1),
    .R(sys_rst),
    .Q(basesoc_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_0 (
    .C(sys_clk),
    .CE(_n5137_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_1 (
    .C(sys_clk),
    .CE(_n5137_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount1),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_2 (
    .C(sys_clk),
    .CE(_n5137_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount2),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_3 (
    .C(sys_clk),
    .CE(_n5137_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount3),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_0 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(Result[0]),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_1 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(Result[1]),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_2 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(Result[2]),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_3 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(Result[3]),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_0 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<0>1 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_1 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<1>1 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_2 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<2>1 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_3 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<3>1 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n5170_inv),
    .D(\Result<0>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n5170_inv),
    .D(\Result<1>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n5170_inv),
    .D(\Result<2>2_2008 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n5170_inv),
    .D(\Result<3>2_2009 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n5170_inv),
    .D(Result[4]),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_0 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<0>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_1 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<1>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_2 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<2>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_3 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<3>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_0 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<0>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_1 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<1>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_2 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<2>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_3 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<3>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n5177_inv),
    .D(\Result<0>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n5177_inv),
    .D(\Result<1>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n5177_inv),
    .D(\Result<2>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n5177_inv),
    .D(\Result<3>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n5177_inv),
    .D(\Result<4>1 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_0 (
    .C(sys_clk),
    .CE(_n5201_inv),
    .D(Mcount_basesoc_sdram_generator_counter),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_1 (
    .C(sys_clk),
    .CE(_n5201_inv),
    .D(Mcount_basesoc_sdram_generator_counter1),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_2 (
    .C(sys_clk),
    .CE(_n5201_inv),
    .D(Mcount_basesoc_sdram_generator_counter2),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_0 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_902_o ),
    .D(\Result<0>6 ),
    .R(sys_rst),
    .Q(dna_cnt[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_1 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_902_o ),
    .D(\Result<1>6 ),
    .R(sys_rst),
    .Q(dna_cnt[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_2 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_902_o ),
    .D(\Result<2>6 ),
    .R(sys_rst),
    .Q(dna_cnt[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_3 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_902_o ),
    .D(\Result<3>6 ),
    .R(sys_rst),
    .Q(dna_cnt[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_4 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_902_o ),
    .D(\Result<4>2 ),
    .R(sys_rst),
    .Q(dna_cnt[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_5 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_902_o ),
    .D(Result[5]),
    .R(sys_rst),
    .Q(dna_cnt[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_6 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_902_o ),
    .D(Result[6]),
    .R(sys_rst),
    .Q(dna_cnt[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>7 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>7 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>7 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<0>8 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<1>8 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<2>8 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n5212_inv),
    .D(\Result<0>9 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n5212_inv),
    .D(\Result<1>9 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n5212_inv),
    .D(\Result<2>9 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n5212_inv),
    .D(\Result<3>7 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<0>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<1>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<2>11_2056 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .D(\Result<0>10 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .D(\Result<1>10 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .D(\Result<2>10 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n5226_inv),
    .D(\Result<0>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n5226_inv),
    .D(\Result<1>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n5226_inv),
    .D(\Result<2>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n5226_inv),
    .D(\Result<3>8 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .D(\Result<0>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .D(\Result<1>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .D(\Result<2>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n5240_inv),
    .D(\Result<0>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n5240_inv),
    .D(\Result<1>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n5240_inv),
    .D(\Result<2>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n5240_inv),
    .D(\Result<3>9 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<0>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<1>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<2>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<0>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<1>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<2>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n5254_inv),
    .D(\Result<0>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n5254_inv),
    .D(\Result<1>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n5254_inv),
    .D(\Result<2>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n5254_inv),
    .D(\Result<3>10 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_0 (
    .C(sys_clk),
    .CE(_n5259_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_1 (
    .C(sys_clk),
    .CE(_n5259_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_2 (
    .C(sys_clk),
    .CE(_n5259_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_0 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(\Result<0>19 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_1 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(\Result<1>19 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_2 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(\Result<2>19 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_3 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(\Result<3>11_2092 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_4 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(\Result<4>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_5 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(\Result<5>1_2094 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_6 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(\Result<6>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_7 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_8 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[8]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_9 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[9]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_10 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[10]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_11 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[11]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_12 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[12]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_13 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[13]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_14 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[14]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_15 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[15]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_16 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[16]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_17 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[17]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_18 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[18]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_19 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[19]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_20 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[20]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_21 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[21]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_22 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[22]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_23 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[23]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_24 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[24]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_25 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[25]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_26 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[26]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_27 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[27]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_28 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[28]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_29 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[29]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_30 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[30]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_31 (
    .C(sys_clk),
    .CE(_n5405_inv),
    .D(Result[31]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count),
    .R(sys_rst),
    .Q(basesoc_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count3),
    .R(sys_rst),
    .Q(basesoc_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count1),
    .R(sys_rst),
    .Q(basesoc_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count2),
    .R(sys_rst),
    .Q(basesoc_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count4),
    .R(sys_rst),
    .Q(basesoc_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count5),
    .R(sys_rst),
    .Q(basesoc_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count8),
    .R(sys_rst),
    .Q(basesoc_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count6),
    .S(sys_rst),
    .Q(basesoc_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count7),
    .R(sys_rst),
    .Q(basesoc_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count9),
    .S(sys_rst),
    .Q(basesoc_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count10),
    .R(sys_rst),
    .Q(basesoc_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count13),
    .R(sys_rst),
    .Q(basesoc_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count11),
    .R(sys_rst),
    .Q(basesoc_count[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count12),
    .R(sys_rst),
    .Q(basesoc_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count14),
    .S(sys_rst),
    .Q(basesoc_count[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count15),
    .R(sys_rst),
    .Q(basesoc_count[15])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count18),
    .S(sys_rst),
    .Q(basesoc_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count16),
    .S(sys_rst),
    .Q(basesoc_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count17),
    .S(sys_rst),
    .Q(basesoc_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count19),
    .S(sys_rst),
    .Q(basesoc_count[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_621)
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd1_622)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd3_1466)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd2_2479)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd1_646)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd2_629)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd3-In_2624 ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd3_632)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd1-In_2626 ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd1_628)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd3-In_2627 ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd3_636)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd3-In_2630 ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd3_640)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd2_634)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd1-In_2629 ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd1_633)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd2_638)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd1-In_2632 ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd1_637)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd3-In_2635 ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd3_627)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd2_642)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd1_641)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_624)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd1-In_2637 ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd1_623)
  );
  FD   inst_LPM_FF_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[9]),
    .Q(inst_LPM_FF_2_2473)
  );
  FD   inst_LPM_FF_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[10]),
    .Q(inst_LPM_FF_1_2474)
  );
  FD   inst_LPM_FF_0 (
    .C(sys_clk),
    .D(rhs_array_muxed32[11]),
    .Q(inst_LPM_FF_0_2475)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mram_mem_27),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<0>_rt_6882 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<0>_2638 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<0>_rt_6882 ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<0> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<1>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<0>_2638 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<1> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<1>_2640 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<1>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<0>_2638 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<1> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<1> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<2>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<1>_2640 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<2> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<2>_2642 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<2>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<1>_2640 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<2> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<2> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<3>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<2>_2642 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<3> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<3>_2644 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<3>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<2>_2642 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<3> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<3> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<4>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<3>_2644 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<4> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<4>_2646 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<4>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<3>_2644 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<4> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<4> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<5>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<4>_2646 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<5> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<5>_2648 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<5>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<4>_2646 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<5> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<5> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<6>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<5>_2648 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<6> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<6>_2650 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<6>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<5>_2648 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<6> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<6> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<7>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<6>_2650 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<7> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<7>_2652 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<7>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<6>_2650 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<7> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<7> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<8>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<7>_2652 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<8> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<8>_2654 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<8>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<7>_2652 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<8> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<8> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<9>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<8>_2654 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<9> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<9>_2656 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<9>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<8>_2654 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<9> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<9> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<10>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<9>_2656 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<10> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<10>_2658 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<10>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<9>_2656 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<10> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<10> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<11>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<10>_2658 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<11> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<11>_2660 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<11>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<10>_2658 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<11> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<11> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<12>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<11>_2660 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<12> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<12>_2662 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<12>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<11>_2660 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<12> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<12> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<13>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<12>_2662 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<13> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<13>_2664 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<13>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<12>_2662 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<13> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<13> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<14>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<13>_2664 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<14> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<14>_2666 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<14>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<13>_2664 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<14> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<14> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<15>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<14>_2666 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<15> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<15>_2668 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<15>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<14>_2666 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<15> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<15> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<16>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<15>_2668 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<16> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<16>_2670 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<16>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<15>_2668 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<16> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<16> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<17>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<16>_2670 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<17> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<17>_2672 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<17>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<16>_2670 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<17> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<17> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<18>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<17>_2672 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<18> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<18>_2674 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<18>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<17>_2672 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<18> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<18> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<19>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<18>_2674 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<19> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<19>_2676 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<19>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<18>_2674 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<19> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<19> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<20>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<19>_2676 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<20> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<20>_2678 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<20>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<19>_2676 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<20> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<20> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<21>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<20>_2678 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<21> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<21>_2680 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<21>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<20>_2678 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<21> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<21> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<22>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<21>_2680 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<22> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<22>_2682 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<22>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<21>_2680 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<22> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<22> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<23>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<22>_2682 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<23> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<23>_2684 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<23>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<22>_2682 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<23> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<23> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<24>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<23>_2684 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<24> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<24>_2686 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<24>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<23>_2684 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<24> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<24> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<25>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<24>_2686 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<25> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<25>_2688 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<25>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<24>_2686 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<25> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<25> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<26>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<25>_2688 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<26> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<26>_2690 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<26>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<25>_2688 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<26> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<26> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<27>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<26>_2690 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<27> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<27>_2692 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<27>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<26>_2690 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<27> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<27> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<28>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<27>_2692 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<28> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<28>_2694 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<28>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<27>_2692 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<28> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<28> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<29>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<28>_2694 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<29> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<29>_2696 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<29>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<28>_2694 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<29> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<29> )
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<30>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<29>_2696 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<30> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<30>_2698 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<30>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<29>_2696 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<30> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<30> )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_xor<31>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<30>_2698 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<31> ),
    .O(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_row[2]),
    .I1(basesoc_sdram_bankmachine0_row[1]),
    .I2(basesoc_sdram_bankmachine0_row[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_row[5]),
    .I1(basesoc_sdram_bankmachine0_row[4]),
    .I2(basesoc_sdram_bankmachine0_row[3]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0]),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_row[8]),
    .I1(basesoc_sdram_bankmachine0_row[7]),
    .I2(basesoc_sdram_bankmachine0_row[6]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1]),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_row[11]),
    .I1(basesoc_sdram_bankmachine0_row[10]),
    .I2(basesoc_sdram_bankmachine0_row[9]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2]),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_row[12]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3]),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine0_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_row[2]),
    .I1(basesoc_sdram_bankmachine1_row[1]),
    .I2(basesoc_sdram_bankmachine1_row[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_row[5]),
    .I1(basesoc_sdram_bankmachine1_row[4]),
    .I2(basesoc_sdram_bankmachine1_row[3]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0]),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_row[8]),
    .I1(basesoc_sdram_bankmachine1_row[7]),
    .I2(basesoc_sdram_bankmachine1_row[6]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1]),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_row[11]),
    .I1(basesoc_sdram_bankmachine1_row[10]),
    .I2(basesoc_sdram_bankmachine1_row[9]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2]),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_row[12]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3]),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine1_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_row[2]),
    .I1(basesoc_sdram_bankmachine2_row[1]),
    .I2(basesoc_sdram_bankmachine2_row[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_row[5]),
    .I1(basesoc_sdram_bankmachine2_row[4]),
    .I2(basesoc_sdram_bankmachine2_row[3]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0]),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_row[8]),
    .I1(basesoc_sdram_bankmachine2_row[7]),
    .I2(basesoc_sdram_bankmachine2_row[6]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1]),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_row[11]),
    .I1(basesoc_sdram_bankmachine2_row[10]),
    .I2(basesoc_sdram_bankmachine2_row[9]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2]),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_row[12]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3]),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine2_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_row[2]),
    .I1(basesoc_sdram_bankmachine3_row[1]),
    .I2(basesoc_sdram_bankmachine3_row[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_row[5]),
    .I1(basesoc_sdram_bankmachine3_row[4]),
    .I2(basesoc_sdram_bankmachine3_row[3]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0]),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_row[8]),
    .I1(basesoc_sdram_bankmachine3_row[7]),
    .I2(basesoc_sdram_bankmachine3_row[6]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1]),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_row[11]),
    .I1(basesoc_sdram_bankmachine3_row[10]),
    .I2(basesoc_sdram_bankmachine3_row[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2]),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_row[12]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3]),
    .DI(Mram_mem_27),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine3_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<0>_2744 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_cy<0>  (
    .CI(Mram_mem_27),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<0>_2744 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_cy<0>_2745 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<1>_2746 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_cy<0>_2745 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<1>_2746 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_cy<1>_2747 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<2>_2748 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_cy<1>_2747 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<2>_2748 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_cy<2>_2749 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<3>_2750 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_cy<2>_2749 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<3>_2750 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_cy<3>_2751 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[22]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<4>_2752 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_cy<3>_2751 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o_lut<4>_2752 )
,
    .O
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<0>_2753 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_cy<0>  (
    .CI(Mram_mem_27),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<0>_2753 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_cy<0>_2754 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<1>_2755 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_cy<0>_2754 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<1>_2755 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_cy<1>_2756 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<2>_2757 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_cy<1>_2756 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<2>_2757 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_cy<2>_2758 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<3>_2759 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_cy<2>_2758 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<3>_2759 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_cy<3>_2760 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[22]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<4>_2761 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_cy<3>_2760 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o_lut<4>_2761 )
,
    .O
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<0>_2762 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_cy<0>  (
    .CI(Mram_mem_27),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<0>_2762 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_cy<0>_2763 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<1>_2764 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_cy<0>_2763 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<1>_2764 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_cy<1>_2765 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<2>_2766 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_cy<1>_2765 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<2>_2766 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_cy<2>_2767 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<3>_2768 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_cy<2>_2767 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<3>_2768 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_cy<3>_2769 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[22]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<4>_2770 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_cy<3>_2769 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o_lut<4>_2770 )
,
    .O
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<0>_2771 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_cy<0>  (
    .CI(Mram_mem_27),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<0>_2771 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_cy<0>_2772 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<1>_2773 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_cy<0>_2772 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<1>_2773 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_cy<1>_2774 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<2>_2775 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_cy<1>_2774 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<2>_2775 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_cy<2>_2776 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<3>_2777 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_cy<2>_2776 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<3>_2777 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_cy<3>_2778 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[22]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<4>_2779 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_cy<3>_2778 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o_lut<4>_2779 )
,
    .O
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o )

  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<0>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[0]),
    .I1(basesoc_uart_phy_storage_full[0]),
    .O(Madd_n3169_lut[0])
  );
  MUXCY   \Madd_n3169_cy<0>  (
    .CI(Mram_mem_27),
    .DI(basesoc_uart_phy_phase_accumulator_tx[0]),
    .S(Madd_n3169_lut[0]),
    .O(Madd_n3169_cy[0])
  );
  XORCY   \Madd_n3169_xor<0>  (
    .CI(Mram_mem_27),
    .LI(Madd_n3169_lut[0]),
    .O(n3169[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<1>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[1]),
    .I1(basesoc_uart_phy_storage_full[1]),
    .O(Madd_n3169_lut[1])
  );
  MUXCY   \Madd_n3169_cy<1>  (
    .CI(Madd_n3169_cy[0]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[1]),
    .S(Madd_n3169_lut[1]),
    .O(Madd_n3169_cy[1])
  );
  XORCY   \Madd_n3169_xor<1>  (
    .CI(Madd_n3169_cy[0]),
    .LI(Madd_n3169_lut[1]),
    .O(n3169[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<2>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[2]),
    .I1(basesoc_uart_phy_storage_full[2]),
    .O(Madd_n3169_lut[2])
  );
  MUXCY   \Madd_n3169_cy<2>  (
    .CI(Madd_n3169_cy[1]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[2]),
    .S(Madd_n3169_lut[2]),
    .O(Madd_n3169_cy[2])
  );
  XORCY   \Madd_n3169_xor<2>  (
    .CI(Madd_n3169_cy[1]),
    .LI(Madd_n3169_lut[2]),
    .O(n3169[2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<3>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[3]),
    .I1(basesoc_uart_phy_storage_full[3]),
    .O(Madd_n3169_lut[3])
  );
  MUXCY   \Madd_n3169_cy<3>  (
    .CI(Madd_n3169_cy[2]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[3]),
    .S(Madd_n3169_lut[3]),
    .O(Madd_n3169_cy[3])
  );
  XORCY   \Madd_n3169_xor<3>  (
    .CI(Madd_n3169_cy[2]),
    .LI(Madd_n3169_lut[3]),
    .O(n3169[3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<4>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[4]),
    .I1(basesoc_uart_phy_storage_full[4]),
    .O(Madd_n3169_lut[4])
  );
  MUXCY   \Madd_n3169_cy<4>  (
    .CI(Madd_n3169_cy[3]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[4]),
    .S(Madd_n3169_lut[4]),
    .O(Madd_n3169_cy[4])
  );
  XORCY   \Madd_n3169_xor<4>  (
    .CI(Madd_n3169_cy[3]),
    .LI(Madd_n3169_lut[4]),
    .O(n3169[4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<5>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[5]),
    .I1(basesoc_uart_phy_storage_full[5]),
    .O(Madd_n3169_lut[5])
  );
  MUXCY   \Madd_n3169_cy<5>  (
    .CI(Madd_n3169_cy[4]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[5]),
    .S(Madd_n3169_lut[5]),
    .O(Madd_n3169_cy[5])
  );
  XORCY   \Madd_n3169_xor<5>  (
    .CI(Madd_n3169_cy[4]),
    .LI(Madd_n3169_lut[5]),
    .O(n3169[5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<6>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[6]),
    .I1(basesoc_uart_phy_storage_full[6]),
    .O(Madd_n3169_lut[6])
  );
  MUXCY   \Madd_n3169_cy<6>  (
    .CI(Madd_n3169_cy[5]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[6]),
    .S(Madd_n3169_lut[6]),
    .O(Madd_n3169_cy[6])
  );
  XORCY   \Madd_n3169_xor<6>  (
    .CI(Madd_n3169_cy[5]),
    .LI(Madd_n3169_lut[6]),
    .O(n3169[6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<7>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[7]),
    .I1(basesoc_uart_phy_storage_full[7]),
    .O(Madd_n3169_lut[7])
  );
  MUXCY   \Madd_n3169_cy<7>  (
    .CI(Madd_n3169_cy[6]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[7]),
    .S(Madd_n3169_lut[7]),
    .O(Madd_n3169_cy[7])
  );
  XORCY   \Madd_n3169_xor<7>  (
    .CI(Madd_n3169_cy[6]),
    .LI(Madd_n3169_lut[7]),
    .O(n3169[7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<8>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[8]),
    .I1(basesoc_uart_phy_storage_full_8_1087),
    .O(Madd_n3169_lut[8])
  );
  MUXCY   \Madd_n3169_cy<8>  (
    .CI(Madd_n3169_cy[7]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[8]),
    .S(Madd_n3169_lut[8]),
    .O(Madd_n3169_cy[8])
  );
  XORCY   \Madd_n3169_xor<8>  (
    .CI(Madd_n3169_cy[7]),
    .LI(Madd_n3169_lut[8]),
    .O(n3169[8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<9>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[9]),
    .I1(basesoc_uart_phy_storage_full_9_1086),
    .O(Madd_n3169_lut[9])
  );
  MUXCY   \Madd_n3169_cy<9>  (
    .CI(Madd_n3169_cy[8]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[9]),
    .S(Madd_n3169_lut[9]),
    .O(Madd_n3169_cy[9])
  );
  XORCY   \Madd_n3169_xor<9>  (
    .CI(Madd_n3169_cy[8]),
    .LI(Madd_n3169_lut[9]),
    .O(n3169[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<10>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[10]),
    .I1(basesoc_uart_phy_storage_full_10_1085),
    .O(Madd_n3169_lut[10])
  );
  MUXCY   \Madd_n3169_cy<10>  (
    .CI(Madd_n3169_cy[9]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[10]),
    .S(Madd_n3169_lut[10]),
    .O(Madd_n3169_cy[10])
  );
  XORCY   \Madd_n3169_xor<10>  (
    .CI(Madd_n3169_cy[9]),
    .LI(Madd_n3169_lut[10]),
    .O(n3169[10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<11>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[11]),
    .I1(basesoc_uart_phy_storage_full_11_1084),
    .O(Madd_n3169_lut[11])
  );
  MUXCY   \Madd_n3169_cy<11>  (
    .CI(Madd_n3169_cy[10]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[11]),
    .S(Madd_n3169_lut[11]),
    .O(Madd_n3169_cy[11])
  );
  XORCY   \Madd_n3169_xor<11>  (
    .CI(Madd_n3169_cy[10]),
    .LI(Madd_n3169_lut[11]),
    .O(n3169[11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<12>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[12]),
    .I1(basesoc_uart_phy_storage_full_12_1083),
    .O(Madd_n3169_lut[12])
  );
  MUXCY   \Madd_n3169_cy<12>  (
    .CI(Madd_n3169_cy[11]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[12]),
    .S(Madd_n3169_lut[12]),
    .O(Madd_n3169_cy[12])
  );
  XORCY   \Madd_n3169_xor<12>  (
    .CI(Madd_n3169_cy[11]),
    .LI(Madd_n3169_lut[12]),
    .O(n3169[12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<13>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[13]),
    .I1(basesoc_uart_phy_storage_full_13_1025),
    .O(Madd_n3169_lut[13])
  );
  MUXCY   \Madd_n3169_cy<13>  (
    .CI(Madd_n3169_cy[12]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[13]),
    .S(Madd_n3169_lut[13]),
    .O(Madd_n3169_cy[13])
  );
  XORCY   \Madd_n3169_xor<13>  (
    .CI(Madd_n3169_cy[12]),
    .LI(Madd_n3169_lut[13]),
    .O(n3169[13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<14>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[14]),
    .I1(basesoc_uart_phy_storage_full_14_1082),
    .O(Madd_n3169_lut[14])
  );
  MUXCY   \Madd_n3169_cy<14>  (
    .CI(Madd_n3169_cy[13]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[14]),
    .S(Madd_n3169_lut[14]),
    .O(Madd_n3169_cy[14])
  );
  XORCY   \Madd_n3169_xor<14>  (
    .CI(Madd_n3169_cy[13]),
    .LI(Madd_n3169_lut[14]),
    .O(n3169[14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<15>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[15]),
    .I1(basesoc_uart_phy_storage_full_15_1024),
    .O(Madd_n3169_lut[15])
  );
  MUXCY   \Madd_n3169_cy<15>  (
    .CI(Madd_n3169_cy[14]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[15]),
    .S(Madd_n3169_lut[15]),
    .O(Madd_n3169_cy[15])
  );
  XORCY   \Madd_n3169_xor<15>  (
    .CI(Madd_n3169_cy[14]),
    .LI(Madd_n3169_lut[15]),
    .O(n3169[15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<16>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[16]),
    .I1(basesoc_uart_phy_storage_full_16_1023),
    .O(Madd_n3169_lut[16])
  );
  MUXCY   \Madd_n3169_cy<16>  (
    .CI(Madd_n3169_cy[15]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[16]),
    .S(Madd_n3169_lut[16]),
    .O(Madd_n3169_cy[16])
  );
  XORCY   \Madd_n3169_xor<16>  (
    .CI(Madd_n3169_cy[15]),
    .LI(Madd_n3169_lut[16]),
    .O(n3169[16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<17>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[17]),
    .I1(basesoc_uart_phy_storage_full_17_1081),
    .O(Madd_n3169_lut[17])
  );
  MUXCY   \Madd_n3169_cy<17>  (
    .CI(Madd_n3169_cy[16]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[17]),
    .S(Madd_n3169_lut[17]),
    .O(Madd_n3169_cy[17])
  );
  XORCY   \Madd_n3169_xor<17>  (
    .CI(Madd_n3169_cy[16]),
    .LI(Madd_n3169_lut[17]),
    .O(n3169[17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<18>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[18]),
    .I1(basesoc_uart_phy_storage_full_18_1080),
    .O(Madd_n3169_lut[18])
  );
  MUXCY   \Madd_n3169_cy<18>  (
    .CI(Madd_n3169_cy[17]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[18]),
    .S(Madd_n3169_lut[18]),
    .O(Madd_n3169_cy[18])
  );
  XORCY   \Madd_n3169_xor<18>  (
    .CI(Madd_n3169_cy[17]),
    .LI(Madd_n3169_lut[18]),
    .O(n3169[18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<19>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[19]),
    .I1(basesoc_uart_phy_storage_full_19_1079),
    .O(Madd_n3169_lut[19])
  );
  MUXCY   \Madd_n3169_cy<19>  (
    .CI(Madd_n3169_cy[18]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[19]),
    .S(Madd_n3169_lut[19]),
    .O(Madd_n3169_cy[19])
  );
  XORCY   \Madd_n3169_xor<19>  (
    .CI(Madd_n3169_cy[18]),
    .LI(Madd_n3169_lut[19]),
    .O(n3169[19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<20>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[20]),
    .I1(basesoc_uart_phy_storage_full_20_1078),
    .O(Madd_n3169_lut[20])
  );
  MUXCY   \Madd_n3169_cy<20>  (
    .CI(Madd_n3169_cy[19]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[20]),
    .S(Madd_n3169_lut[20]),
    .O(Madd_n3169_cy[20])
  );
  XORCY   \Madd_n3169_xor<20>  (
    .CI(Madd_n3169_cy[19]),
    .LI(Madd_n3169_lut[20]),
    .O(n3169[20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<21>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[21]),
    .I1(basesoc_uart_phy_storage_full_21_1022),
    .O(Madd_n3169_lut[21])
  );
  MUXCY   \Madd_n3169_cy<21>  (
    .CI(Madd_n3169_cy[20]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[21]),
    .S(Madd_n3169_lut[21]),
    .O(Madd_n3169_cy[21])
  );
  XORCY   \Madd_n3169_xor<21>  (
    .CI(Madd_n3169_cy[20]),
    .LI(Madd_n3169_lut[21]),
    .O(n3169[21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<22>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[22]),
    .I1(basesoc_uart_phy_storage_full_22_1077),
    .O(Madd_n3169_lut[22])
  );
  MUXCY   \Madd_n3169_cy<22>  (
    .CI(Madd_n3169_cy[21]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[22]),
    .S(Madd_n3169_lut[22]),
    .O(Madd_n3169_cy[22])
  );
  XORCY   \Madd_n3169_xor<22>  (
    .CI(Madd_n3169_cy[21]),
    .LI(Madd_n3169_lut[22]),
    .O(n3169[22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<23>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[23]),
    .I1(basesoc_uart_phy_storage_full_23_1021),
    .O(Madd_n3169_lut[23])
  );
  MUXCY   \Madd_n3169_cy<23>  (
    .CI(Madd_n3169_cy[22]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[23]),
    .S(Madd_n3169_lut[23]),
    .O(Madd_n3169_cy[23])
  );
  XORCY   \Madd_n3169_xor<23>  (
    .CI(Madd_n3169_cy[22]),
    .LI(Madd_n3169_lut[23]),
    .O(n3169[23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<24>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[24]),
    .I1(basesoc_uart_phy_storage_full_24_1236),
    .O(Madd_n3169_lut[24])
  );
  MUXCY   \Madd_n3169_cy<24>  (
    .CI(Madd_n3169_cy[23]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[24]),
    .S(Madd_n3169_lut[24]),
    .O(Madd_n3169_cy[24])
  );
  XORCY   \Madd_n3169_xor<24>  (
    .CI(Madd_n3169_cy[23]),
    .LI(Madd_n3169_lut[24]),
    .O(n3169[24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<25>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[25]),
    .I1(basesoc_uart_phy_storage_full_25_1235),
    .O(Madd_n3169_lut[25])
  );
  MUXCY   \Madd_n3169_cy<25>  (
    .CI(Madd_n3169_cy[24]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[25]),
    .S(Madd_n3169_lut[25]),
    .O(Madd_n3169_cy[25])
  );
  XORCY   \Madd_n3169_xor<25>  (
    .CI(Madd_n3169_cy[24]),
    .LI(Madd_n3169_lut[25]),
    .O(n3169[25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<26>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[26]),
    .I1(basesoc_uart_phy_storage_full_26_1234),
    .O(Madd_n3169_lut[26])
  );
  MUXCY   \Madd_n3169_cy<26>  (
    .CI(Madd_n3169_cy[25]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[26]),
    .S(Madd_n3169_lut[26]),
    .O(Madd_n3169_cy[26])
  );
  XORCY   \Madd_n3169_xor<26>  (
    .CI(Madd_n3169_cy[25]),
    .LI(Madd_n3169_lut[26]),
    .O(n3169[26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<27>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[27]),
    .I1(basesoc_uart_phy_storage_full_27_1233),
    .O(Madd_n3169_lut[27])
  );
  MUXCY   \Madd_n3169_cy<27>  (
    .CI(Madd_n3169_cy[26]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[27]),
    .S(Madd_n3169_lut[27]),
    .O(Madd_n3169_cy[27])
  );
  XORCY   \Madd_n3169_xor<27>  (
    .CI(Madd_n3169_cy[26]),
    .LI(Madd_n3169_lut[27]),
    .O(n3169[27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<28>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[28]),
    .I1(basesoc_uart_phy_storage_full_28_1232),
    .O(Madd_n3169_lut[28])
  );
  MUXCY   \Madd_n3169_cy<28>  (
    .CI(Madd_n3169_cy[27]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[28]),
    .S(Madd_n3169_lut[28]),
    .O(Madd_n3169_cy[28])
  );
  XORCY   \Madd_n3169_xor<28>  (
    .CI(Madd_n3169_cy[27]),
    .LI(Madd_n3169_lut[28]),
    .O(n3169[28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<29>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[29]),
    .I1(basesoc_uart_phy_storage_full_29_1231),
    .O(Madd_n3169_lut[29])
  );
  MUXCY   \Madd_n3169_cy<29>  (
    .CI(Madd_n3169_cy[28]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[29]),
    .S(Madd_n3169_lut[29]),
    .O(Madd_n3169_cy[29])
  );
  XORCY   \Madd_n3169_xor<29>  (
    .CI(Madd_n3169_cy[28]),
    .LI(Madd_n3169_lut[29]),
    .O(n3169[29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<30>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[30]),
    .I1(basesoc_uart_phy_storage_full_30_1230),
    .O(Madd_n3169_lut[30])
  );
  MUXCY   \Madd_n3169_cy<30>  (
    .CI(Madd_n3169_cy[29]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[30]),
    .S(Madd_n3169_lut[30]),
    .O(Madd_n3169_cy[30])
  );
  XORCY   \Madd_n3169_xor<30>  (
    .CI(Madd_n3169_cy[29]),
    .LI(Madd_n3169_lut[30]),
    .O(n3169[30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3169_lut<31>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[31]),
    .I1(basesoc_uart_phy_storage_full_31_1229),
    .O(Madd_n3169_lut[31])
  );
  MUXCY   \Madd_n3169_cy<31>  (
    .CI(Madd_n3169_cy[30]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[31]),
    .S(Madd_n3169_lut[31]),
    .O(Madd_n3169_cy[31])
  );
  XORCY   \Madd_n3169_xor<31>  (
    .CI(Madd_n3169_cy[30]),
    .LI(Madd_n3169_lut[31]),
    .O(n3169[31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<0>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[0]),
    .I1(basesoc_uart_phy_storage_full[0]),
    .O(Madd_n3174_lut[0])
  );
  MUXCY   \Madd_n3174_cy<0>  (
    .CI(Mram_mem_27),
    .DI(basesoc_uart_phy_phase_accumulator_rx[0]),
    .S(Madd_n3174_lut[0]),
    .O(Madd_n3174_cy[0])
  );
  XORCY   \Madd_n3174_xor<0>  (
    .CI(Mram_mem_27),
    .LI(Madd_n3174_lut[0]),
    .O(n3174[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<1>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[1]),
    .I1(basesoc_uart_phy_storage_full[1]),
    .O(Madd_n3174_lut[1])
  );
  MUXCY   \Madd_n3174_cy<1>  (
    .CI(Madd_n3174_cy[0]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[1]),
    .S(Madd_n3174_lut[1]),
    .O(Madd_n3174_cy[1])
  );
  XORCY   \Madd_n3174_xor<1>  (
    .CI(Madd_n3174_cy[0]),
    .LI(Madd_n3174_lut[1]),
    .O(n3174[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<2>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[2]),
    .I1(basesoc_uart_phy_storage_full[2]),
    .O(Madd_n3174_lut[2])
  );
  MUXCY   \Madd_n3174_cy<2>  (
    .CI(Madd_n3174_cy[1]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[2]),
    .S(Madd_n3174_lut[2]),
    .O(Madd_n3174_cy[2])
  );
  XORCY   \Madd_n3174_xor<2>  (
    .CI(Madd_n3174_cy[1]),
    .LI(Madd_n3174_lut[2]),
    .O(n3174[2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<3>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[3]),
    .I1(basesoc_uart_phy_storage_full[3]),
    .O(Madd_n3174_lut[3])
  );
  MUXCY   \Madd_n3174_cy<3>  (
    .CI(Madd_n3174_cy[2]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[3]),
    .S(Madd_n3174_lut[3]),
    .O(Madd_n3174_cy[3])
  );
  XORCY   \Madd_n3174_xor<3>  (
    .CI(Madd_n3174_cy[2]),
    .LI(Madd_n3174_lut[3]),
    .O(n3174[3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<4>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[4]),
    .I1(basesoc_uart_phy_storage_full[4]),
    .O(Madd_n3174_lut[4])
  );
  MUXCY   \Madd_n3174_cy<4>  (
    .CI(Madd_n3174_cy[3]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[4]),
    .S(Madd_n3174_lut[4]),
    .O(Madd_n3174_cy[4])
  );
  XORCY   \Madd_n3174_xor<4>  (
    .CI(Madd_n3174_cy[3]),
    .LI(Madd_n3174_lut[4]),
    .O(n3174[4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<5>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[5]),
    .I1(basesoc_uart_phy_storage_full[5]),
    .O(Madd_n3174_lut[5])
  );
  MUXCY   \Madd_n3174_cy<5>  (
    .CI(Madd_n3174_cy[4]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[5]),
    .S(Madd_n3174_lut[5]),
    .O(Madd_n3174_cy[5])
  );
  XORCY   \Madd_n3174_xor<5>  (
    .CI(Madd_n3174_cy[4]),
    .LI(Madd_n3174_lut[5]),
    .O(n3174[5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<6>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[6]),
    .I1(basesoc_uart_phy_storage_full[6]),
    .O(Madd_n3174_lut[6])
  );
  MUXCY   \Madd_n3174_cy<6>  (
    .CI(Madd_n3174_cy[5]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[6]),
    .S(Madd_n3174_lut[6]),
    .O(Madd_n3174_cy[6])
  );
  XORCY   \Madd_n3174_xor<6>  (
    .CI(Madd_n3174_cy[5]),
    .LI(Madd_n3174_lut[6]),
    .O(n3174[6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<7>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[7]),
    .I1(basesoc_uart_phy_storage_full[7]),
    .O(Madd_n3174_lut[7])
  );
  MUXCY   \Madd_n3174_cy<7>  (
    .CI(Madd_n3174_cy[6]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[7]),
    .S(Madd_n3174_lut[7]),
    .O(Madd_n3174_cy[7])
  );
  XORCY   \Madd_n3174_xor<7>  (
    .CI(Madd_n3174_cy[6]),
    .LI(Madd_n3174_lut[7]),
    .O(n3174[7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<8>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[8]),
    .I1(basesoc_uart_phy_storage_full_8_1087),
    .O(Madd_n3174_lut[8])
  );
  MUXCY   \Madd_n3174_cy<8>  (
    .CI(Madd_n3174_cy[7]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[8]),
    .S(Madd_n3174_lut[8]),
    .O(Madd_n3174_cy[8])
  );
  XORCY   \Madd_n3174_xor<8>  (
    .CI(Madd_n3174_cy[7]),
    .LI(Madd_n3174_lut[8]),
    .O(n3174[8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<9>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[9]),
    .I1(basesoc_uart_phy_storage_full_9_1086),
    .O(Madd_n3174_lut[9])
  );
  MUXCY   \Madd_n3174_cy<9>  (
    .CI(Madd_n3174_cy[8]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[9]),
    .S(Madd_n3174_lut[9]),
    .O(Madd_n3174_cy[9])
  );
  XORCY   \Madd_n3174_xor<9>  (
    .CI(Madd_n3174_cy[8]),
    .LI(Madd_n3174_lut[9]),
    .O(n3174[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<10>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[10]),
    .I1(basesoc_uart_phy_storage_full_10_1085),
    .O(Madd_n3174_lut[10])
  );
  MUXCY   \Madd_n3174_cy<10>  (
    .CI(Madd_n3174_cy[9]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[10]),
    .S(Madd_n3174_lut[10]),
    .O(Madd_n3174_cy[10])
  );
  XORCY   \Madd_n3174_xor<10>  (
    .CI(Madd_n3174_cy[9]),
    .LI(Madd_n3174_lut[10]),
    .O(n3174[10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<11>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[11]),
    .I1(basesoc_uart_phy_storage_full_11_1084),
    .O(Madd_n3174_lut[11])
  );
  MUXCY   \Madd_n3174_cy<11>  (
    .CI(Madd_n3174_cy[10]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[11]),
    .S(Madd_n3174_lut[11]),
    .O(Madd_n3174_cy[11])
  );
  XORCY   \Madd_n3174_xor<11>  (
    .CI(Madd_n3174_cy[10]),
    .LI(Madd_n3174_lut[11]),
    .O(n3174[11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<12>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[12]),
    .I1(basesoc_uart_phy_storage_full_12_1083),
    .O(Madd_n3174_lut[12])
  );
  MUXCY   \Madd_n3174_cy<12>  (
    .CI(Madd_n3174_cy[11]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[12]),
    .S(Madd_n3174_lut[12]),
    .O(Madd_n3174_cy[12])
  );
  XORCY   \Madd_n3174_xor<12>  (
    .CI(Madd_n3174_cy[11]),
    .LI(Madd_n3174_lut[12]),
    .O(n3174[12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<13>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[13]),
    .I1(basesoc_uart_phy_storage_full_13_1025),
    .O(Madd_n3174_lut[13])
  );
  MUXCY   \Madd_n3174_cy<13>  (
    .CI(Madd_n3174_cy[12]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[13]),
    .S(Madd_n3174_lut[13]),
    .O(Madd_n3174_cy[13])
  );
  XORCY   \Madd_n3174_xor<13>  (
    .CI(Madd_n3174_cy[12]),
    .LI(Madd_n3174_lut[13]),
    .O(n3174[13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<14>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[14]),
    .I1(basesoc_uart_phy_storage_full_14_1082),
    .O(Madd_n3174_lut[14])
  );
  MUXCY   \Madd_n3174_cy<14>  (
    .CI(Madd_n3174_cy[13]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[14]),
    .S(Madd_n3174_lut[14]),
    .O(Madd_n3174_cy[14])
  );
  XORCY   \Madd_n3174_xor<14>  (
    .CI(Madd_n3174_cy[13]),
    .LI(Madd_n3174_lut[14]),
    .O(n3174[14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<15>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[15]),
    .I1(basesoc_uart_phy_storage_full_15_1024),
    .O(Madd_n3174_lut[15])
  );
  MUXCY   \Madd_n3174_cy<15>  (
    .CI(Madd_n3174_cy[14]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[15]),
    .S(Madd_n3174_lut[15]),
    .O(Madd_n3174_cy[15])
  );
  XORCY   \Madd_n3174_xor<15>  (
    .CI(Madd_n3174_cy[14]),
    .LI(Madd_n3174_lut[15]),
    .O(n3174[15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<16>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[16]),
    .I1(basesoc_uart_phy_storage_full_16_1023),
    .O(Madd_n3174_lut[16])
  );
  MUXCY   \Madd_n3174_cy<16>  (
    .CI(Madd_n3174_cy[15]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[16]),
    .S(Madd_n3174_lut[16]),
    .O(Madd_n3174_cy[16])
  );
  XORCY   \Madd_n3174_xor<16>  (
    .CI(Madd_n3174_cy[15]),
    .LI(Madd_n3174_lut[16]),
    .O(n3174[16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<17>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[17]),
    .I1(basesoc_uart_phy_storage_full_17_1081),
    .O(Madd_n3174_lut[17])
  );
  MUXCY   \Madd_n3174_cy<17>  (
    .CI(Madd_n3174_cy[16]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[17]),
    .S(Madd_n3174_lut[17]),
    .O(Madd_n3174_cy[17])
  );
  XORCY   \Madd_n3174_xor<17>  (
    .CI(Madd_n3174_cy[16]),
    .LI(Madd_n3174_lut[17]),
    .O(n3174[17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<18>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[18]),
    .I1(basesoc_uart_phy_storage_full_18_1080),
    .O(Madd_n3174_lut[18])
  );
  MUXCY   \Madd_n3174_cy<18>  (
    .CI(Madd_n3174_cy[17]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[18]),
    .S(Madd_n3174_lut[18]),
    .O(Madd_n3174_cy[18])
  );
  XORCY   \Madd_n3174_xor<18>  (
    .CI(Madd_n3174_cy[17]),
    .LI(Madd_n3174_lut[18]),
    .O(n3174[18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<19>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[19]),
    .I1(basesoc_uart_phy_storage_full_19_1079),
    .O(Madd_n3174_lut[19])
  );
  MUXCY   \Madd_n3174_cy<19>  (
    .CI(Madd_n3174_cy[18]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[19]),
    .S(Madd_n3174_lut[19]),
    .O(Madd_n3174_cy[19])
  );
  XORCY   \Madd_n3174_xor<19>  (
    .CI(Madd_n3174_cy[18]),
    .LI(Madd_n3174_lut[19]),
    .O(n3174[19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<20>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[20]),
    .I1(basesoc_uart_phy_storage_full_20_1078),
    .O(Madd_n3174_lut[20])
  );
  MUXCY   \Madd_n3174_cy<20>  (
    .CI(Madd_n3174_cy[19]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[20]),
    .S(Madd_n3174_lut[20]),
    .O(Madd_n3174_cy[20])
  );
  XORCY   \Madd_n3174_xor<20>  (
    .CI(Madd_n3174_cy[19]),
    .LI(Madd_n3174_lut[20]),
    .O(n3174[20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<21>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[21]),
    .I1(basesoc_uart_phy_storage_full_21_1022),
    .O(Madd_n3174_lut[21])
  );
  MUXCY   \Madd_n3174_cy<21>  (
    .CI(Madd_n3174_cy[20]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[21]),
    .S(Madd_n3174_lut[21]),
    .O(Madd_n3174_cy[21])
  );
  XORCY   \Madd_n3174_xor<21>  (
    .CI(Madd_n3174_cy[20]),
    .LI(Madd_n3174_lut[21]),
    .O(n3174[21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<22>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[22]),
    .I1(basesoc_uart_phy_storage_full_22_1077),
    .O(Madd_n3174_lut[22])
  );
  MUXCY   \Madd_n3174_cy<22>  (
    .CI(Madd_n3174_cy[21]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[22]),
    .S(Madd_n3174_lut[22]),
    .O(Madd_n3174_cy[22])
  );
  XORCY   \Madd_n3174_xor<22>  (
    .CI(Madd_n3174_cy[21]),
    .LI(Madd_n3174_lut[22]),
    .O(n3174[22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<23>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[23]),
    .I1(basesoc_uart_phy_storage_full_23_1021),
    .O(Madd_n3174_lut[23])
  );
  MUXCY   \Madd_n3174_cy<23>  (
    .CI(Madd_n3174_cy[22]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[23]),
    .S(Madd_n3174_lut[23]),
    .O(Madd_n3174_cy[23])
  );
  XORCY   \Madd_n3174_xor<23>  (
    .CI(Madd_n3174_cy[22]),
    .LI(Madd_n3174_lut[23]),
    .O(n3174[23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<24>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[24]),
    .I1(basesoc_uart_phy_storage_full_24_1236),
    .O(Madd_n3174_lut[24])
  );
  MUXCY   \Madd_n3174_cy<24>  (
    .CI(Madd_n3174_cy[23]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[24]),
    .S(Madd_n3174_lut[24]),
    .O(Madd_n3174_cy[24])
  );
  XORCY   \Madd_n3174_xor<24>  (
    .CI(Madd_n3174_cy[23]),
    .LI(Madd_n3174_lut[24]),
    .O(n3174[24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<25>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[25]),
    .I1(basesoc_uart_phy_storage_full_25_1235),
    .O(Madd_n3174_lut[25])
  );
  MUXCY   \Madd_n3174_cy<25>  (
    .CI(Madd_n3174_cy[24]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[25]),
    .S(Madd_n3174_lut[25]),
    .O(Madd_n3174_cy[25])
  );
  XORCY   \Madd_n3174_xor<25>  (
    .CI(Madd_n3174_cy[24]),
    .LI(Madd_n3174_lut[25]),
    .O(n3174[25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<26>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[26]),
    .I1(basesoc_uart_phy_storage_full_26_1234),
    .O(Madd_n3174_lut[26])
  );
  MUXCY   \Madd_n3174_cy<26>  (
    .CI(Madd_n3174_cy[25]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[26]),
    .S(Madd_n3174_lut[26]),
    .O(Madd_n3174_cy[26])
  );
  XORCY   \Madd_n3174_xor<26>  (
    .CI(Madd_n3174_cy[25]),
    .LI(Madd_n3174_lut[26]),
    .O(n3174[26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<27>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[27]),
    .I1(basesoc_uart_phy_storage_full_27_1233),
    .O(Madd_n3174_lut[27])
  );
  MUXCY   \Madd_n3174_cy<27>  (
    .CI(Madd_n3174_cy[26]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[27]),
    .S(Madd_n3174_lut[27]),
    .O(Madd_n3174_cy[27])
  );
  XORCY   \Madd_n3174_xor<27>  (
    .CI(Madd_n3174_cy[26]),
    .LI(Madd_n3174_lut[27]),
    .O(n3174[27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<28>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[28]),
    .I1(basesoc_uart_phy_storage_full_28_1232),
    .O(Madd_n3174_lut[28])
  );
  MUXCY   \Madd_n3174_cy<28>  (
    .CI(Madd_n3174_cy[27]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[28]),
    .S(Madd_n3174_lut[28]),
    .O(Madd_n3174_cy[28])
  );
  XORCY   \Madd_n3174_xor<28>  (
    .CI(Madd_n3174_cy[27]),
    .LI(Madd_n3174_lut[28]),
    .O(n3174[28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<29>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[29]),
    .I1(basesoc_uart_phy_storage_full_29_1231),
    .O(Madd_n3174_lut[29])
  );
  MUXCY   \Madd_n3174_cy<29>  (
    .CI(Madd_n3174_cy[28]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[29]),
    .S(Madd_n3174_lut[29]),
    .O(Madd_n3174_cy[29])
  );
  XORCY   \Madd_n3174_xor<29>  (
    .CI(Madd_n3174_cy[28]),
    .LI(Madd_n3174_lut[29]),
    .O(n3174[29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<30>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[30]),
    .I1(basesoc_uart_phy_storage_full_30_1230),
    .O(Madd_n3174_lut[30])
  );
  MUXCY   \Madd_n3174_cy<30>  (
    .CI(Madd_n3174_cy[29]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[30]),
    .S(Madd_n3174_lut[30]),
    .O(Madd_n3174_cy[30])
  );
  XORCY   \Madd_n3174_xor<30>  (
    .CI(Madd_n3174_cy[29]),
    .LI(Madd_n3174_lut[30]),
    .O(n3174[30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3174_lut<31>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[31]),
    .I1(basesoc_uart_phy_storage_full_31_1229),
    .O(Madd_n3174_lut[31])
  );
  MUXCY   \Madd_n3174_cy<31>  (
    .CI(Madd_n3174_cy[30]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[31]),
    .S(Madd_n3174_lut[31]),
    .O(Madd_n3174_cy[31])
  );
  XORCY   \Madd_n3174_xor<31>  (
    .CI(Madd_n3174_cy[30]),
    .LI(Madd_n3174_lut[31]),
    .O(n3174[31])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<0>  (
    .CI(Mram_mem_27),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[0])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<0>  (
    .CI(Mram_mem_27),
    .LI(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(\Result<0>19 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_6883 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[1])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_6883 ),
    .O(\Result<1>19 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_6884 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[2])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_6884 ),
    .O(\Result<2>19 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_6885 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[3])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_6885 ),
    .O(\Result<3>11_2092 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_6886 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[4])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_6886 ),
    .O(\Result<4>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_6887 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[5])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_6887 ),
    .O(\Result<5>1_2094 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_6888 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[6])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_6888 ),
    .O(\Result<6>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_6889 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[7])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_6889 ),
    .O(Result[7])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_6890 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[8])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_6890 ),
    .O(Result[8])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_6891 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[9])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_6891 ),
    .O(Result[9])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_6892 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[10])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_6892 ),
    .O(Result[10])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_6893 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[11])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_6893 ),
    .O(Result[11])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_6894 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[12])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_6894 ),
    .O(Result[12])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_6895 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[13])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_6895 ),
    .O(Result[13])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_6896 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[14])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_6896 ),
    .O(Result[14])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_6897 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[15])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_6897 ),
    .O(Result[15])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_6898 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[16])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_6898 ),
    .O(Result[16])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_6899 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[17])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_6899 ),
    .O(Result[17])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_6900 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[18])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_6900 ),
    .O(Result[18])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_6901 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[19])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_6901 ),
    .O(Result[19])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_6902 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[20])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_6902 ),
    .O(Result[20])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_6903 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[21])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_6903 ),
    .O(Result[21])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_6904 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[22])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_6904 ),
    .O(Result[22])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_6905 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[23])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_6905 ),
    .O(Result[23])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_6906 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[24])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_6906 ),
    .O(Result[24])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_6907 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[25])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_6907 ),
    .O(Result[25])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_6908 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[26])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_6908 ),
    .O(Result[26])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_6909 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[27])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_6909 ),
    .O(Result[27])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_6910 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[28])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_6910 ),
    .O(Result[28])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_6911 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[29])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_6911 ),
    .O(Result[29])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .DI(Mram_mem_27),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_6912 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_6912 ),
    .O(Result[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<31>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[30]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_6973 ),
    .O(Result[31])
  );
  MUXF7   inst_LPM_MUX_2_f7 (
    .I0(inst_LPM_MUX_4_2993),
    .I1(inst_LPM_MUX_3_2994),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N138),
    .I3(N202),
    .I4(N74),
    .I5(N10),
    .O(inst_LPM_MUX_4_2993)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N394),
    .I3(N458),
    .I4(N330),
    .I5(N266),
    .O(inst_LPM_MUX_3_2994)
  );
  MUXF7   inst_LPM_MUX1_2_f7 (
    .I0(inst_LPM_MUX1_4_2995),
    .I1(inst_LPM_MUX1_3_2996),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N139),
    .I3(N203),
    .I4(N75),
    .I5(N11),
    .O(inst_LPM_MUX1_4_2995)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N395),
    .I3(N459),
    .I4(N331),
    .I5(N267),
    .O(inst_LPM_MUX1_3_2996)
  );
  MUXF7   inst_LPM_MUX2_2_f7 (
    .I0(inst_LPM_MUX2_4_2997),
    .I1(inst_LPM_MUX2_3_2998),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N140),
    .I3(N204),
    .I4(N76),
    .I5(N12),
    .O(inst_LPM_MUX2_4_2997)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N396),
    .I3(N460),
    .I4(N332),
    .I5(N268),
    .O(inst_LPM_MUX2_3_2998)
  );
  MUXF7   inst_LPM_MUX3_2_f7 (
    .I0(inst_LPM_MUX3_4_2999),
    .I1(inst_LPM_MUX3_3_3000),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N141),
    .I3(N205),
    .I4(N77),
    .I5(N13),
    .O(inst_LPM_MUX3_4_2999)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N397),
    .I3(N461),
    .I4(N333),
    .I5(N269),
    .O(inst_LPM_MUX3_3_3000)
  );
  MUXF7   inst_LPM_MUX4_2_f7 (
    .I0(inst_LPM_MUX4_4_3001),
    .I1(inst_LPM_MUX4_3_3002),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N142),
    .I3(N206),
    .I4(N78),
    .I5(N14),
    .O(inst_LPM_MUX4_4_3001)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N398),
    .I3(N462),
    .I4(N334),
    .I5(N270),
    .O(inst_LPM_MUX4_3_3002)
  );
  MUXF7   inst_LPM_MUX5_2_f7 (
    .I0(inst_LPM_MUX5_4_3003),
    .I1(inst_LPM_MUX5_3_3004),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N143),
    .I3(N207),
    .I4(N79),
    .I5(N15),
    .O(inst_LPM_MUX5_4_3003)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N399),
    .I3(N463),
    .I4(N335),
    .I5(N271),
    .O(inst_LPM_MUX5_3_3004)
  );
  MUXF7   inst_LPM_MUX6_2_f7 (
    .I0(inst_LPM_MUX6_4_3005),
    .I1(inst_LPM_MUX6_3_3006),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N144),
    .I3(N208),
    .I4(N80),
    .I5(N16),
    .O(inst_LPM_MUX6_4_3005)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N400),
    .I3(N464),
    .I4(N336),
    .I5(N272),
    .O(inst_LPM_MUX6_3_3006)
  );
  MUXF7   inst_LPM_MUX7_2_f7 (
    .I0(inst_LPM_MUX7_4_3007),
    .I1(inst_LPM_MUX7_3_3008),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N145),
    .I3(N209),
    .I4(N81),
    .I5(N17),
    .O(inst_LPM_MUX7_4_3007)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N401),
    .I3(N465),
    .I4(N337),
    .I5(N273),
    .O(inst_LPM_MUX7_3_3008)
  );
  MUXF7   inst_LPM_MUX8_2_f7 (
    .I0(inst_LPM_MUX8_4_3009),
    .I1(inst_LPM_MUX8_3_3010),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[8])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N146),
    .I3(N210),
    .I4(N82),
    .I5(N18),
    .O(inst_LPM_MUX8_4_3009)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N402),
    .I3(N466),
    .I4(N338),
    .I5(N274),
    .O(inst_LPM_MUX8_3_3010)
  );
  MUXF7   inst_LPM_MUX9_2_f7 (
    .I0(inst_LPM_MUX9_4_3011),
    .I1(inst_LPM_MUX9_3_3012),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N147),
    .I3(N211),
    .I4(N83),
    .I5(N19),
    .O(inst_LPM_MUX9_4_3011)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N403),
    .I3(N467),
    .I4(N339),
    .I5(N275),
    .O(inst_LPM_MUX9_3_3012)
  );
  MUXF7   inst_LPM_MUX10_2_f7 (
    .I0(inst_LPM_MUX10_4_3013),
    .I1(inst_LPM_MUX10_3_3014),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[10])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N148),
    .I3(N212),
    .I4(N84),
    .I5(N20),
    .O(inst_LPM_MUX10_4_3013)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N404),
    .I3(N468),
    .I4(N340),
    .I5(N276),
    .O(inst_LPM_MUX10_3_3014)
  );
  MUXF7   inst_LPM_MUX11_2_f7 (
    .I0(inst_LPM_MUX11_4_3015),
    .I1(inst_LPM_MUX11_3_3016),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N149),
    .I3(N213),
    .I4(N85),
    .I5(N21),
    .O(inst_LPM_MUX11_4_3015)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N405),
    .I3(N469),
    .I4(N341),
    .I5(N277),
    .O(inst_LPM_MUX11_3_3016)
  );
  MUXF7   inst_LPM_MUX12_2_f7 (
    .I0(inst_LPM_MUX12_4_3017),
    .I1(inst_LPM_MUX12_3_3018),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[12])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N150),
    .I3(N214),
    .I4(N86),
    .I5(N22),
    .O(inst_LPM_MUX12_4_3017)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N406),
    .I3(N470),
    .I4(N342),
    .I5(N278),
    .O(inst_LPM_MUX12_3_3018)
  );
  MUXF7   inst_LPM_MUX13_2_f7 (
    .I0(inst_LPM_MUX13_4_3019),
    .I1(inst_LPM_MUX13_3_3020),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[13])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N151),
    .I3(N215),
    .I4(N87),
    .I5(N23),
    .O(inst_LPM_MUX13_4_3019)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N407),
    .I3(N471),
    .I4(N343),
    .I5(N279),
    .O(inst_LPM_MUX13_3_3020)
  );
  MUXF7   inst_LPM_MUX16_2_f7 (
    .I0(inst_LPM_MUX16_4_3021),
    .I1(inst_LPM_MUX16_3_3022),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[16])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N154),
    .I3(N218),
    .I4(N90),
    .I5(N26),
    .O(inst_LPM_MUX16_4_3021)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N410),
    .I3(N474),
    .I4(N346),
    .I5(N282),
    .O(inst_LPM_MUX16_3_3022)
  );
  MUXF7   inst_LPM_MUX14_2_f7 (
    .I0(inst_LPM_MUX14_4_3023),
    .I1(inst_LPM_MUX14_3_3024),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[14])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N152),
    .I3(N216),
    .I4(N88),
    .I5(N24),
    .O(inst_LPM_MUX14_4_3023)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N408),
    .I3(N472),
    .I4(N344),
    .I5(N280),
    .O(inst_LPM_MUX14_3_3024)
  );
  MUXF7   inst_LPM_MUX15_2_f7 (
    .I0(inst_LPM_MUX15_4_3025),
    .I1(inst_LPM_MUX15_3_3026),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[15])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N153),
    .I3(N217),
    .I4(N89),
    .I5(N25),
    .O(inst_LPM_MUX15_4_3025)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N409),
    .I3(N473),
    .I4(N345),
    .I5(N281),
    .O(inst_LPM_MUX15_3_3026)
  );
  MUXF7   inst_LPM_MUX17_2_f7 (
    .I0(inst_LPM_MUX17_4_3027),
    .I1(inst_LPM_MUX17_3_3028),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[17])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N155),
    .I3(N219),
    .I4(N91),
    .I5(N27),
    .O(inst_LPM_MUX17_4_3027)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N411),
    .I3(N475),
    .I4(N347),
    .I5(N283),
    .O(inst_LPM_MUX17_3_3028)
  );
  MUXF7   inst_LPM_MUX18_2_f7 (
    .I0(inst_LPM_MUX18_4_3029),
    .I1(inst_LPM_MUX18_3_3030),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[18])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N156),
    .I3(N220),
    .I4(N92),
    .I5(N28),
    .O(inst_LPM_MUX18_4_3029)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N412),
    .I3(N476),
    .I4(N348),
    .I5(N284),
    .O(inst_LPM_MUX18_3_3030)
  );
  MUXF7   inst_LPM_MUX19_2_f7 (
    .I0(inst_LPM_MUX19_4_3031),
    .I1(inst_LPM_MUX19_3_3032),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[19])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N157),
    .I3(N221),
    .I4(N93),
    .I5(N29),
    .O(inst_LPM_MUX19_4_3031)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N413),
    .I3(N477),
    .I4(N349),
    .I5(N285),
    .O(inst_LPM_MUX19_3_3032)
  );
  MUXF7   inst_LPM_MUX20_2_f7 (
    .I0(inst_LPM_MUX20_4_3033),
    .I1(inst_LPM_MUX20_3_3034),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[20])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N158),
    .I3(N222),
    .I4(N94),
    .I5(N30),
    .O(inst_LPM_MUX20_4_3033)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N414),
    .I3(N478),
    .I4(N350),
    .I5(N286),
    .O(inst_LPM_MUX20_3_3034)
  );
  MUXF7   inst_LPM_MUX21_2_f7 (
    .I0(inst_LPM_MUX21_4_3035),
    .I1(inst_LPM_MUX21_3_3036),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[21])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N159),
    .I3(N223),
    .I4(N95),
    .I5(N31),
    .O(inst_LPM_MUX21_4_3035)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N415),
    .I3(N479),
    .I4(N351),
    .I5(N287),
    .O(inst_LPM_MUX21_3_3036)
  );
  MUXF7   inst_LPM_MUX22_2_f7 (
    .I0(inst_LPM_MUX22_4_3037),
    .I1(inst_LPM_MUX22_3_3038),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[22])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N160),
    .I3(N224),
    .I4(N96),
    .I5(N32),
    .O(inst_LPM_MUX22_4_3037)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N416),
    .I3(N480),
    .I4(N352),
    .I5(N288),
    .O(inst_LPM_MUX22_3_3038)
  );
  MUXF7   inst_LPM_MUX23_2_f7 (
    .I0(inst_LPM_MUX23_4_3039),
    .I1(inst_LPM_MUX23_3_3040),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[23])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N161),
    .I3(N225),
    .I4(N97),
    .I5(N33),
    .O(inst_LPM_MUX23_4_3039)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N417),
    .I3(N481),
    .I4(N353),
    .I5(N289),
    .O(inst_LPM_MUX23_3_3040)
  );
  MUXF7   inst_LPM_MUX24_2_f7 (
    .I0(inst_LPM_MUX24_4_3041),
    .I1(inst_LPM_MUX24_3_3042),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[24])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N162),
    .I3(N226),
    .I4(N98),
    .I5(N34),
    .O(inst_LPM_MUX24_4_3041)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N418),
    .I3(N482),
    .I4(N354),
    .I5(N290),
    .O(inst_LPM_MUX24_3_3042)
  );
  MUXF7   inst_LPM_MUX25_2_f7 (
    .I0(inst_LPM_MUX25_4_3043),
    .I1(inst_LPM_MUX25_3_3044),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[25])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N163),
    .I3(N227),
    .I4(N99),
    .I5(N35),
    .O(inst_LPM_MUX25_4_3043)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N419),
    .I3(N483),
    .I4(N355),
    .I5(N291),
    .O(inst_LPM_MUX25_3_3044)
  );
  MUXF7   inst_LPM_MUX26_2_f7 (
    .I0(inst_LPM_MUX26_4_3045),
    .I1(inst_LPM_MUX26_3_3046),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[26])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N164),
    .I3(N228),
    .I4(N100),
    .I5(N36),
    .O(inst_LPM_MUX26_4_3045)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N420),
    .I3(N484),
    .I4(N356),
    .I5(N292),
    .O(inst_LPM_MUX26_3_3046)
  );
  MUXF7   inst_LPM_MUX27_2_f7 (
    .I0(inst_LPM_MUX27_4_3047),
    .I1(inst_LPM_MUX27_3_3048),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[27])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N165),
    .I3(N229),
    .I4(N101),
    .I5(N37),
    .O(inst_LPM_MUX27_4_3047)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N421),
    .I3(N485),
    .I4(N357),
    .I5(N293),
    .O(inst_LPM_MUX27_3_3048)
  );
  MUXF7   inst_LPM_MUX28_2_f7 (
    .I0(inst_LPM_MUX28_4_3049),
    .I1(inst_LPM_MUX28_3_3050),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[28])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N166),
    .I3(N230),
    .I4(N102),
    .I5(N38),
    .O(inst_LPM_MUX28_4_3049)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N422),
    .I3(N486),
    .I4(N358),
    .I5(N294),
    .O(inst_LPM_MUX28_3_3050)
  );
  MUXF7   inst_LPM_MUX29_2_f7 (
    .I0(inst_LPM_MUX29_4_3051),
    .I1(inst_LPM_MUX29_3_3052),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[29])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N167),
    .I3(N231),
    .I4(N103),
    .I5(N39),
    .O(inst_LPM_MUX29_4_3051)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N423),
    .I3(N487),
    .I4(N359),
    .I5(N295),
    .O(inst_LPM_MUX29_3_3052)
  );
  MUXF7   inst_LPM_MUX30_2_f7 (
    .I0(inst_LPM_MUX30_4_3053),
    .I1(inst_LPM_MUX30_3_3054),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[30])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N168),
    .I3(N232),
    .I4(N104),
    .I5(N40),
    .O(inst_LPM_MUX30_4_3053)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N424),
    .I3(N488),
    .I4(N360),
    .I5(N296),
    .O(inst_LPM_MUX30_3_3054)
  );
  MUXF7   inst_LPM_MUX31_2_f7 (
    .I0(inst_LPM_MUX31_4_3055),
    .I1(inst_LPM_MUX31_3_3056),
    .S(inst_LPM_FF_0_2475),
    .O(basesoc_sram_bus_dat_r[31])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_4 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N169),
    .I3(N233),
    .I4(N105),
    .I5(N41),
    .O(inst_LPM_MUX31_4_3055)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_3 (
    .I0(inst_LPM_FF_1_2474),
    .I1(inst_LPM_FF_2_2473),
    .I2(N425),
    .I3(N489),
    .I4(N361),
    .I5(N297),
    .O(inst_LPM_MUX31_3_3056)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<0>  (
    .I0(_n3358[2]),
    .I1(_n3358[1]),
    .I2(_n3358[0]),
    .I3(rhs_array_muxed32[13]),
    .I4(rhs_array_muxed32[12]),
    .I5(rhs_array_muxed32[11]),
    .O(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<0>_3089 )
  );
  MUXCY   \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mram_mem_27),
    .S(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<0>_3089 ),
    .O(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<0>_3090 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<1>  (
    .I0(_n3358[3]),
    .I1(rhs_array_muxed32[14]),
    .I2(_n3358[4]),
    .I3(rhs_array_muxed32[15]),
    .I4(_n3358[5]),
    .I5(rhs_array_muxed32[16]),
    .O(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<1>_3091 )
  );
  MUXCY   \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<1>  (
    .CI(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<0>_3090 ),
    .DI(Mram_mem_27),
    .S(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<1>_3091 ),
    .O(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<1>_3092 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<2>  (
    .I0(_n3358[6]),
    .I1(rhs_array_muxed32[17]),
    .I2(_n3358[7]),
    .I3(rhs_array_muxed32[18]),
    .I4(_n3358[8]),
    .I5(rhs_array_muxed32[19]),
    .O(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<2>_3093 )
  );
  MUXCY   \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<2>  (
    .CI(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<1>_3092 ),
    .DI(Mram_mem_27),
    .S(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<2>_3093 ),
    .O(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<2>_3094 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<3>  (
    .I0(_n3358[9]),
    .I1(rhs_array_muxed32[20]),
    .I2(_n3358[10]),
    .I3(rhs_array_muxed32[21]),
    .I4(_n3358[11]),
    .I5(rhs_array_muxed32[22]),
    .O(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<3>_3095 )
  );
  MUXCY   \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<3>  (
    .CI(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<2>_3094 ),
    .DI(Mram_mem_27),
    .S(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<3>_3095 ),
    .O(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<3>_3096 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<4>  (
    .I0(_n3358[12]),
    .I1(rhs_array_muxed32[23]),
    .I2(_n3358[13]),
    .I3(rhs_array_muxed32[24]),
    .I4(_n3358[14]),
    .I5(rhs_array_muxed32[25]),
    .O(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<4>_3097 )
  );
  MUXCY   \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<4>  (
    .CI(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<3>_3096 ),
    .DI(Mram_mem_27),
    .S(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<4>_3097 ),
    .O(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<4>_3098 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<5>  (
    .I0(_n3358[15]),
    .I1(rhs_array_muxed32[26]),
    .I2(_n3358[16]),
    .I3(rhs_array_muxed32[27]),
    .I4(_n3358[17]),
    .I5(rhs_array_muxed32[28]),
    .O(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<5>_3099 )
  );
  MUXCY   \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<5>  (
    .CI(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<4>_3098 ),
    .DI(Mram_mem_27),
    .S(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<5>_3099 ),
    .O(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<5>_3100 )
  );
  MUXCY   \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<6>  (
    .CI(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_cy<5>_3100 ),
    .DI(Mram_mem_27),
    .S(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<6>_3101 ),
    .O(\basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o )
  );
  IBUFG #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IOSTANDARD ( "DEFAULT" ))
  IBUFG_0 (
    .I(clk32),
    .O(clk32a)
  );
  BUFIO2 #(
    .DIVIDE_BYPASS ( "TRUE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .DIVIDE ( 1 ))
  BUFIO2_1 (
    .DIVCLK(clk32b),
    .IOCLK(NLW_BUFIO2_IOCLK_UNCONNECTED),
    .I(clk32a),
    .SERDESSTROBE(NLW_BUFIO2_SERDESSTROBE_UNCONNECTED)
  );
  PLL_ADV #(
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT0_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT1_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT2_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT3_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT4_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT5_DESKEW_ADJUST ( "NONE" ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .COMPENSATION ( "INTERNAL" ),
    .EN_REL ( "FALSE" ),
    .PLL_PMCD_MODE ( "FALSE" ),
    .RESET_ON_LOSS_OF_LOCK ( "FALSE" ),
    .RST_DEASSERT_CLK ( "CLKIN1" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .CLKFBOUT_MULT ( 20 ),
    .CLKOUT0_DIVIDE ( 8 ),
    .CLKOUT1_DIVIDE ( 8 ),
    .CLKOUT2_DIVIDE ( 8 ),
    .CLKOUT3_DIVIDE ( 8 ),
    .CLKOUT4_DIVIDE ( 8 ),
    .CLKOUT5_DIVIDE ( 8 ),
    .DIVCLK_DIVIDE ( 1 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 31.250000 ),
    .CLKIN2_PERIOD ( 0.000000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 0.000000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 0.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 270.000000 ),
    .REF_JITTER ( 0.010000 ))
  PLL_ADV_2 (
    .CLKOUT3(NLW_PLL_ADV_CLKOUT3_UNCONNECTED),
    .CLKFBIN(pll_fb),
    .CLKOUTDCM3(NLW_PLL_ADV_CLKOUTDCM3_UNCONNECTED),
    .CLKFBOUT(pll_fb),
    .DCLK(Mram_mem_27),
    .CLKOUTDCM4(NLW_PLL_ADV_CLKOUTDCM4_UNCONNECTED),
    .CLKOUT1(NLW_PLL_ADV_CLKOUT1_UNCONNECTED),
    .DEN(Mram_mem_27),
    .CLKOUT5(pll[5]),
    .CLKINSEL(basesoc_sdram_tccdcon_ready),
    .CLKIN2(Mram_mem_27),
    .CLKOUTDCM2(NLW_PLL_ADV_CLKOUTDCM2_UNCONNECTED),
    .DRDY(NLW_PLL_ADV_DRDY_UNCONNECTED),
    .CLKOUTDCM1(NLW_PLL_ADV_CLKOUTDCM1_UNCONNECTED),
    .RST(Mram_mem_27),
    .DWE(Mram_mem_27),
    .CLKOUTDCM5(NLW_PLL_ADV_CLKOUTDCM5_UNCONNECTED),
    .CLKFBDCM(NLW_PLL_ADV_CLKFBDCM_UNCONNECTED),
    .CLKOUT0(NLW_PLL_ADV_CLKOUT0_UNCONNECTED),
    .CLKOUT4(pll[4]),
    .REL(Mram_mem_27),
    .CLKIN1(clk32b),
    .CLKOUT2(NLW_PLL_ADV_CLKOUT2_UNCONNECTED),
    .CLKOUTDCM0(NLW_PLL_ADV_CLKOUTDCM0_UNCONNECTED),
    .LOCKED(pll_lckd),
    .DADDR({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DI({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27
, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DO({\NLW_PLL_ADV_DO<15>_UNCONNECTED , \NLW_PLL_ADV_DO<14>_UNCONNECTED , \NLW_PLL_ADV_DO<13>_UNCONNECTED , \NLW_PLL_ADV_DO<12>_UNCONNECTED , 
\NLW_PLL_ADV_DO<11>_UNCONNECTED , \NLW_PLL_ADV_DO<10>_UNCONNECTED , \NLW_PLL_ADV_DO<9>_UNCONNECTED , \NLW_PLL_ADV_DO<8>_UNCONNECTED , 
\NLW_PLL_ADV_DO<7>_UNCONNECTED , \NLW_PLL_ADV_DO<6>_UNCONNECTED , \NLW_PLL_ADV_DO<5>_UNCONNECTED , \NLW_PLL_ADV_DO<4>_UNCONNECTED , 
\NLW_PLL_ADV_DO<3>_UNCONNECTED , \NLW_PLL_ADV_DO<2>_UNCONNECTED , \NLW_PLL_ADV_DO<1>_UNCONNECTED , \NLW_PLL_ADV_DO<0>_UNCONNECTED })
  );
  BUFG   BUFG_3 (
    .O(sys_clk),
    .I(pll[4])
  );
  BUFG   BUFG_1 (
    .O(sys_ps_clk),
    .I(pll[5])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4 (
    .D0(Mram_mem_27),
    .D1(basesoc_sdram_tccdcon_ready),
    .C0(sys_clk),
    .C1(sys_clk_INV_320_o),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mram_mem_27),
    .S(Mram_mem_27),
    .Q(sdram_clock_OBUF_146)
  );
  DNA_PORT #(
    .SIM_DNA_VALUE ( 57'h000000000000000 ))
  DNA_PORT_5 (
    .SHIFT(basesoc_sdram_tccdcon_ready),
    .DIN(dna_status[56]),
    .CLK(dna_cnt[0]),
    .READ(\dna_cnt[6]_GND_1_o_LessThan_1353_o ),
    .DOUT(dna_do)
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<29>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [28]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [29]),
    .O(\lm32_cpu/branch_target_d [31])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<28>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [27]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [28]),
    .O(\lm32_cpu/branch_target_d [30])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<28>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [27]),
    .DI(\lm32_cpu/instruction_unit/pc_d [30]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [28]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [28])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<27>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [26]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [27]),
    .O(\lm32_cpu/branch_target_d [29])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<27>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [26]),
    .DI(\lm32_cpu/instruction_unit/pc_d [29]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [27]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [27])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<26>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [25]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [26]),
    .O(\lm32_cpu/branch_target_d [28])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<26>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [25]),
    .DI(\lm32_cpu/instruction_unit/pc_d [28]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [26]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [26])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<25>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [24]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [25]),
    .O(\lm32_cpu/branch_target_d [27])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<25>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [24]),
    .DI(\lm32_cpu/instruction_unit/pc_d [27]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [25]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [25])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<24>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [23]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [24]),
    .O(\lm32_cpu/branch_target_d [26])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<24>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [23]),
    .DI(\lm32_cpu/instruction_unit/pc_d [26]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [24]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [24])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<23>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [22]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [23]),
    .O(\lm32_cpu/branch_target_d [25])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<23>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [22]),
    .DI(\lm32_cpu/instruction_unit/pc_d [25]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [23]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [23])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<22>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [21]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [22]),
    .O(\lm32_cpu/branch_target_d [24])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<22>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [21]),
    .DI(\lm32_cpu/instruction_unit/pc_d [24]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [22]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [22])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<21>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [20]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [21]),
    .O(\lm32_cpu/branch_target_d [23])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<21>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [20]),
    .DI(\lm32_cpu/instruction_unit/pc_d [23]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [21]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [21])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<20>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [19]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [20]),
    .O(\lm32_cpu/branch_target_d [22])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<20>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [19]),
    .DI(\lm32_cpu/instruction_unit/pc_d [22]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [20]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [20])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<19>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [18]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [19]),
    .O(\lm32_cpu/branch_target_d [21])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<19>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [18]),
    .DI(\lm32_cpu/instruction_unit/pc_d [21]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [19]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [19])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<18>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [17]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [18]),
    .O(\lm32_cpu/branch_target_d [20])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<18>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [17]),
    .DI(\lm32_cpu/instruction_unit/pc_d [20]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [18]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [18])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<17>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [16]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [17]),
    .O(\lm32_cpu/branch_target_d [19])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<17>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [16]),
    .DI(\lm32_cpu/instruction_unit/pc_d [19]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [17]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [17])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<16>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [15]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [16]),
    .O(\lm32_cpu/branch_target_d [18])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<16>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [15]),
    .DI(\lm32_cpu/instruction_unit/pc_d [18]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [16]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [16])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<15>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [14]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [15]),
    .O(\lm32_cpu/branch_target_d [17])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<15>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [14]),
    .DI(\lm32_cpu/instruction_unit/pc_d [17]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [15]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<15>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [17]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [15])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<14>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [13]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [14]),
    .O(\lm32_cpu/branch_target_d [16])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<14>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [13]),
    .DI(\lm32_cpu/instruction_unit/pc_d [16]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [14]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<14>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [16]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [14]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [14])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<13>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [12]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [13]),
    .O(\lm32_cpu/branch_target_d [15])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<13>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [12]),
    .DI(\lm32_cpu/instruction_unit/pc_d [15]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [13]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<13>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [15]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [13]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [13])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<12>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [11]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [12]),
    .O(\lm32_cpu/branch_target_d [14])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<12>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [11]),
    .DI(\lm32_cpu/instruction_unit/pc_d [14]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [12]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<12>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [14]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [12]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [12])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<11>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [10]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [11]),
    .O(\lm32_cpu/branch_target_d [13])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<11>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [10]),
    .DI(\lm32_cpu/instruction_unit/pc_d [13]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [11]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<11>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [13]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [11]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [11])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<10>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [9]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [10]),
    .O(\lm32_cpu/branch_target_d [12])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<10>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [9]),
    .DI(\lm32_cpu/instruction_unit/pc_d [12]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [10]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<10>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [12]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [10]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [10])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<9>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [8]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [9]),
    .O(\lm32_cpu/branch_target_d [11])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<9>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [8]),
    .DI(\lm32_cpu/instruction_unit/pc_d [11]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [9]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<9>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [11]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [9]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [9])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<8>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [7]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [8]),
    .O(\lm32_cpu/branch_target_d [10])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<8>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [7]),
    .DI(\lm32_cpu/instruction_unit/pc_d [10]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [8]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<8>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [10]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [8]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [8])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<7>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [6]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [7]),
    .O(\lm32_cpu/branch_target_d [9])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<7>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [6]),
    .DI(\lm32_cpu/instruction_unit/pc_d [9]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [7]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<7>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [9]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [7]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [7])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<6>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [5]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [6]),
    .O(\lm32_cpu/branch_target_d [8])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<6>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [5]),
    .DI(\lm32_cpu/instruction_unit/pc_d [8]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [6]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<6>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [8]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [6]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [6])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<5>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [4]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [5]),
    .O(\lm32_cpu/branch_target_d [7])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<5>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [4]),
    .DI(\lm32_cpu/instruction_unit/pc_d [7]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [5]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<5>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [7]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [5]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [5])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<4>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [3]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [4]),
    .O(\lm32_cpu/branch_target_d [6])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<4>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [3]),
    .DI(\lm32_cpu/instruction_unit/pc_d [6]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [4]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<4>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [6]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [4]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [4])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<3>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [2]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [3]),
    .O(\lm32_cpu/branch_target_d [5])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<3>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [2]),
    .DI(\lm32_cpu/instruction_unit/pc_d [5]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [3]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<3>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [5]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [3]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [3])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<2>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [1]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [2]),
    .O(\lm32_cpu/branch_target_d [4])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<2>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [1]),
    .DI(\lm32_cpu/instruction_unit/pc_d [4]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [2]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<2>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [4]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [2]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [2])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<1>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [0]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [1]),
    .O(\lm32_cpu/branch_target_d [3])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<1>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [0]),
    .DI(\lm32_cpu/instruction_unit/pc_d [3]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [1]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<1>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [3]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [1]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [1])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<0>  (
    .CI(Mram_mem_27),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [0]),
    .O(\lm32_cpu/branch_target_d [2])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<0>  (
    .CI(Mram_mem_27),
    .DI(\lm32_cpu/instruction_unit/pc_d [2]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [0]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<0>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [2]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [0]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [0])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<31>  (
    .CI(N303),
    .LI(\lm32_cpu/Mcount_cc_xor<31>_rt_6974 ),
    .O(N304)
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<30>  (
    .CI(\lm32_cpu/Mcount_cc_cy [29]),
    .LI(\lm32_cpu/Mcount_cc_cy<30>_rt_6913 ),
    .O(N302)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<30>  (
    .CI(\lm32_cpu/Mcount_cc_cy [29]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<30>_rt_6913 ),
    .O(N303)
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<29>  (
    .CI(\lm32_cpu/Mcount_cc_cy [28]),
    .LI(\lm32_cpu/Mcount_cc_cy<29>_rt_6914 ),
    .O(N3011)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<29>  (
    .CI(\lm32_cpu/Mcount_cc_cy [28]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<29>_rt_6914 ),
    .O(\lm32_cpu/Mcount_cc_cy [29])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<28>  (
    .CI(\lm32_cpu/Mcount_cc_cy [27]),
    .LI(\lm32_cpu/Mcount_cc_cy<28>_rt_6915 ),
    .O(N300)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<28>  (
    .CI(\lm32_cpu/Mcount_cc_cy [27]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<28>_rt_6915 ),
    .O(\lm32_cpu/Mcount_cc_cy [28])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<27>  (
    .CI(\lm32_cpu/Mcount_cc_cy [26]),
    .LI(\lm32_cpu/Mcount_cc_cy<27>_rt_6916 ),
    .O(N299)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<27>  (
    .CI(\lm32_cpu/Mcount_cc_cy [26]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<27>_rt_6916 ),
    .O(\lm32_cpu/Mcount_cc_cy [27])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<26>  (
    .CI(\lm32_cpu/Mcount_cc_cy [25]),
    .LI(\lm32_cpu/Mcount_cc_cy<26>_rt_6917 ),
    .O(N298)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<26>  (
    .CI(\lm32_cpu/Mcount_cc_cy [25]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<26>_rt_6917 ),
    .O(\lm32_cpu/Mcount_cc_cy [26])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<25>  (
    .CI(\lm32_cpu/Mcount_cc_cy [24]),
    .LI(\lm32_cpu/Mcount_cc_cy<25>_rt_6918 ),
    .O(N2971)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<25>  (
    .CI(\lm32_cpu/Mcount_cc_cy [24]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<25>_rt_6918 ),
    .O(\lm32_cpu/Mcount_cc_cy [25])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<24>  (
    .CI(\lm32_cpu/Mcount_cc_cy [23]),
    .LI(\lm32_cpu/Mcount_cc_cy<24>_rt_6919 ),
    .O(N2961)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<24>  (
    .CI(\lm32_cpu/Mcount_cc_cy [23]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<24>_rt_6919 ),
    .O(\lm32_cpu/Mcount_cc_cy [24])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<23>  (
    .CI(\lm32_cpu/Mcount_cc_cy [22]),
    .LI(\lm32_cpu/Mcount_cc_cy<23>_rt_6920 ),
    .O(N2951)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<23>  (
    .CI(\lm32_cpu/Mcount_cc_cy [22]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<23>_rt_6920 ),
    .O(\lm32_cpu/Mcount_cc_cy [23])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<22>  (
    .CI(\lm32_cpu/Mcount_cc_cy [21]),
    .LI(\lm32_cpu/Mcount_cc_cy<22>_rt_6921 ),
    .O(N2941)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<22>  (
    .CI(\lm32_cpu/Mcount_cc_cy [21]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<22>_rt_6921 ),
    .O(\lm32_cpu/Mcount_cc_cy [22])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<21>  (
    .CI(\lm32_cpu/Mcount_cc_cy [20]),
    .LI(\lm32_cpu/Mcount_cc_cy<21>_rt_6922 ),
    .O(N2931)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<21>  (
    .CI(\lm32_cpu/Mcount_cc_cy [20]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<21>_rt_6922 ),
    .O(\lm32_cpu/Mcount_cc_cy [21])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<20>  (
    .CI(\lm32_cpu/Mcount_cc_cy [19]),
    .LI(\lm32_cpu/Mcount_cc_cy<20>_rt_6923 ),
    .O(N2921)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<20>  (
    .CI(\lm32_cpu/Mcount_cc_cy [19]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<20>_rt_6923 ),
    .O(\lm32_cpu/Mcount_cc_cy [20])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<19>  (
    .CI(\lm32_cpu/Mcount_cc_cy [18]),
    .LI(\lm32_cpu/Mcount_cc_cy<19>_rt_6924 ),
    .O(N2911)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<19>  (
    .CI(\lm32_cpu/Mcount_cc_cy [18]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<19>_rt_6924 ),
    .O(\lm32_cpu/Mcount_cc_cy [19])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<18>  (
    .CI(\lm32_cpu/Mcount_cc_cy [17]),
    .LI(\lm32_cpu/Mcount_cc_cy<18>_rt_6925 ),
    .O(N2901)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<18>  (
    .CI(\lm32_cpu/Mcount_cc_cy [17]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<18>_rt_6925 ),
    .O(\lm32_cpu/Mcount_cc_cy [18])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<17>  (
    .CI(\lm32_cpu/Mcount_cc_cy [16]),
    .LI(\lm32_cpu/Mcount_cc_cy<17>_rt_6926 ),
    .O(N2891)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<17>  (
    .CI(\lm32_cpu/Mcount_cc_cy [16]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<17>_rt_6926 ),
    .O(\lm32_cpu/Mcount_cc_cy [17])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<16>  (
    .CI(\lm32_cpu/Mcount_cc_cy [15]),
    .LI(\lm32_cpu/Mcount_cc_cy<16>_rt_6927 ),
    .O(N2881)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<16>  (
    .CI(\lm32_cpu/Mcount_cc_cy [15]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<16>_rt_6927 ),
    .O(\lm32_cpu/Mcount_cc_cy [16])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<15>  (
    .CI(\lm32_cpu/Mcount_cc_cy [14]),
    .LI(\lm32_cpu/Mcount_cc_cy<15>_rt_6928 ),
    .O(N2871)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<15>  (
    .CI(\lm32_cpu/Mcount_cc_cy [14]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<15>_rt_6928 ),
    .O(\lm32_cpu/Mcount_cc_cy [15])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<14>  (
    .CI(\lm32_cpu/Mcount_cc_cy [13]),
    .LI(\lm32_cpu/Mcount_cc_cy<14>_rt_6929 ),
    .O(N2861)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<14>  (
    .CI(\lm32_cpu/Mcount_cc_cy [13]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<14>_rt_6929 ),
    .O(\lm32_cpu/Mcount_cc_cy [14])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<13>  (
    .CI(\lm32_cpu/Mcount_cc_cy [12]),
    .LI(\lm32_cpu/Mcount_cc_cy<13>_rt_6930 ),
    .O(N2851)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<13>  (
    .CI(\lm32_cpu/Mcount_cc_cy [12]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<13>_rt_6930 ),
    .O(\lm32_cpu/Mcount_cc_cy [13])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<12>  (
    .CI(\lm32_cpu/Mcount_cc_cy [11]),
    .LI(\lm32_cpu/Mcount_cc_cy<12>_rt_6931 ),
    .O(N2841)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<12>  (
    .CI(\lm32_cpu/Mcount_cc_cy [11]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<12>_rt_6931 ),
    .O(\lm32_cpu/Mcount_cc_cy [12])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<11>  (
    .CI(\lm32_cpu/Mcount_cc_cy [10]),
    .LI(\lm32_cpu/Mcount_cc_cy<11>_rt_6932 ),
    .O(N2831)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<11>  (
    .CI(\lm32_cpu/Mcount_cc_cy [10]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<11>_rt_6932 ),
    .O(\lm32_cpu/Mcount_cc_cy [11])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<10>  (
    .CI(\lm32_cpu/Mcount_cc_cy [9]),
    .LI(\lm32_cpu/Mcount_cc_cy<10>_rt_6933 ),
    .O(N2821)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<10>  (
    .CI(\lm32_cpu/Mcount_cc_cy [9]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<10>_rt_6933 ),
    .O(\lm32_cpu/Mcount_cc_cy [10])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<9>  (
    .CI(\lm32_cpu/Mcount_cc_cy [8]),
    .LI(\lm32_cpu/Mcount_cc_cy<9>_rt_6934 ),
    .O(N2811)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<9>  (
    .CI(\lm32_cpu/Mcount_cc_cy [8]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<9>_rt_6934 ),
    .O(\lm32_cpu/Mcount_cc_cy [9])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<8>  (
    .CI(\lm32_cpu/Mcount_cc_cy [7]),
    .LI(\lm32_cpu/Mcount_cc_cy<8>_rt_6935 ),
    .O(N2801)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<8>  (
    .CI(\lm32_cpu/Mcount_cc_cy [7]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<8>_rt_6935 ),
    .O(\lm32_cpu/Mcount_cc_cy [8])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<7>  (
    .CI(\lm32_cpu/Mcount_cc_cy [6]),
    .LI(\lm32_cpu/Mcount_cc_cy<7>_rt_6936 ),
    .O(N2791)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<7>  (
    .CI(\lm32_cpu/Mcount_cc_cy [6]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<7>_rt_6936 ),
    .O(\lm32_cpu/Mcount_cc_cy [7])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<6>  (
    .CI(\lm32_cpu/Mcount_cc_cy [5]),
    .LI(\lm32_cpu/Mcount_cc_cy<6>_rt_6937 ),
    .O(N2781)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<6>  (
    .CI(\lm32_cpu/Mcount_cc_cy [5]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<6>_rt_6937 ),
    .O(\lm32_cpu/Mcount_cc_cy [6])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<5>  (
    .CI(\lm32_cpu/Mcount_cc_cy [4]),
    .LI(\lm32_cpu/Mcount_cc_cy<5>_rt_6938 ),
    .O(N2771)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<5>  (
    .CI(\lm32_cpu/Mcount_cc_cy [4]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<5>_rt_6938 ),
    .O(\lm32_cpu/Mcount_cc_cy [5])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<4>  (
    .CI(\lm32_cpu/Mcount_cc_cy [3]),
    .LI(\lm32_cpu/Mcount_cc_cy<4>_rt_6939 ),
    .O(N2761)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<4>  (
    .CI(\lm32_cpu/Mcount_cc_cy [3]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<4>_rt_6939 ),
    .O(\lm32_cpu/Mcount_cc_cy [4])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<3>  (
    .CI(\lm32_cpu/Mcount_cc_cy [2]),
    .LI(\lm32_cpu/Mcount_cc_cy<3>_rt_6940 ),
    .O(N2751)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<3>  (
    .CI(\lm32_cpu/Mcount_cc_cy [2]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<3>_rt_6940 ),
    .O(\lm32_cpu/Mcount_cc_cy [3])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<2>  (
    .CI(\lm32_cpu/Mcount_cc_cy [1]),
    .LI(\lm32_cpu/Mcount_cc_cy<2>_rt_6941 ),
    .O(N2741)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<2>  (
    .CI(\lm32_cpu/Mcount_cc_cy [1]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<2>_rt_6941 ),
    .O(\lm32_cpu/Mcount_cc_cy [2])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<1>  (
    .CI(\lm32_cpu/Mcount_cc_cy [0]),
    .LI(\lm32_cpu/Mcount_cc_cy<1>_rt_6942 ),
    .O(N2731)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<1>  (
    .CI(\lm32_cpu/Mcount_cc_cy [0]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcount_cc_cy<1>_rt_6942 ),
    .O(\lm32_cpu/Mcount_cc_cy [1])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<0>  (
    .CI(Mram_mem_27),
    .LI(\lm32_cpu/Mcount_cc_lut [0]),
    .O(N2721)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<0>  (
    .CI(Mram_mem_27),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/Mcount_cc_lut [0]),
    .O(\lm32_cpu/Mcount_cc_cy [0])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<32>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [31]),
    .LI(basesoc_sdram_tccdcon_ready),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [32])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<31>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [31])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<31>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30]),
    .DI(\lm32_cpu/operand_0_x [31]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<31>  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<30>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [30])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<30>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29]),
    .DI(\lm32_cpu/operand_0_x [30]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<30>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<29>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [29])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<29>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28]),
    .DI(\lm32_cpu/operand_0_x [29]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<29>  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<28>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [28])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<28>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27]),
    .DI(\lm32_cpu/operand_0_x [28]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<28>  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<27>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [27])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<27>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26]),
    .DI(\lm32_cpu/operand_0_x [27]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<27>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<26>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [26])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<26>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25]),
    .DI(\lm32_cpu/operand_0_x [26]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<26>  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<25>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [25])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<25>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24]),
    .DI(\lm32_cpu/operand_0_x [25]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<25>  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<24>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [24])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<24>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23]),
    .DI(\lm32_cpu/operand_0_x [24]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<24>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<23>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [23])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<23>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22]),
    .DI(\lm32_cpu/operand_0_x [23]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<23>  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<22>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [22])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<22>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21]),
    .DI(\lm32_cpu/operand_0_x [22]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<22>  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<21>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [21])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<21>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20]),
    .DI(\lm32_cpu/operand_0_x [21]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<21>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<20>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [20])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<20>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19]),
    .DI(\lm32_cpu/operand_0_x [20]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<20>  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<19>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [19])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<19>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18]),
    .DI(\lm32_cpu/operand_0_x [19]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<19>  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<18>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [18])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<18>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17]),
    .DI(\lm32_cpu/operand_0_x [18]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<18>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<17>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [17])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<17>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16]),
    .DI(\lm32_cpu/operand_0_x [17]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<17>  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<16>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [16])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<16>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15]),
    .DI(\lm32_cpu/operand_0_x [16]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<16>  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<15>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [15])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<15>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14]),
    .DI(\lm32_cpu/operand_0_x [15]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<15>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<14>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [14])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<14>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13]),
    .DI(\lm32_cpu/operand_0_x [14]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<14>  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<13>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [13])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<13>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12]),
    .DI(\lm32_cpu/operand_0_x [13]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<13>  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<12>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [12])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<12>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11]),
    .DI(\lm32_cpu/operand_0_x [12]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<12>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<11>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [11])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<11>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10]),
    .DI(\lm32_cpu/operand_0_x [11]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<11>  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<10>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [10])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<10>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9]),
    .DI(\lm32_cpu/operand_0_x [10]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<9>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [9])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<9>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8]),
    .DI(\lm32_cpu/operand_0_x [9]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<8>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [8])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<8>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7]),
    .DI(\lm32_cpu/operand_0_x [8]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<7>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [7])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<7>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6]),
    .DI(\lm32_cpu/operand_0_x [7]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/operand_1_x [7]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<6>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [6])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<6>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5]),
    .DI(\lm32_cpu/operand_0_x [6]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<5>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [5])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<5>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4]),
    .DI(\lm32_cpu/operand_0_x [5]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<4>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [4])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<4>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3]),
    .DI(\lm32_cpu/operand_0_x [4]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<3>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [3])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<3>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2]),
    .DI(\lm32_cpu/operand_0_x [3]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<2>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [2])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<2>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1]),
    .DI(\lm32_cpu/operand_0_x [2]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<1>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [1])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<1>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0]),
    .DI(\lm32_cpu/operand_0_x [1]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<0>  (
    .CI(\lm32_cpu/adder_op_x_3385 ),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [0])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<0>  (
    .CI(\lm32_cpu/adder_op_x_3385 ),
    .DI(\lm32_cpu/operand_0_x [0]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<31>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [31])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<31>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30]),
    .DI(\lm32_cpu/operand_0_x [31]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<31>  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<30>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [30])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<30>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29]),
    .DI(\lm32_cpu/operand_0_x [30]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<30>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<29>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [29])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<29>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28]),
    .DI(\lm32_cpu/operand_0_x [29]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<29>  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<28>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [28])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<28>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27]),
    .DI(\lm32_cpu/operand_0_x [28]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<28>  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<27>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [27])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<27>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26]),
    .DI(\lm32_cpu/operand_0_x [27]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<27>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<26>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [26])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<26>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25]),
    .DI(\lm32_cpu/operand_0_x [26]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<26>  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<25>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [25])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<25>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24]),
    .DI(\lm32_cpu/operand_0_x [25]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<25>  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<24>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [24])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<24>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23]),
    .DI(\lm32_cpu/operand_0_x [24]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<24>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<23>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [23])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<23>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22]),
    .DI(\lm32_cpu/operand_0_x [23]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<23>  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<22>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [22])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<22>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21]),
    .DI(\lm32_cpu/operand_0_x [22]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<22>  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<21>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [21])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<21>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20]),
    .DI(\lm32_cpu/operand_0_x [21]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<21>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<20>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [20])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<20>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19]),
    .DI(\lm32_cpu/operand_0_x [20]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<20>  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<19>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [19])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<19>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18]),
    .DI(\lm32_cpu/operand_0_x [19]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<19>  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<18>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [18])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<18>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17]),
    .DI(\lm32_cpu/operand_0_x [18]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<18>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<17>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [17])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<17>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16]),
    .DI(\lm32_cpu/operand_0_x [17]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<17>  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<16>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [16])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<16>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15]),
    .DI(\lm32_cpu/operand_0_x [16]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<16>  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<15>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [15])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<15>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14]),
    .DI(\lm32_cpu/operand_0_x [15]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<15>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<14>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [14])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<14>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13]),
    .DI(\lm32_cpu/operand_0_x [14]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<14>  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<13>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [13])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<13>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12]),
    .DI(\lm32_cpu/operand_0_x [13]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<13>  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<12>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [12])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<12>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11]),
    .DI(\lm32_cpu/operand_0_x [12]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<12>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<11>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [11])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<11>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10]),
    .DI(\lm32_cpu/operand_0_x [11]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<11>  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<10>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [10])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<10>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9]),
    .DI(\lm32_cpu/operand_0_x [10]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<9>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [9])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<9>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8]),
    .DI(\lm32_cpu/operand_0_x [9]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<8>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [8])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<8>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7]),
    .DI(\lm32_cpu/operand_0_x [8]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<7>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [7])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<7>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6]),
    .DI(\lm32_cpu/operand_0_x [7]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/operand_1_x [7]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<6>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [6])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<6>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5]),
    .DI(\lm32_cpu/operand_0_x [6]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<5>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [5])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<5>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4]),
    .DI(\lm32_cpu/operand_0_x [5]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<4>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [4])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<4>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3]),
    .DI(\lm32_cpu/operand_0_x [4]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<3>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [3])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<3>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2]),
    .DI(\lm32_cpu/operand_0_x [3]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<2>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [2])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<2>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1]),
    .DI(\lm32_cpu/operand_0_x [2]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<1>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [1])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<1>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0]),
    .DI(\lm32_cpu/operand_0_x [1]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<0>  (
    .CI(\lm32_cpu/adder_op_x_3385 ),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [0])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<0>  (
    .CI(\lm32_cpu/adder_op_x_3385 ),
    .DI(\lm32_cpu/operand_0_x [0]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<10>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [9]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [10]),
    .O(\lm32_cpu/cmp_zero )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .I2(\lm32_cpu/operand_0_x [31]),
    .I3(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [10])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<9>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [8]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [9]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [9])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .I2(\lm32_cpu/operand_0_x [28]),
    .I3(\lm32_cpu/operand_1_x [28]),
    .I4(\lm32_cpu/operand_0_x [29]),
    .I5(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [9])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<8>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [7]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [8]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [8])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .I2(\lm32_cpu/operand_0_x [25]),
    .I3(\lm32_cpu/operand_1_x [25]),
    .I4(\lm32_cpu/operand_0_x [26]),
    .I5(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [8])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<7>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [6]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [7]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .I2(\lm32_cpu/operand_0_x [22]),
    .I3(\lm32_cpu/operand_1_x [22]),
    .I4(\lm32_cpu/operand_0_x [23]),
    .I5(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [7])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<6>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [5]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [6]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .I2(\lm32_cpu/operand_0_x [19]),
    .I3(\lm32_cpu/operand_1_x [19]),
    .I4(\lm32_cpu/operand_0_x [20]),
    .I5(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [6])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<5>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [4]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [5]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .I2(\lm32_cpu/operand_0_x [16]),
    .I3(\lm32_cpu/operand_1_x [16]),
    .I4(\lm32_cpu/operand_0_x [17]),
    .I5(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [5])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<4>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [3]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [4]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .I2(\lm32_cpu/operand_0_x [13]),
    .I3(\lm32_cpu/operand_1_x [13]),
    .I4(\lm32_cpu/operand_0_x [14]),
    .I5(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [4])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<3>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [2]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [3]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .I2(\lm32_cpu/operand_0_x [10]),
    .I3(\lm32_cpu/operand_1_x [10]),
    .I4(\lm32_cpu/operand_0_x [11]),
    .I5(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [3])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<2>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [1]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [2]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .I2(\lm32_cpu/operand_0_x [7]),
    .I3(\lm32_cpu/operand_1_x [7]),
    .I4(\lm32_cpu/operand_0_x [8]),
    .I5(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [2])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<1>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [0]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [1]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/operand_0_x [4]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/operand_0_x [5]),
    .I5(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [1])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [0]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/operand_0_x [1]),
    .I3(\lm32_cpu/operand_1_x [1]),
    .I4(\lm32_cpu/operand_0_x [2]),
    .I5(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [0])
  );
  FDR   \lm32_cpu/cc_31  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<31>_FRB_3472 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [31])
  );
  FDR   \lm32_cpu/cc_30  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<30>_FRB_3473 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [30])
  );
  FDR   \lm32_cpu/cc_29  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<29>_FRB_3474 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [29])
  );
  FDR   \lm32_cpu/cc_28  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<28>_FRB_3475 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [28])
  );
  FDR   \lm32_cpu/cc_27  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<27>_FRB_3476 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [27])
  );
  FDR   \lm32_cpu/cc_26  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<26>_FRB_3477 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [26])
  );
  FDR   \lm32_cpu/cc_25  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<25>_FRB_3478 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [25])
  );
  FDR   \lm32_cpu/cc_24  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<24>_FRB_3479 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [24])
  );
  FDR   \lm32_cpu/cc_23  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<23>_FRB_3480 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [23])
  );
  FDR   \lm32_cpu/cc_22  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<22>_FRB_3481 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [22])
  );
  FDR   \lm32_cpu/cc_21  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<21>_FRB_3482 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [21])
  );
  FDR   \lm32_cpu/cc_20  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<20>_FRB_3483 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [20])
  );
  FDR   \lm32_cpu/cc_19  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<19>_FRB_3484 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [19])
  );
  FDR   \lm32_cpu/cc_18  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<18>_FRB_3485 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [18])
  );
  FDR   \lm32_cpu/cc_17  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<17>_FRB_3486 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [17])
  );
  FDR   \lm32_cpu/cc_16  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<16>_FRB_3487 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [16])
  );
  FDR   \lm32_cpu/cc_15  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<15>_FRB_3488 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [15])
  );
  FDR   \lm32_cpu/cc_14  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<14>_FRB_3489 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [14])
  );
  FDR   \lm32_cpu/cc_13  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<13>_FRB_3490 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [13])
  );
  FDR   \lm32_cpu/cc_12  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<12>_FRB_3491 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [12])
  );
  FDR   \lm32_cpu/cc_11  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<11>_FRB_3492 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [11])
  );
  FDR   \lm32_cpu/cc_10  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<10>_FRB_3493 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [10])
  );
  FDR   \lm32_cpu/cc_9  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<9>_FRB_3494 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [9])
  );
  FDR   \lm32_cpu/cc_8  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<8>_FRB_3495 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [8])
  );
  FDR   \lm32_cpu/cc_7  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<7>_FRB_3496 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [7])
  );
  FDR   \lm32_cpu/cc_6  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<6>_FRB_3497 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [6])
  );
  FDR   \lm32_cpu/cc_5  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<5>_FRB_3498 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [5])
  );
  FDR   \lm32_cpu/cc_4  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<4>_FRB_3499 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [4])
  );
  FDR   \lm32_cpu/cc_3  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<3>_FRB_3500 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [3])
  );
  FDR   \lm32_cpu/cc_2  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<2>_FRB_3501 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [2])
  );
  FDR   \lm32_cpu/cc_1  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<1>_FRB_3502 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [1])
  );
  FDR   \lm32_cpu/cc_0  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<0>_FRB_3503 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/cc [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers40  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [30]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers40_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [30])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers39  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [29]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers39_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [29])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers41  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [31]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers41_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [31])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers37  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [27]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers37_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [27])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers36  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [26]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers36_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [26])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers38  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [28]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers38_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [28])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers34  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [24]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers34_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [24])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers33  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [23]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers33_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [23])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers35  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [25]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers35_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [25])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers32  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [22]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers32_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [22])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers31  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [21]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers31_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [21])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers30  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [20]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers30_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [20])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers29  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [19]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers29_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [19])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers27  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [17]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers27_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [17])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers26  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [16]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers26_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [16])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers28  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [18]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers28_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [18])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers25  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [15]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers25_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [15])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers24  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [14]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers24_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [14])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers23  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [13]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers23_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [13])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers22  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [12]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers22_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [12])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers20  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [10]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers20_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [10])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers10  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [9]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers10_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [9])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers21  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [11]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers21_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [11])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers9  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [8]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers9_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [8])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers8  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [7]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers8_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [7])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers7  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [6]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers7_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [6])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers6  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [5]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers6_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [5])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers4  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [3]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers4_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [3])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers3  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [2]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers3_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [2])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers5  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [4]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers5_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [4])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers2  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [1]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers2_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [1])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers133  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [0]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers133_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers132  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [31]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers132_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [31])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers131  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [30]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers131_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [30])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers129  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [28]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers129_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [28])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers128  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [27]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers128_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [27])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers130  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [29]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers130_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [29])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers127  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [26]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers127_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [26])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers126  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [25]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers126_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [25])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers125  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [24]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers125_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [24])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers124  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [23]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers124_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [23])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers122  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [21]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers122_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [21])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers121  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [20]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers121_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [20])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers123  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [22]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers123_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [22])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers120  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [19]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers120_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [19])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers119  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [18]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers119_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [18])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers118  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [17]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers118_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [17])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers117  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [16]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers117_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [16])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers115  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [14]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers115_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [14])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers114  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [13]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers114_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [13])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers116  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [15]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers116_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [15])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers113  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [12]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers113_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [12])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers112  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [11]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers112_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [11])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers111  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [10]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers111_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [10])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers110  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [9]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers110_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [9])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers18  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [7]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers18_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [7])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers17  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [6]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers17_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [6])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers19  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [8]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers19_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [8])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers16  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [5]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers16_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [5])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers15  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [4]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers15_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [4])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers14  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [3]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers14_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [3])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers13  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [2]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers13_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [2])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers11  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [0]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers11_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers12  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [1]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers12_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [1])
  );
  FDR   \lm32_cpu/write_enable_w  (
    .C(sys_clk),
    .D(\lm32_cpu/write_enable_m_4011 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_enable_w_4277 )
  );
  FDRE   \lm32_cpu/m_bypass_enable_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/m_bypass_enable_x ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/m_bypass_enable_m_4049 )
  );
  FDRE   \lm32_cpu/branch_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_x ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_m_4048 )
  );
  FDRE   \lm32_cpu/csr_write_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/csr_write_enable_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/csr_write_enable_x_4116 )
  );
  FDRE   \lm32_cpu/eret_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/eret_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eret_x_4117 )
  );
  FDRE   \lm32_cpu/scall_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/scall_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/scall_x_4118 )
  );
  FDRE   \lm32_cpu/csr_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/csr_x [2])
  );
  FDRE   \lm32_cpu/csr_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/csr_x [1])
  );
  FDRE   \lm32_cpu/csr_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/csr_x [0])
  );
  FDRE   \lm32_cpu/write_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_enable_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_enable_x_4137 )
  );
  FDRE   \lm32_cpu/x_bypass_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_bypass_enable_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/x_bypass_enable_x_4139 )
  );
  FDRE   \lm32_cpu/branch_target_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<29> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [31])
  );
  FDRE   \lm32_cpu/branch_target_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<28> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [30])
  );
  FDRE   \lm32_cpu/branch_target_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<27> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [29])
  );
  FDRE   \lm32_cpu/branch_target_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<26> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [28])
  );
  FDRE   \lm32_cpu/branch_target_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<25> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [27])
  );
  FDRE   \lm32_cpu/branch_target_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<24> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [26])
  );
  FDRE   \lm32_cpu/branch_target_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<23> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [25])
  );
  FDRE   \lm32_cpu/branch_target_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<22> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [24])
  );
  FDRE   \lm32_cpu/branch_target_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<21> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [23])
  );
  FDRE   \lm32_cpu/branch_target_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<20> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [22])
  );
  FDRE   \lm32_cpu/branch_target_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<19> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [21])
  );
  FDRE   \lm32_cpu/branch_target_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<18> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [20])
  );
  FDRE   \lm32_cpu/branch_target_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<17> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [19])
  );
  FDRE   \lm32_cpu/branch_target_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<16> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [18])
  );
  FDRE   \lm32_cpu/branch_target_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<15> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [17])
  );
  FDRE   \lm32_cpu/branch_target_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<14> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [16])
  );
  FDRE   \lm32_cpu/branch_target_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<13> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [15])
  );
  FDRE   \lm32_cpu/branch_target_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<12> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [14])
  );
  FDRE   \lm32_cpu/branch_target_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<11> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [13])
  );
  FDRE   \lm32_cpu/branch_target_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<10> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [12])
  );
  FDRE   \lm32_cpu/branch_target_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<9> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [11])
  );
  FDRE   \lm32_cpu/branch_target_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<8> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [10])
  );
  FDRE   \lm32_cpu/branch_target_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<7> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [9])
  );
  FDRE   \lm32_cpu/branch_target_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<6> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [8])
  );
  FDRE   \lm32_cpu/branch_target_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<5> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [7])
  );
  FDRE   \lm32_cpu/branch_target_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<4> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [6])
  );
  FDRE   \lm32_cpu/branch_target_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<3> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [5])
  );
  FDRE   \lm32_cpu/branch_target_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<2> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [4])
  );
  FDRE   \lm32_cpu/branch_target_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<1> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [3])
  );
  FDRE   \lm32_cpu/branch_target_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<0> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_m [2])
  );
  FDRE   \lm32_cpu/branch_target_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<29> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [31])
  );
  FDRE   \lm32_cpu/branch_target_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<28> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [30])
  );
  FDRE   \lm32_cpu/branch_target_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<27> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [29])
  );
  FDRE   \lm32_cpu/branch_target_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<26> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [28])
  );
  FDRE   \lm32_cpu/branch_target_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<25> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [27])
  );
  FDRE   \lm32_cpu/branch_target_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<24> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [26])
  );
  FDRE   \lm32_cpu/branch_target_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<23> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [25])
  );
  FDRE   \lm32_cpu/branch_target_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<22> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [24])
  );
  FDRE   \lm32_cpu/branch_target_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<21> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [23])
  );
  FDRE   \lm32_cpu/branch_target_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<20> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [22])
  );
  FDRE   \lm32_cpu/branch_target_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<19> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [21])
  );
  FDRE   \lm32_cpu/branch_target_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<18> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [20])
  );
  FDRE   \lm32_cpu/branch_target_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<17> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [19])
  );
  FDRE   \lm32_cpu/branch_target_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<16> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [18])
  );
  FDRE   \lm32_cpu/branch_target_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<15> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [17])
  );
  FDRE   \lm32_cpu/branch_target_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<14> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [16])
  );
  FDRE   \lm32_cpu/branch_target_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<13> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [15])
  );
  FDRE   \lm32_cpu/branch_target_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<12> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [14])
  );
  FDRE   \lm32_cpu/branch_target_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<11> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [13])
  );
  FDRE   \lm32_cpu/branch_target_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<10> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [12])
  );
  FDRE   \lm32_cpu/branch_target_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<9> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [11])
  );
  FDRE   \lm32_cpu/branch_target_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<8> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [10])
  );
  FDRE   \lm32_cpu/branch_target_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<7> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [9])
  );
  FDRE   \lm32_cpu/branch_target_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<6> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [8])
  );
  FDRE   \lm32_cpu/branch_target_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<5> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [7])
  );
  FDRE   \lm32_cpu/branch_target_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<4> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [6])
  );
  FDRE   \lm32_cpu/branch_target_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<3> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [5])
  );
  FDRE   \lm32_cpu/branch_target_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<2> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [4])
  );
  FDRE   \lm32_cpu/branch_target_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<1> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [3])
  );
  FDRE   \lm32_cpu/branch_target_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<0> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_target_x [2])
  );
  FDR   \lm32_cpu/operand_w_31  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<31> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [31])
  );
  FDR   \lm32_cpu/operand_w_30  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<30> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [30])
  );
  FDR   \lm32_cpu/operand_w_29  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<29> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [29])
  );
  FDR   \lm32_cpu/operand_w_28  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<28> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [28])
  );
  FDR   \lm32_cpu/operand_w_27  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<27> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [27])
  );
  FDR   \lm32_cpu/operand_w_26  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<26> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [26])
  );
  FDR   \lm32_cpu/operand_w_25  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<25> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [25])
  );
  FDR   \lm32_cpu/operand_w_24  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<24> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [24])
  );
  FDR   \lm32_cpu/operand_w_23  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<23> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [23])
  );
  FDR   \lm32_cpu/operand_w_22  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<22> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [22])
  );
  FDR   \lm32_cpu/operand_w_21  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<21> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [21])
  );
  FDR   \lm32_cpu/operand_w_20  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<20> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [20])
  );
  FDR   \lm32_cpu/operand_w_19  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<19> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [19])
  );
  FDR   \lm32_cpu/operand_w_18  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<18> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [18])
  );
  FDR   \lm32_cpu/operand_w_17  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<17> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [17])
  );
  FDR   \lm32_cpu/operand_w_16  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<16> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [16])
  );
  FDR   \lm32_cpu/operand_w_15  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<15> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [15])
  );
  FDR   \lm32_cpu/operand_w_14  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<14> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [14])
  );
  FDR   \lm32_cpu/operand_w_13  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<13> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [13])
  );
  FDR   \lm32_cpu/operand_w_12  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<12> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [12])
  );
  FDR   \lm32_cpu/operand_w_11  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<11> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [11])
  );
  FDR   \lm32_cpu/operand_w_10  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<10> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [10])
  );
  FDR   \lm32_cpu/operand_w_9  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<9> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [9])
  );
  FDR   \lm32_cpu/operand_w_8  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<8> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [8])
  );
  FDR   \lm32_cpu/operand_w_7  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<7> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [7])
  );
  FDR   \lm32_cpu/operand_w_6  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<6> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [6])
  );
  FDR   \lm32_cpu/operand_w_5  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<5> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [5])
  );
  FDR   \lm32_cpu/operand_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<4> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [4])
  );
  FDR   \lm32_cpu/operand_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<3> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [3])
  );
  FDR   \lm32_cpu/operand_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<2> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [2])
  );
  FDR   \lm32_cpu/operand_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<1> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [1])
  );
  FDR   \lm32_cpu/operand_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<0> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_w [0])
  );
  FDRE   \lm32_cpu/operand_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [31])
  );
  FDRE   \lm32_cpu/operand_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [30])
  );
  FDRE   \lm32_cpu/operand_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [29])
  );
  FDRE   \lm32_cpu/operand_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [28])
  );
  FDRE   \lm32_cpu/operand_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [27])
  );
  FDRE   \lm32_cpu/operand_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [26])
  );
  FDRE   \lm32_cpu/operand_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [25])
  );
  FDRE   \lm32_cpu/operand_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [24])
  );
  FDRE   \lm32_cpu/operand_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [23])
  );
  FDRE   \lm32_cpu/operand_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [22])
  );
  FDRE   \lm32_cpu/operand_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [21])
  );
  FDRE   \lm32_cpu/operand_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [20])
  );
  FDRE   \lm32_cpu/operand_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [19])
  );
  FDRE   \lm32_cpu/operand_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [18])
  );
  FDRE   \lm32_cpu/operand_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [17])
  );
  FDRE   \lm32_cpu/operand_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [16])
  );
  FDRE   \lm32_cpu/operand_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [15])
  );
  FDRE   \lm32_cpu/operand_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [14])
  );
  FDRE   \lm32_cpu/operand_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [13])
  );
  FDRE   \lm32_cpu/operand_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [12])
  );
  FDRE   \lm32_cpu/operand_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [11])
  );
  FDRE   \lm32_cpu/operand_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [10])
  );
  FDRE   \lm32_cpu/operand_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [9])
  );
  FDRE   \lm32_cpu/operand_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [8])
  );
  FDRE   \lm32_cpu/operand_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [7])
  );
  FDRE   \lm32_cpu/operand_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [6])
  );
  FDRE   \lm32_cpu/operand_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [5])
  );
  FDRE   \lm32_cpu/operand_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [4])
  );
  FDRE   \lm32_cpu/operand_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [3])
  );
  FDRE   \lm32_cpu/operand_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [2])
  );
  FDRE   \lm32_cpu/operand_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [1])
  );
  FDRE   \lm32_cpu/operand_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_m [0])
  );
  FDRE   \lm32_cpu/condition_met_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_met_x ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/condition_met_m_4037 )
  );
  FDRE   \lm32_cpu/eba_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [31])
  );
  FDRE   \lm32_cpu/eba_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [30])
  );
  FDRE   \lm32_cpu/eba_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [29])
  );
  FDRE   \lm32_cpu/eba_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [28])
  );
  FDRE   \lm32_cpu/eba_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [27])
  );
  FDRE   \lm32_cpu/eba_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [26])
  );
  FDRE   \lm32_cpu/eba_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [25])
  );
  FDRE   \lm32_cpu/eba_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [24])
  );
  FDRE   \lm32_cpu/eba_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [23])
  );
  FDRE   \lm32_cpu/eba_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [22])
  );
  FDRE   \lm32_cpu/eba_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [21])
  );
  FDRE   \lm32_cpu/eba_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [20])
  );
  FDRE   \lm32_cpu/eba_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [19])
  );
  FDRE   \lm32_cpu/eba_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [18])
  );
  FDRE   \lm32_cpu/eba_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [17])
  );
  FDRE   \lm32_cpu/eba_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [16])
  );
  FDRE   \lm32_cpu/eba_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [15])
  );
  FDRE   \lm32_cpu/eba_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [14])
  );
  FDRE   \lm32_cpu/eba_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [13])
  );
  FDRE   \lm32_cpu/eba_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [12])
  );
  FDRE   \lm32_cpu/eba_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [11])
  );
  FDRE   \lm32_cpu/eba_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [10])
  );
  FDRE   \lm32_cpu/eba_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o ),
    .D(\lm32_cpu/operand_1_x [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/eba [9])
  );
  FDRE   \lm32_cpu/operand_1_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [31])
  );
  FDRE   \lm32_cpu/operand_1_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [30])
  );
  FDRE   \lm32_cpu/operand_1_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [29])
  );
  FDRE   \lm32_cpu/operand_1_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [28])
  );
  FDRE   \lm32_cpu/operand_1_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [27])
  );
  FDRE   \lm32_cpu/operand_1_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [26])
  );
  FDRE   \lm32_cpu/operand_1_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [25])
  );
  FDRE   \lm32_cpu/operand_1_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [24])
  );
  FDRE   \lm32_cpu/operand_1_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [23])
  );
  FDRE   \lm32_cpu/operand_1_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [22])
  );
  FDRE   \lm32_cpu/operand_1_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [21])
  );
  FDRE   \lm32_cpu/operand_1_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [20])
  );
  FDRE   \lm32_cpu/operand_1_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [19])
  );
  FDRE   \lm32_cpu/operand_1_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [18])
  );
  FDRE   \lm32_cpu/operand_1_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [17])
  );
  FDRE   \lm32_cpu/operand_1_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [16])
  );
  FDRE   \lm32_cpu/operand_1_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [15])
  );
  FDRE   \lm32_cpu/operand_1_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [14])
  );
  FDRE   \lm32_cpu/operand_1_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [13])
  );
  FDRE   \lm32_cpu/operand_1_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [12])
  );
  FDRE   \lm32_cpu/operand_1_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [11])
  );
  FDRE   \lm32_cpu/operand_1_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [10])
  );
  FDRE   \lm32_cpu/operand_1_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [9])
  );
  FDRE   \lm32_cpu/operand_1_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [8])
  );
  FDRE   \lm32_cpu/operand_1_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [7])
  );
  FDRE   \lm32_cpu/operand_1_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [6])
  );
  FDRE   \lm32_cpu/operand_1_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [5])
  );
  FDRE   \lm32_cpu/operand_1_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [4])
  );
  FDRE   \lm32_cpu/operand_1_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [3])
  );
  FDRE   \lm32_cpu/operand_1_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [2])
  );
  FDRE   \lm32_cpu/operand_1_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [1])
  );
  FDRE   \lm32_cpu/operand_1_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_1_x [0])
  );
  FDRE   \lm32_cpu/store_operand_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [31])
  );
  FDRE   \lm32_cpu/store_operand_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [30])
  );
  FDRE   \lm32_cpu/store_operand_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [29])
  );
  FDRE   \lm32_cpu/store_operand_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [28])
  );
  FDRE   \lm32_cpu/store_operand_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [27])
  );
  FDRE   \lm32_cpu/store_operand_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [26])
  );
  FDRE   \lm32_cpu/store_operand_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [25])
  );
  FDRE   \lm32_cpu/store_operand_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [24])
  );
  FDRE   \lm32_cpu/store_operand_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [23])
  );
  FDRE   \lm32_cpu/store_operand_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [22])
  );
  FDRE   \lm32_cpu/store_operand_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [21])
  );
  FDRE   \lm32_cpu/store_operand_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [20])
  );
  FDRE   \lm32_cpu/store_operand_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [19])
  );
  FDRE   \lm32_cpu/store_operand_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [18])
  );
  FDRE   \lm32_cpu/store_operand_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [17])
  );
  FDRE   \lm32_cpu/store_operand_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [16])
  );
  FDRE   \lm32_cpu/store_operand_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [15])
  );
  FDRE   \lm32_cpu/store_operand_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [14])
  );
  FDRE   \lm32_cpu/store_operand_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [13])
  );
  FDRE   \lm32_cpu/store_operand_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [12])
  );
  FDRE   \lm32_cpu/store_operand_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [11])
  );
  FDRE   \lm32_cpu/store_operand_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [10])
  );
  FDRE   \lm32_cpu/store_operand_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [9])
  );
  FDRE   \lm32_cpu/store_operand_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [8])
  );
  FDRE   \lm32_cpu/store_operand_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [7])
  );
  FDRE   \lm32_cpu/store_operand_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [6])
  );
  FDRE   \lm32_cpu/store_operand_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [5])
  );
  FDRE   \lm32_cpu/store_operand_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [4])
  );
  FDRE   \lm32_cpu/store_operand_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [3])
  );
  FDRE   \lm32_cpu/store_operand_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [2])
  );
  FDRE   \lm32_cpu/store_operand_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [1])
  );
  FDRE   \lm32_cpu/store_operand_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_operand_x [0])
  );
  FDRE   \lm32_cpu/branch_predict_taken_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_predict_taken_x_4122 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_predict_taken_m_4046 )
  );
  FDR   \lm32_cpu/write_idx_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_idx_w [4])
  );
  FDR   \lm32_cpu/write_idx_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_idx_w [3])
  );
  FDR   \lm32_cpu/write_idx_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_idx_w [2])
  );
  FDR   \lm32_cpu/write_idx_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_idx_w [1])
  );
  FDR   \lm32_cpu/write_idx_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_idx_w [0])
  );
  FDR   \lm32_cpu/w_result_sel_mul_w  (
    .C(sys_clk),
    .D(\lm32_cpu/w_result_sel_mul_m ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/w_result_sel_mul_w_4283 )
  );
  FDR   \lm32_cpu/w_result_sel_load_w  (
    .C(sys_clk),
    .D(\lm32_cpu/w_result_sel_load_m ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/w_result_sel_load_w_4284 )
  );
  FDRE   \lm32_cpu/write_idx_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<4> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_idx_m [4])
  );
  FDRE   \lm32_cpu/write_idx_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<3> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_idx_m [3])
  );
  FDRE   \lm32_cpu/write_idx_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<2> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_idx_m [2])
  );
  FDRE   \lm32_cpu/write_idx_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<1> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_idx_m [1])
  );
  FDRE   \lm32_cpu/write_idx_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<0> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_idx_m [0])
  );
  FDRE   \lm32_cpu/branch_predict_taken_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_predict_taken_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_predict_taken_x_4122 )
  );
  FDRE   \lm32_cpu/load_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_x_4128 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_m_4044 )
  );
  FDRE   \lm32_cpu/store_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_x_4127 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_m_4043 )
  );
  FDRE   \lm32_cpu/branch_predict_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_predict_x ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_predict_m_4047 )
  );
  FDRE   \lm32_cpu/m_result_sel_shift_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/m_result_sel_shift_x ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/m_result_sel_shift_m_4052 )
  );
  FDRE   \lm32_cpu/m_result_sel_compare_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/m_result_sel_compare_x ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/m_result_sel_compare_m_4053 )
  );
  FDRE   \lm32_cpu/operand_0_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [31])
  );
  FDRE   \lm32_cpu/operand_0_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [30])
  );
  FDRE   \lm32_cpu/operand_0_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [29])
  );
  FDRE   \lm32_cpu/operand_0_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [28])
  );
  FDRE   \lm32_cpu/operand_0_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [27])
  );
  FDRE   \lm32_cpu/operand_0_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [26])
  );
  FDRE   \lm32_cpu/operand_0_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [25])
  );
  FDRE   \lm32_cpu/operand_0_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [24])
  );
  FDRE   \lm32_cpu/operand_0_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [23])
  );
  FDRE   \lm32_cpu/operand_0_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [22])
  );
  FDRE   \lm32_cpu/operand_0_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [21])
  );
  FDRE   \lm32_cpu/operand_0_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [20])
  );
  FDRE   \lm32_cpu/operand_0_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [19])
  );
  FDRE   \lm32_cpu/operand_0_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [18])
  );
  FDRE   \lm32_cpu/operand_0_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [17])
  );
  FDRE   \lm32_cpu/operand_0_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [16])
  );
  FDRE   \lm32_cpu/operand_0_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [15])
  );
  FDRE   \lm32_cpu/operand_0_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [14])
  );
  FDRE   \lm32_cpu/operand_0_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [13])
  );
  FDRE   \lm32_cpu/operand_0_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [12])
  );
  FDRE   \lm32_cpu/operand_0_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [11])
  );
  FDRE   \lm32_cpu/operand_0_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [10])
  );
  FDRE   \lm32_cpu/operand_0_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [9])
  );
  FDRE   \lm32_cpu/operand_0_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [8])
  );
  FDRE   \lm32_cpu/operand_0_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [7])
  );
  FDRE   \lm32_cpu/operand_0_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [6])
  );
  FDRE   \lm32_cpu/operand_0_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [5])
  );
  FDRE   \lm32_cpu/operand_0_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [4])
  );
  FDRE   \lm32_cpu/operand_0_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [3])
  );
  FDRE   \lm32_cpu/operand_0_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [2])
  );
  FDRE   \lm32_cpu/operand_0_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [1])
  );
  FDRE   \lm32_cpu/operand_0_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/operand_0_x [0])
  );
  FDR   \lm32_cpu/exception_w  (
    .C(sys_clk),
    .D(\lm32_cpu/exception_m_4045 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/exception_w_4276 )
  );
  FDR   \lm32_cpu/valid_w  (
    .C(sys_clk),
    .D(\lm32_cpu/GND_3_o_valid_m_MUX_1441_o ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/valid_w_4317 )
  );
  FDRE   \lm32_cpu/exception_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/exception_x_stall_x_AND_1719_o ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/exception_m_4045 )
  );
  FDRE   \lm32_cpu/condition_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/condition_x [2])
  );
  FDRE   \lm32_cpu/condition_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/condition_x [1])
  );
  FDRE   \lm32_cpu/condition_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/condition_x [0])
  );
  FDRE   \lm32_cpu/direction_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/direction_x_4125 )
  );
  FDRE   \lm32_cpu/adder_op_x_n  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_op_d_INV_319_o ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/adder_op_x_n_4126 )
  );
  FDRE   \lm32_cpu/adder_op_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_op_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/adder_op_x_3385 )
  );
  FDRE   \lm32_cpu/store_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/store_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/store_x_4127 )
  );
  FDRE   \lm32_cpu/load_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/load_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_x_4128 )
  );
  FDRE   \lm32_cpu/write_idx_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_idx_x [4])
  );
  FDRE   \lm32_cpu/write_idx_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_idx_x [3])
  );
  FDRE   \lm32_cpu/write_idx_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_idx_x [2])
  );
  FDRE   \lm32_cpu/write_idx_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_idx_x [1])
  );
  FDRE   \lm32_cpu/write_idx_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_idx_x [0])
  );
  FDRE   \lm32_cpu/x_result_sel_add_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_add_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/x_result_sel_add_x_4143 )
  );
  FDRE   \lm32_cpu/x_result_sel_mc_arith_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_mc_arith_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/x_result_sel_mc_arith_x_4145 )
  );
  FDRE   \lm32_cpu/x_result_sel_csr_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_csr_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/x_result_sel_csr_x_4146 )
  );
  FDRE   \lm32_cpu/x_result_sel_sext_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_sext_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/x_result_sel_sext_x_4144 )
  );
  FDRE   \lm32_cpu/interrupt_unit/im_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [31])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [30])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [29])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [28])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [27])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [26])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [25])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [24])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [23])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [22])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [21])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [20])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [19])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [18])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [17])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [16])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [15])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [14])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [13])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [12])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [11])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [10])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [9])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [8])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [7])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [6])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [5])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [4])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [3])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [2])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [1])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/im [0])
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_4598 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>_rt_6975 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<29> )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<28>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_4599 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt_6943 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<28> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_4599 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt_6943 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_4598 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<27>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_4600 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt_6944 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<27> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_4600 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt_6944 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_4599 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<26>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_4601 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt_6945 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<26> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_4601 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt_6945 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_4600 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<25>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_4602 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt_6946 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<25> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_4602 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt_6946 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_4601 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<24>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_4603 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt_6947 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<24> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_4603 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt_6947 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_4602 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<23>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_4604 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt_6948 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<23> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_4604 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt_6948 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_4603 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<22>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_4605 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt_6949 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<22> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_4605 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt_6949 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_4604 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<21>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_4606 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt_6950 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<21> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_4606 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt_6950 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_4605 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<20>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_4607 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt_6951 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<20> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_4607 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt_6951 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_4606 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<19>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_4608 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt_6952 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<19> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_4608 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt_6952 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_4607 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<18>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_4609 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt_6953 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<18> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_4609 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt_6953 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_4608 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<17>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_4610 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt_6954 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<17> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_4610 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt_6954 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_4609 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<16>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_4611 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt_6955 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<16> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_4611 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt_6955 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_4610 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<15>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_4612 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt_6956 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<15> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_4612 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt_6956 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_4611 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<14>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_4613 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt_6957 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<14> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_4613 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt_6957 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_4612 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<13>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_4614 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt_6958 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<13> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_4614 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt_6958 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_4613 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<12>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_4615 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt_6959 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<12> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_4615 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt_6959 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_4614 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<11>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_4616 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt_6960 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<11> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_4616 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt_6960 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_4615 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<10>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_4617 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt_6961 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<10> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_4617 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt_6961 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_4616 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<9>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_4618 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt_6962 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<9> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_4618 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt_6962 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_4617 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<8>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_4619 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt_6963 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<8> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_4619 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt_6963 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_4618 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<7>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_4620 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt_6964 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<7> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_4620 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt_6964 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_4619 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<6>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_4621 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt_6965 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<6> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_4621 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt_6965 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_4620 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<5>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_4622 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt_6966 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<5> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_4622 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt_6966 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_4621 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<4>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_4623 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt_6967 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<4> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_4623 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt_6967 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_4622 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<3>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_4624 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt_6968 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<3> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_4624 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt_6968 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_4623 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<2>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_4625 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt_6969 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<2> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_4625 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt_6969 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_4624 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<1>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>_4626 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt_6970 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<1> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>_4626 ),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt_6970 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_4625 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<0>  (
    .CI(Mram_mem_27),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0> ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<0> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>  (
    .CI(Mram_mem_27),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0> ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>_4626 )
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [31]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [31])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [30]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [30])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [29]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [29])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [28]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [28])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [27]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [27])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [26]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [26])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [25]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [25])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [24]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [24])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [23]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [23])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [22]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [22])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [21]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [21])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [20]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [20])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [19]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [19])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [18]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [18])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [17]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [17])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [16]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [16])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [15]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [15])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [14]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [14])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [13]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [13])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [12]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [12])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [11]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [11])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [10]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [10])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [9]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [9])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [8]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [8])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [7]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [7])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [6]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [6])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [5]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [5])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [4]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [4])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [3]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [3])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [2]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [2])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<31> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [31])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<30> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [30])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<29> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [29])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<28> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [28])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<27> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [27])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<26> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [26])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<25> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [25])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<24> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [24])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<23> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [23])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<22> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [22])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<21> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [21])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<20> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [20])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<19> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [19])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<18> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [18])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<17> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [17])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<16> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [16])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<15> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [15])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<14> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [14])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<13> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [13])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<12> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [12])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<11> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [11])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<10> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [10])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<9> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [9])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<8> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [8])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<7> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [7])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<6> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [6])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<5> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [5])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<4> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [4])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<3> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [3])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<2> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [2])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<29> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [31])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<28> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [30])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<27> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [29])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<26> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [28])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<25> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [27])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<24> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [26])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<23> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [25])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<22> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [24])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<21> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [23])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<20> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [22])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<19> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [21])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<18> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [20])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<17> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [19])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<16> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [18])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<15> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [17])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<14> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [16])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<13> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [15])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<12> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [14])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<11> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [13])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<10> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [12])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<9> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [11])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<8> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [10])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<7> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [9])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<6> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [8])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<5> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [7])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<4> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [6])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<3> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [5])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<2> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [4])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<1> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [3])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<0> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [2])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [31])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [30])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [29])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [28])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [27])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [26])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [25])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [24])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [23])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [22])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [21])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [20])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [19])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [18])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [17])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [16])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [15])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [14])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [13])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [12])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [11])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [10])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [9])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [8])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [7])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [6])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [5])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [4])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [3])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [2])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [1])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [0])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_31  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [31])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_30  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [30])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_29  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [29])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_28  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [28])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_27  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [27])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_26  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [26])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_25  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [25])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_24  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [24])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_23  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [23])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_22  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [22])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_21  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [21])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_20  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [20])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_19  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [19])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_18  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [18])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_17  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [17])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_16  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [16])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_15  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [15])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_14  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [14])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_13  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [13])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_12  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [12])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_11  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [11])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_10  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [10])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_9  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [9])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_8  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [8])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_7  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [7])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_6  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [6])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_5  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [5])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [4])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [3])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [2])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [2])
  );
  FDR   \lm32_cpu/instruction_unit/icache_refill_ready  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_ready_4815 )
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [2])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [2])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [31])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [30])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [29])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [28])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [27])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [26])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [25])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [24])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [23])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [22])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [21])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [20])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [19])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [18])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [17])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [16])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [15])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [14])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [13])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [12])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [11])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [10])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [9])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [8])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [7])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [6])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [5])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [4])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [3])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [2])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [1])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o ),
    .D(basesoc_shared_dat_r[0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [0])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<6>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [5]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [6]),
    .O(\lm32_cpu/instruction_unit/icache/way_match )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<6>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<18> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [29]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<19> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [30]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<20> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [31]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [6])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<5>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [4]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [5]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<5>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<15> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [26]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<16> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [27]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<17> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [28]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [5])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<4>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [3]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [4]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<4>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<12> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [23]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<13> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [24]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<14> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [25]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [4])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<3>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [2]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [3]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<3>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<9> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [20]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<10> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [21]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<11> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [22]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [3])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<2>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [1]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [2]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<2>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<6> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [17]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<7> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [18]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<8> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [19]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [2])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<1>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [0]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [1]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<1>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<3> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [14]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<4> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [15]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<5> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [16]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [1])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [0]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [0])
  );
  LUT5 #(
    .INIT ( 32'h82000082 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<0>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<0> ),
    .I1(\lm32_cpu/instruction_unit/icache/n0078[20:0]<1> ),
    .I2(\lm32_cpu/instruction_unit/pc_f [12]),
    .I3(\lm32_cpu/instruction_unit/icache/n0078[20:0]<2> ),
    .I4(\lm32_cpu/instruction_unit/pc_f [13]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [0])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<7>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [6]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [7]),
    .O(\lm32_cpu/instruction_unit/icache/Result [7])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<6>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [5]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/instruction_unit/icache/Result [6])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<6>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [6])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<5>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [4]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/instruction_unit/icache/Result [5])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<5>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [5])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<4>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [3]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/instruction_unit/icache/Result [4])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<4>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [4])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<3>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [2]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/instruction_unit/icache/Result [3])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<3>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [3])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<2>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [1]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/instruction_unit/icache/Result [2])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<2>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [2])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<1>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [0]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/instruction_unit/icache/Result [1])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<1>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [1])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_6971 ),
    .O(\lm32_cpu/instruction_unit/icache/Result [0])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_6971 ),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [0])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [7]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [7])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [6]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [6])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [5]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [5])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [4]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [4])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [3]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [3])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [2]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [2])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [1]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [1])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [0]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [0])
  );
  FDR   \lm32_cpu/instruction_unit/icache/state_FSM_FFd1  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/state_FSM_FFd2  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/refilling  (
    .C(sys_clk),
    .D(\lm32_cpu/icache_refill_request ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache/refilling_4451 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/refill_offset_3  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_4984 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache/refill_offset [3])
  );
  FDR   \lm32_cpu/instruction_unit/icache/refill_offset_2  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache/refill_offset [2])
  );
  FDR   \lm32_cpu/instruction_unit/icache/restart_request  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache/restart_request_4453 )
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_31_dpot_7104 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [31])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_30_dpot_7103 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [30])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_29_dpot_7102 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [29])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_28_dpot_7101 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [28])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_27_dpot_7100 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [27])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_26_dpot_7099 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [26])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_25_dpot_7098 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [25])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_24_dpot_7097 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [24])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_23_dpot_7096 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [23])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_22_dpot_7095 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [22])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_21_dpot_7094 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [21])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_20_dpot_7093 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [20])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_19_dpot_7092 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [19])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_18_dpot_7091 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [18])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_17_dpot_7090 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [17])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_16_dpot_7089 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [16])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_15_dpot_7088 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [15])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_14_dpot_7087 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [14])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_13_dpot_7086 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [13])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_12_dpot_7085 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [12])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_11_dpot_7084 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [11])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_10_dpot_7083 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [10])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_9_dpot_7082 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [9])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_8_dpot_7081 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [8])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_7_dpot_7080 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [7])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_6_dpot_7079 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [6])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_5_dpot_7078 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [5])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_4_dpot_7077 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [4])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_3_dpot_7076 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [3])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_2_dpot_7075 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [2])
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [11]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<9> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [10]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<8> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [9]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<7> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [8]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<6> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [7]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<5> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [6]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<4> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [5]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<3> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [4]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<2> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [3]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<1> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [2]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<0> )
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<31> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [31])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<30> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [30])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<29> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [29])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<28> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [28])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<27> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [27])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<26> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [26])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<25> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [25])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<24> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [24])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<23> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [23])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<22> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [22])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<21> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [21])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<20> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [20])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<19> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [19])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<18> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [18])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<17> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [17])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<16> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [16])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<15> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [15])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<14> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [14])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<13> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [13])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<12> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [12])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<11> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [11])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<10> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [10])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<9> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [9])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<8> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [8])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<7> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [7])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<6> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [6])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<5> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [5])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<4> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [4])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<3> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [3])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<2> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [2])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_31  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [31])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_30  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [30])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_29  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [29])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_28  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [28])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_27  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [27])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_26  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [26])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_25  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [25])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_24  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [24])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_23  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [23])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_22  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [22])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_21  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [21])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_20  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [20])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_19  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [19])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_18  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [18])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_17  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [17])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_16  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [16])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_15  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [15])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_14  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [14])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_13  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [13])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_12  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [12])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_11  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [11])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_10  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [10])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_9  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [9])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_8  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [8])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_7  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [7])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_6  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [6])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_5  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [5])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [4])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [3])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [2])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [1])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/data_w [0])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [31])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [30])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [29])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [28])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [27])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [26])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [25])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [24])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [23])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [22])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [21])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [20])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [19])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [18])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [17])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [16])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [15])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [14])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [13])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [12])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [11])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [10])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [9])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [8])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [7])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [6])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [5])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [4])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [3])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [2])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [1])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [0])
  );
  FDR   \lm32_cpu/load_store_unit/dcache_refill_ready  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/GND_9_o_GND_9_o_MUX_1040_o ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache_refill_ready_5238 )
  );
  FDRE   \lm32_cpu/load_store_unit/wb_select_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/adder_result_x[31] ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_select_m_5163 )
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [31])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [30])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [29])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [28])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [27])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [26])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [25])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [24])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [23])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [22])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [21])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [20])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [19])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [18])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [17])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [16])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [15])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [14])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [13])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [12])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [11])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [10])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [9])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [8])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [7])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [6])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [5])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [4])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [3])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [2])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [0])
  );
  FDR   \lm32_cpu/load_store_unit/sign_extend_w  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/sign_extend_m_5201 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/sign_extend_w_5203 )
  );
  FDR   \lm32_cpu/load_store_unit/size_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/size_m [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/size_w [1])
  );
  FDR   \lm32_cpu/load_store_unit/size_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/size_m [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/size_w [0])
  );
  FDRE   \lm32_cpu/load_store_unit/dcache_select_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/dcache_select_x ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache_select_m_5164 )
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [3])
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [2])
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [0])
  );
  FDRE   \lm32_cpu/load_store_unit/sign_extend_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/sign_extend_m_5201 )
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [31])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [30])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [29])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [28])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [27])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [26])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [25])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [24])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [23])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [22])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [21])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [20])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [19])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [18])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [17])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [16])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [15])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [14])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [13])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [12])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [11])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [10])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [9])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [8])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [7])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [6])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [5])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [4])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [3])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [2])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [0])
  );
  FDRE   \lm32_cpu/load_store_unit/size_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/size_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/size_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/size_m [0])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[4] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<0> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[5] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<1> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[6] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<2> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[7] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<3> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[8] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<4> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[9] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<5> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[10] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<6> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[11] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<7> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[2] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<0> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[3] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<1> )
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<6>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [5]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [6]),
    .O(\lm32_cpu/load_store_unit/dcache/way_match )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<6>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<18> ),
    .I1(\lm32_cpu/operand_m [29]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<19> ),
    .I3(\lm32_cpu/operand_m [30]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<20> ),
    .I5(\lm32_cpu/operand_m [31]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [6])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<5>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [4]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<5>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<15> ),
    .I1(\lm32_cpu/operand_m [26]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<16> ),
    .I3(\lm32_cpu/operand_m [27]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<17> ),
    .I5(\lm32_cpu/operand_m [28]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [5])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<4>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [3]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<4>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<12> ),
    .I1(\lm32_cpu/operand_m [23]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<13> ),
    .I3(\lm32_cpu/operand_m [24]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<14> ),
    .I5(\lm32_cpu/operand_m [25]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [4])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<3>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [2]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<3>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<9> ),
    .I1(\lm32_cpu/operand_m [20]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<10> ),
    .I3(\lm32_cpu/operand_m [21]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<11> ),
    .I5(\lm32_cpu/operand_m [22]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [3])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<2>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [1]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<2>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<6> ),
    .I1(\lm32_cpu/operand_m [17]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<7> ),
    .I3(\lm32_cpu/operand_m [18]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<8> ),
    .I5(\lm32_cpu/operand_m [19]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [2])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<1>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [0]),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<1>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<3> ),
    .I1(\lm32_cpu/operand_m [14]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<4> ),
    .I3(\lm32_cpu/operand_m [15]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<5> ),
    .I5(\lm32_cpu/operand_m [16]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [1])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [0]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [0])
  );
  LUT5 #(
    .INIT ( 32'h82000082 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<0>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<0> ),
    .I1(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<1> ),
    .I2(\lm32_cpu/operand_m [12]),
    .I3(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<2> ),
    .I4(\lm32_cpu/operand_m [13]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [0])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<7>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [6]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [7]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [7])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<6>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [5]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [6])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<6>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [6])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<5>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [4]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [5])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<5>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [5])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<4>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [3]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [4])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<4>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [4])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<3>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [2]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [3])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<3>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [3])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<2>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [1]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [2])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<2>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [2])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<1>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [0]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [1])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<1>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [1])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_6972 ),
    .O(\lm32_cpu/load_store_unit/dcache/Result [0])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mram_mem_27),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_6972 ),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [0])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [7]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [7])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [6]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [6])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [5]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [5])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [4]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [4])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [3]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [3])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [2]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [2])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [1]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [1])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [0]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [0])
  );
  FDR   \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In1 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refilling  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refilling_4448 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refill_offset_3  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_offset [3])
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refill_offset_2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0> ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_offset [2])
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refill_request  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_request_4450 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/restart_request  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_5423 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache/restart_request_4449 )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [31]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [31])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [30]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [30])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [29]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [29])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [28]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [28])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [27]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [27])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [26]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [26])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [25]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [25])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [24]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [24])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [23]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [23])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [22]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [22])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [21]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [21])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [20]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [20])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [19]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [19])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [18]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [18])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [17]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [17])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [16]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [16])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [15]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [15])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [14]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [14])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [13]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [13])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [12]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [12])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [11]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [11])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [10]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [10])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [9]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [9])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [8]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [8])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [7]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [7])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [6]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [6])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [5]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [5])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [4]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [4])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh159 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [31])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh158 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [30])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh157 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [29])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh156 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [28])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh155 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [27])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh154 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [26])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh153 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [25])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh152 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [24])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh151 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [23])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh150 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [22])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh149 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [21])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh148 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [20])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh147 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [19])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh146 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [18])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh145 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [17])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh144 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [16])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh143_5573 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [15])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh142_5574 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [14])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh141_5575 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [13])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh140_5576 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [12])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh139_5577 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [11])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh138_5578 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [10])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh137_5579 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [9])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh136 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [8])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh135 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [7])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh134 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [6])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh133 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [5])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh132 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [4])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh131_5585 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [3])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh130_5586 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [2])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh129_5587 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [1])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh128 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/right_shift_result [0])
  );
  FDRE   \lm32_cpu/shifter/direction_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/direction_x_4125 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/shifter/direction_m_5635 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_16 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_0_5767 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_15 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_1_5766 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_14 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_2_5765 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_13 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_3_5764 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_12 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_4_5763 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_11 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_5_5762 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_10 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_6_5761 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_9 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_7_5760 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_8 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_8_5759 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_7 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_9_5758 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_6 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_10_5757 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_5 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_11_5756 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_4 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_12_5755 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_3 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_13_5754 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_2 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_14_5753 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_1 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_15_5752 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_0 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_16_5751 )
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 1 ),
    .B0REG ( 1 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 1 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \lm32_cpu/multiplier/Mmult_n00232  (
    .CECARRYIN(Mram_mem_27),
    .RSTC(Mram_mem_27),
    .RSTCARRYIN(Mram_mem_27),
    .CED(Mram_mem_27),
    .RSTD(Mram_mem_27),
    .CEOPMODE(Mram_mem_27),
    .CEC(Mram_mem_27),
    .CARRYOUTF(\NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mram_mem_27),
    .RSTM(Mram_mem_27),
    .CLK(sys_clk),
    .RSTB(sys_rst_basesoc_lm32_reset_OR_539_o),
    .CEM(Mram_mem_27),
    .CEB(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYIN(Mram_mem_27),
    .CEP(\lm32_cpu/instruction_unit/stall_m_inv ),
    .CEA(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYOUT(\NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUT_UNCONNECTED ),
    .RSTA(sys_rst_basesoc_lm32_reset_OR_539_o),
    .RSTP(sys_rst_basesoc_lm32_reset_OR_539_o),
    .B({Mram_mem_27, \lm32_cpu/d_result_0 [16], \lm32_cpu/d_result_0 [15], \lm32_cpu/d_result_0 [14], \lm32_cpu/d_result_0 [13], 
\lm32_cpu/d_result_0 [12], \lm32_cpu/d_result_0 [11], \lm32_cpu/d_result_0 [10], \lm32_cpu/d_result_0 [9], \lm32_cpu/d_result_0 [8], 
\lm32_cpu/d_result_0 [7], \lm32_cpu/d_result_0 [6], \lm32_cpu/d_result_0 [5], \lm32_cpu/d_result_0 [4], \lm32_cpu/d_result_0 [3], 
\lm32_cpu/d_result_0 [2], \lm32_cpu/d_result_0 [1], \lm32_cpu/d_result_0 [0]}),
    .BCOUT({\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<0>_UNCONNECTED }),
    .PCIN({\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_46 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_45 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_44 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_43 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_42 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_41 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_40 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_39 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_38 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_37 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_36 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_35 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_34 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_33 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_32 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_31 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_30 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_29 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_28 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_27 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_26 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_25 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_24 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_23 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_22 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_21 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_20 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_19 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_18 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_17 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_16 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_15 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_14 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_13 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_12 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_11 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_10 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_9 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_8 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_7 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_6 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_5 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_4 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_3 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_2 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_1 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_0 }),
    .C({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27
, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, 
Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, 
Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, 
Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .P({\NLW_lm32_cpu/multiplier/Mmult_n00232_P<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<15>_UNCONNECTED , \lm32_cpu/multiplier/product [31], \lm32_cpu/multiplier/product [30], 
\lm32_cpu/multiplier/product [29], \lm32_cpu/multiplier/product [28], \lm32_cpu/multiplier/product [27], \lm32_cpu/multiplier/product [26], 
\lm32_cpu/multiplier/product [25], \lm32_cpu/multiplier/product [24], \lm32_cpu/multiplier/product [23], \lm32_cpu/multiplier/product [22], 
\lm32_cpu/multiplier/product [21], \lm32_cpu/multiplier/product [20], \lm32_cpu/multiplier/product [19], \lm32_cpu/multiplier/product [18], 
\lm32_cpu/multiplier/product [17]}),
    .OPMODE({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, basesoc_sdram_tccdcon_ready, Mram_mem_27, basesoc_sdram_tccdcon_ready}),
    .D({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27
, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .PCOUT({\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<0>_UNCONNECTED }),
    .A({Mram_mem_27, Mram_mem_27, Mram_mem_27, \lm32_cpu/d_result_1 [31], \lm32_cpu/d_result_1 [30], \lm32_cpu/d_result_1 [29], 
\lm32_cpu/d_result_1 [28], \lm32_cpu/d_result_1 [27], \lm32_cpu/d_result_1 [26], \lm32_cpu/d_result_1 [25], \lm32_cpu/d_result_1 [24], 
\lm32_cpu/d_result_1 [23], \lm32_cpu/d_result_1 [22], \lm32_cpu/d_result_1 [21], \lm32_cpu/d_result_1 [20], \lm32_cpu/d_result_1 [19], 
\lm32_cpu/d_result_1 [18], \lm32_cpu/d_result_1 [17]}),
    .M({\NLW_lm32_cpu/multiplier/Mmult_n00232_M<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<0>_UNCONNECTED })
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 1 ),
    .B0REG ( 0 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \lm32_cpu/multiplier/Mmult_n00231  (
    .CECARRYIN(Mram_mem_27),
    .RSTC(Mram_mem_27),
    .RSTCARRYIN(Mram_mem_27),
    .CED(Mram_mem_27),
    .RSTD(Mram_mem_27),
    .CEOPMODE(Mram_mem_27),
    .CEC(Mram_mem_27),
    .CARRYOUTF(\NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mram_mem_27),
    .RSTM(Mram_mem_27),
    .CLK(sys_clk),
    .RSTB(Mram_mem_27),
    .CEM(Mram_mem_27),
    .CEB(Mram_mem_27),
    .CARRYIN(Mram_mem_27),
    .CEP(Mram_mem_27),
    .CEA(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYOUT(\NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUT_UNCONNECTED ),
    .RSTA(sys_rst_basesoc_lm32_reset_OR_539_o),
    .RSTP(Mram_mem_27),
    .B({\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_17 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_16 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_15 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_14 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_13 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_12 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_11 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_10 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_9 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_8 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_7 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_6 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_5 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_4 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_3 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_2 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_1 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_0 }),
    .BCOUT({\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<0>_UNCONNECTED }),
    .PCIN({\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<0>_UNCONNECTED }),
    .C({\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P46_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P45_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P44_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P43_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P42_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P41_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P40_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P39_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P38_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P37_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P36_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P35_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P34_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P33_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P32_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P31_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P30_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P29_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P28_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P27_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P26_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P25_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P24_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P23_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P22_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P21_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P20_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P19_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P18_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P17_to_Mmult_n00231 }),
    .P({\NLW_lm32_cpu/multiplier/Mmult_n00231_P<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<0>_UNCONNECTED }),
    .OPMODE({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, basesoc_sdram_tccdcon_ready, basesoc_sdram_tccdcon_ready, Mram_mem_27, 
basesoc_sdram_tccdcon_ready}),
    .D({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27
, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .PCOUT({\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_46 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_45 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_44 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_43 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_42 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_41 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_40 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_39 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_38 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_37 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_36 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_35 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_34 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_33 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_32 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_31 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_30 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_29 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_28 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_27 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_26 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_25 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_24 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_23 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_22 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_21 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_20 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_19 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_18 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_17 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_16 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_15 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_14 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_13 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_12 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_11 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_10 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_9 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_8 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_7 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_6 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_5 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_4 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_3 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_2 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_1 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_0 }),
    .A({Mram_mem_27, Mram_mem_27, Mram_mem_27, \lm32_cpu/d_result_0 [31], \lm32_cpu/d_result_0 [30], \lm32_cpu/d_result_0 [29], 
\lm32_cpu/d_result_0 [28], \lm32_cpu/d_result_0 [27], \lm32_cpu/d_result_0 [26], \lm32_cpu/d_result_0 [25], \lm32_cpu/d_result_0 [24], 
\lm32_cpu/d_result_0 [23], \lm32_cpu/d_result_0 [22], \lm32_cpu/d_result_0 [21], \lm32_cpu/d_result_0 [20], \lm32_cpu/d_result_0 [19], 
\lm32_cpu/d_result_0 [18], \lm32_cpu/d_result_0 [17]}),
    .M({\NLW_lm32_cpu/multiplier/Mmult_n00231_M<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<0>_UNCONNECTED })
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 1 ),
    .B0REG ( 1 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \lm32_cpu/multiplier/Mmult_n0023  (
    .CECARRYIN(Mram_mem_27),
    .RSTC(Mram_mem_27),
    .RSTCARRYIN(Mram_mem_27),
    .CED(Mram_mem_27),
    .RSTD(Mram_mem_27),
    .CEOPMODE(Mram_mem_27),
    .CEC(Mram_mem_27),
    .CARRYOUTF(\NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mram_mem_27),
    .RSTM(Mram_mem_27),
    .CLK(sys_clk),
    .RSTB(sys_rst_basesoc_lm32_reset_OR_539_o),
    .CEM(Mram_mem_27),
    .CEB(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYIN(Mram_mem_27),
    .CEP(Mram_mem_27),
    .CEA(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYOUT(\NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUT_UNCONNECTED ),
    .RSTA(sys_rst_basesoc_lm32_reset_OR_539_o),
    .RSTP(Mram_mem_27),
    .B({Mram_mem_27, \lm32_cpu/d_result_1 [16], \lm32_cpu/d_result_1 [15], \lm32_cpu/d_result_1 [14], \lm32_cpu/d_result_1 [13], 
\lm32_cpu/d_result_1 [12], \lm32_cpu/d_result_1 [11], \lm32_cpu/d_result_1 [10], \lm32_cpu/d_result_1 [9], \lm32_cpu/d_result_1 [8], 
\lm32_cpu/d_result_1 [7], \lm32_cpu/d_result_1 [6], \lm32_cpu/d_result_1 [5], \lm32_cpu/d_result_1 [4], \lm32_cpu/d_result_1 [3], 
\lm32_cpu/d_result_1 [2], \lm32_cpu/d_result_1 [1], \lm32_cpu/d_result_1 [0]}),
    .BCOUT({\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_17 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_16 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_15 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_14 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_13 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_12 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_11 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_10 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_9 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_8 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_7 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_6 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_5 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_4 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_3 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_2 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_1 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_0 }),
    .PCIN({\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<0>_UNCONNECTED }),
    .C({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27
, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, 
Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, 
Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, 
Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .P({\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P46_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P45_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P44_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P43_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P42_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P41_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P40_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P39_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P38_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P37_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P36_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P35_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P34_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P33_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P32_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P31_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P30_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P29_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P28_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P27_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P26_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P25_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P24_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P23_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P22_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P21_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P20_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P19_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P18_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P17_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_tmp_16 , \lm32_cpu/multiplier/Mmult_n0023_tmp_15 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_14 , \lm32_cpu/multiplier/Mmult_n0023_tmp_13 , \lm32_cpu/multiplier/Mmult_n0023_tmp_12 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_11 , \lm32_cpu/multiplier/Mmult_n0023_tmp_10 , \lm32_cpu/multiplier/Mmult_n0023_tmp_9 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_8 , \lm32_cpu/multiplier/Mmult_n0023_tmp_7 , \lm32_cpu/multiplier/Mmult_n0023_tmp_6 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_5 , \lm32_cpu/multiplier/Mmult_n0023_tmp_4 , \lm32_cpu/multiplier/Mmult_n0023_tmp_3 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_2 , \lm32_cpu/multiplier/Mmult_n0023_tmp_1 , \lm32_cpu/multiplier/Mmult_n0023_tmp_0 }),
    .OPMODE({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, basesoc_sdram_tccdcon_ready}),
    .D({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27
, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .PCOUT({\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<0>_UNCONNECTED }),
    .A({Mram_mem_27, \lm32_cpu/d_result_0 [16], \lm32_cpu/d_result_0 [15], \lm32_cpu/d_result_0 [14], \lm32_cpu/d_result_0 [13], 
\lm32_cpu/d_result_0 [12], \lm32_cpu/d_result_0 [11], \lm32_cpu/d_result_0 [10], \lm32_cpu/d_result_0 [9], \lm32_cpu/d_result_0 [8], 
\lm32_cpu/d_result_0 [7], \lm32_cpu/d_result_0 [6], \lm32_cpu/d_result_0 [5], \lm32_cpu/d_result_0 [4], \lm32_cpu/d_result_0 [3], 
\lm32_cpu/d_result_0 [2], \lm32_cpu/d_result_0 [1], \lm32_cpu/d_result_0 [0]}),
    .M({\NLW_lm32_cpu/multiplier/Mmult_n0023_M<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<0>_UNCONNECTED })
  );
  FDR   \lm32_cpu/multiplier/result_31  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [31])
  );
  FDR   \lm32_cpu/multiplier/result_30  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [30])
  );
  FDR   \lm32_cpu/multiplier/result_29  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [29])
  );
  FDR   \lm32_cpu/multiplier/result_28  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [28])
  );
  FDR   \lm32_cpu/multiplier/result_27  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [27])
  );
  FDR   \lm32_cpu/multiplier/result_26  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [26])
  );
  FDR   \lm32_cpu/multiplier/result_25  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [25])
  );
  FDR   \lm32_cpu/multiplier/result_24  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [24])
  );
  FDR   \lm32_cpu/multiplier/result_23  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [23])
  );
  FDR   \lm32_cpu/multiplier/result_22  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [22])
  );
  FDR   \lm32_cpu/multiplier/result_21  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [21])
  );
  FDR   \lm32_cpu/multiplier/result_20  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [20])
  );
  FDR   \lm32_cpu/multiplier/result_19  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [19])
  );
  FDR   \lm32_cpu/multiplier/result_18  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [18])
  );
  FDR   \lm32_cpu/multiplier/result_17  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [17])
  );
  FDR   \lm32_cpu/multiplier/result_16  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_0_5767 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [16])
  );
  FDR   \lm32_cpu/multiplier/result_15  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_1_5766 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [15])
  );
  FDR   \lm32_cpu/multiplier/result_14  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_2_5765 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [14])
  );
  FDR   \lm32_cpu/multiplier/result_13  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_3_5764 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [13])
  );
  FDR   \lm32_cpu/multiplier/result_12  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_4_5763 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [12])
  );
  FDR   \lm32_cpu/multiplier/result_11  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_5_5762 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [11])
  );
  FDR   \lm32_cpu/multiplier/result_10  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_6_5761 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [10])
  );
  FDR   \lm32_cpu/multiplier/result_9  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_7_5760 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [9])
  );
  FDR   \lm32_cpu/multiplier/result_8  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_8_5759 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [8])
  );
  FDR   \lm32_cpu/multiplier/result_7  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_9_5758 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [7])
  );
  FDR   \lm32_cpu/multiplier/result_6  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_10_5757 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [6])
  );
  FDR   \lm32_cpu/multiplier/result_5  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_11_5756 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [5])
  );
  FDR   \lm32_cpu/multiplier/result_4  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_12_5755 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [4])
  );
  FDR   \lm32_cpu/multiplier/result_3  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_13_5754 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [3])
  );
  FDR   \lm32_cpu/multiplier/result_2  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_14_5753 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [2])
  );
  FDR   \lm32_cpu/multiplier/result_1  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_15_5752 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [1])
  );
  FDR   \lm32_cpu/multiplier/result_0  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_16_5751 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/multiplier/result [0])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<32>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [31]),
    .LI(basesoc_sdram_tccdcon_ready),
    .O(\lm32_cpu/mc_arithmetic/t [32])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<31>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [30]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [31]),
    .O(\lm32_cpu/mc_arithmetic/t [31])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<31>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [30]),
    .DI(\lm32_cpu/mc_arithmetic/p [30]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [31]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<31>  (
    .I0(\lm32_cpu/mc_arithmetic/p [30]),
    .I1(\lm32_cpu/mc_arithmetic/b [31]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [31])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<30>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [29]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [30]),
    .O(\lm32_cpu/mc_arithmetic/t [30])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<30>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [29]),
    .DI(\lm32_cpu/mc_arithmetic/p [29]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [30]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<30>  (
    .I0(\lm32_cpu/mc_arithmetic/p [29]),
    .I1(\lm32_cpu/mc_arithmetic/b [30]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [30])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<29>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [28]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [29]),
    .O(\lm32_cpu/mc_arithmetic/t [29])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<29>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [28]),
    .DI(\lm32_cpu/mc_arithmetic/p [28]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [29]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<29>  (
    .I0(\lm32_cpu/mc_arithmetic/p [28]),
    .I1(\lm32_cpu/mc_arithmetic/b [29]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [29])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<28>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [27]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [28]),
    .O(\lm32_cpu/mc_arithmetic/t [28])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<28>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [27]),
    .DI(\lm32_cpu/mc_arithmetic/p [27]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [28]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<28>  (
    .I0(\lm32_cpu/mc_arithmetic/p [27]),
    .I1(\lm32_cpu/mc_arithmetic/b [28]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [28])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<27>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [26]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [27]),
    .O(\lm32_cpu/mc_arithmetic/t [27])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<27>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [26]),
    .DI(\lm32_cpu/mc_arithmetic/p [26]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [27]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<27>  (
    .I0(\lm32_cpu/mc_arithmetic/p [26]),
    .I1(\lm32_cpu/mc_arithmetic/b [27]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [27])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<26>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [25]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [26]),
    .O(\lm32_cpu/mc_arithmetic/t [26])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<26>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [25]),
    .DI(\lm32_cpu/mc_arithmetic/p [25]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [26]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<26>  (
    .I0(\lm32_cpu/mc_arithmetic/p [25]),
    .I1(\lm32_cpu/mc_arithmetic/b [26]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [26])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<25>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [24]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [25]),
    .O(\lm32_cpu/mc_arithmetic/t [25])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<25>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [24]),
    .DI(\lm32_cpu/mc_arithmetic/p [24]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [25]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<25>  (
    .I0(\lm32_cpu/mc_arithmetic/p [24]),
    .I1(\lm32_cpu/mc_arithmetic/b [25]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [25])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<24>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [23]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [24]),
    .O(\lm32_cpu/mc_arithmetic/t [24])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<24>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [23]),
    .DI(\lm32_cpu/mc_arithmetic/p [23]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [24]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<24>  (
    .I0(\lm32_cpu/mc_arithmetic/p [23]),
    .I1(\lm32_cpu/mc_arithmetic/b [24]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [24])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<23>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [22]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [23]),
    .O(\lm32_cpu/mc_arithmetic/t [23])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<23>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [22]),
    .DI(\lm32_cpu/mc_arithmetic/p [22]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [23]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<23>  (
    .I0(\lm32_cpu/mc_arithmetic/p [22]),
    .I1(\lm32_cpu/mc_arithmetic/b [23]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [23])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<22>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [21]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [22]),
    .O(\lm32_cpu/mc_arithmetic/t [22])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<22>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [21]),
    .DI(\lm32_cpu/mc_arithmetic/p [21]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [22]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<22>  (
    .I0(\lm32_cpu/mc_arithmetic/p [21]),
    .I1(\lm32_cpu/mc_arithmetic/b [22]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [22])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<21>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [20]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [21]),
    .O(\lm32_cpu/mc_arithmetic/t [21])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<21>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [20]),
    .DI(\lm32_cpu/mc_arithmetic/p [20]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [21]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<21>  (
    .I0(\lm32_cpu/mc_arithmetic/p [20]),
    .I1(\lm32_cpu/mc_arithmetic/b [21]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [21])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<20>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [19]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [20]),
    .O(\lm32_cpu/mc_arithmetic/t [20])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<20>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [19]),
    .DI(\lm32_cpu/mc_arithmetic/p [19]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [20]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<20>  (
    .I0(\lm32_cpu/mc_arithmetic/p [19]),
    .I1(\lm32_cpu/mc_arithmetic/b [20]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [20])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<19>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [18]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [19]),
    .O(\lm32_cpu/mc_arithmetic/t [19])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<19>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [18]),
    .DI(\lm32_cpu/mc_arithmetic/p [18]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [19]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<19>  (
    .I0(\lm32_cpu/mc_arithmetic/p [18]),
    .I1(\lm32_cpu/mc_arithmetic/b [19]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [19])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<18>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [17]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [18]),
    .O(\lm32_cpu/mc_arithmetic/t [18])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<18>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [17]),
    .DI(\lm32_cpu/mc_arithmetic/p [17]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [18]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<18>  (
    .I0(\lm32_cpu/mc_arithmetic/p [17]),
    .I1(\lm32_cpu/mc_arithmetic/b [18]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [18])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<17>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [16]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [17]),
    .O(\lm32_cpu/mc_arithmetic/t [17])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<17>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [16]),
    .DI(\lm32_cpu/mc_arithmetic/p [16]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [17]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<17>  (
    .I0(\lm32_cpu/mc_arithmetic/p [16]),
    .I1(\lm32_cpu/mc_arithmetic/b [17]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [17])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<16>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [15]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [16]),
    .O(\lm32_cpu/mc_arithmetic/t [16])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<16>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [15]),
    .DI(\lm32_cpu/mc_arithmetic/p [15]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [16]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<16>  (
    .I0(\lm32_cpu/mc_arithmetic/p [15]),
    .I1(\lm32_cpu/mc_arithmetic/b [16]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [16])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<15>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [14]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [15]),
    .O(\lm32_cpu/mc_arithmetic/t [15])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<15>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [14]),
    .DI(\lm32_cpu/mc_arithmetic/p [14]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [15]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<15>  (
    .I0(\lm32_cpu/mc_arithmetic/p [14]),
    .I1(\lm32_cpu/mc_arithmetic/b [15]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [15])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<14>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [13]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [14]),
    .O(\lm32_cpu/mc_arithmetic/t [14])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<14>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [13]),
    .DI(\lm32_cpu/mc_arithmetic/p [13]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [14]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<14>  (
    .I0(\lm32_cpu/mc_arithmetic/p [13]),
    .I1(\lm32_cpu/mc_arithmetic/b [14]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [14])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<13>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [12]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [13]),
    .O(\lm32_cpu/mc_arithmetic/t [13])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<13>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [12]),
    .DI(\lm32_cpu/mc_arithmetic/p [12]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [13]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<13>  (
    .I0(\lm32_cpu/mc_arithmetic/p [12]),
    .I1(\lm32_cpu/mc_arithmetic/b [13]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [13])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<12>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [11]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [12]),
    .O(\lm32_cpu/mc_arithmetic/t [12])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<12>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [11]),
    .DI(\lm32_cpu/mc_arithmetic/p [11]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [12]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<12>  (
    .I0(\lm32_cpu/mc_arithmetic/p [11]),
    .I1(\lm32_cpu/mc_arithmetic/b [12]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [12])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<11>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [10]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [11]),
    .O(\lm32_cpu/mc_arithmetic/t [11])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<11>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [10]),
    .DI(\lm32_cpu/mc_arithmetic/p [10]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [11]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<11>  (
    .I0(\lm32_cpu/mc_arithmetic/p [10]),
    .I1(\lm32_cpu/mc_arithmetic/b [11]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [11])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<10>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [9]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [10]),
    .O(\lm32_cpu/mc_arithmetic/t [10])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<10>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [9]),
    .DI(\lm32_cpu/mc_arithmetic/p [9]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [10]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<10>  (
    .I0(\lm32_cpu/mc_arithmetic/p [9]),
    .I1(\lm32_cpu/mc_arithmetic/b [10]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [10])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<9>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [8]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [9]),
    .O(\lm32_cpu/mc_arithmetic/t [9])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<9>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [8]),
    .DI(\lm32_cpu/mc_arithmetic/p [8]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [9]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<9>  (
    .I0(\lm32_cpu/mc_arithmetic/p [8]),
    .I1(\lm32_cpu/mc_arithmetic/b [9]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [9])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<8>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [7]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [8]),
    .O(\lm32_cpu/mc_arithmetic/t [8])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<8>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [7]),
    .DI(\lm32_cpu/mc_arithmetic/p [7]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [8]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<8>  (
    .I0(\lm32_cpu/mc_arithmetic/p [7]),
    .I1(\lm32_cpu/mc_arithmetic/b [8]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [8])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<7>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [6]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [7]),
    .O(\lm32_cpu/mc_arithmetic/t [7])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<7>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [6]),
    .DI(\lm32_cpu/mc_arithmetic/p [6]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [7]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<7>  (
    .I0(\lm32_cpu/mc_arithmetic/p [6]),
    .I1(\lm32_cpu/mc_arithmetic/b [7]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [7])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<6>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [5]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [6]),
    .O(\lm32_cpu/mc_arithmetic/t [6])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<6>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [5]),
    .DI(\lm32_cpu/mc_arithmetic/p [5]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [6]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<6>  (
    .I0(\lm32_cpu/mc_arithmetic/p [5]),
    .I1(\lm32_cpu/mc_arithmetic/b [6]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [6])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<5>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [4]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [5]),
    .O(\lm32_cpu/mc_arithmetic/t [5])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<5>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [4]),
    .DI(\lm32_cpu/mc_arithmetic/p [4]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [5]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<5>  (
    .I0(\lm32_cpu/mc_arithmetic/p [4]),
    .I1(\lm32_cpu/mc_arithmetic/b [5]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [5])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<4>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [3]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [4]),
    .O(\lm32_cpu/mc_arithmetic/t [4])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<4>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [3]),
    .DI(\lm32_cpu/mc_arithmetic/p [3]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [4]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<4>  (
    .I0(\lm32_cpu/mc_arithmetic/p [3]),
    .I1(\lm32_cpu/mc_arithmetic/b [4]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [4])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<3>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [2]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [3]),
    .O(\lm32_cpu/mc_arithmetic/t [3])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<3>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [2]),
    .DI(\lm32_cpu/mc_arithmetic/p [2]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [3]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<3>  (
    .I0(\lm32_cpu/mc_arithmetic/p [2]),
    .I1(\lm32_cpu/mc_arithmetic/b [3]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [3])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<2>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [1]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [2]),
    .O(\lm32_cpu/mc_arithmetic/t [2])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<2>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [1]),
    .DI(\lm32_cpu/mc_arithmetic/p [1]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [2]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<2>  (
    .I0(\lm32_cpu/mc_arithmetic/p [1]),
    .I1(\lm32_cpu/mc_arithmetic/b [2]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [2])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<1>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [0]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [1]),
    .O(\lm32_cpu/mc_arithmetic/t [1])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<1>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [0]),
    .DI(\lm32_cpu/mc_arithmetic/p [0]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [1]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<1>  (
    .I0(\lm32_cpu/mc_arithmetic/p [0]),
    .I1(\lm32_cpu/mc_arithmetic/b [1]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [1])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [0]),
    .O(\lm32_cpu/mc_arithmetic/t [0])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(\lm32_cpu/mc_arithmetic/a [31]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [0]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<0>  (
    .I0(\lm32_cpu/mc_arithmetic/a [31]),
    .I1(\lm32_cpu/mc_arithmetic/b [0]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles5 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles4 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles3 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles2 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles1 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [0])
  );
  FDR   \lm32_cpu/mc_arithmetic/state_FSM_FFd1  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/state_FSM_FFd1-In ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 )
  );
  FDR   \lm32_cpu/mc_arithmetic/state_FSM_FFd2  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 )
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/p [0])
  );
  FDR   \lm32_cpu/mc_arithmetic/divide_by_zero_x  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/_n0116 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/divide_by_zero_x_4351 )
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0145_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/a [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 ),
    .D(\lm32_cpu/d_result_1 [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/mc_arithmetic/b [0])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \basesoc_sdram_generator_counter[2]_PWR_1_o_equal_936_o<2>1  (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[0]),
    .O(\basesoc_sdram_generator_counter[2]_PWR_1_o_equal_936_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \basesoc_sdram_generator_counter[2]_GND_1_o_equal_935_o<2>1  (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .O(\basesoc_sdram_generator_counter[2]_GND_1_o_equal_935_o )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  basesoc_uart_irq1 (
    .I0(basesoc_uart_eventmanager_storage_full[1]),
    .I1(basesoc_uart_eventmanager_storage_full[0]),
    .I2(basesoc_uart_rx_pending_1093),
    .I3(basesoc_uart_tx_pending_1092),
    .O(basesoc_uart_irq)
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  spiflash_oe_inv1 (
    .I0(spiflash_bitbang_en_storage_full_1016),
    .I1(spiflash_bitbang_storage_full[3]),
    .I2(spiflash_dq_oe_1097),
    .O(spiflash_oe_inv)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_counter_xor<1>11  (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .O(Mcount_basesoc_counter1)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_generator_counter_xor<1>11  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[0]),
    .O(Mcount_basesoc_sdram_generator_counter1)
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \cache_state_FSM_FFd2-In1  (
    .I0(cache_state_FSM_FFd3_1466),
    .I1(cache_state_FSM_FFd2_2479),
    .I2(\basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o ),
    .O(\cache_state_FSM_FFd2-In )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32221 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [31]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [31]),
    .O(rhs_array_muxed32[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_dfi_p0_rddata[9]),
    .O(basesoc_sdram_inti_p0_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_dfi_p0_rddata[8]),
    .O(basesoc_sdram_inti_p0_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_dfi_p0_rddata[7]),
    .O(basesoc_sdram_inti_p0_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_dfi_p0_rddata[6]),
    .O(basesoc_sdram_inti_p0_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_dfi_p0_rddata[5]),
    .O(basesoc_sdram_inti_p0_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_dfi_p0_rddata[4]),
    .O(basesoc_sdram_inti_p0_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_dfi_p0_rddata[3]),
    .O(basesoc_sdram_inti_p0_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_dfi_p0_rddata[2]),
    .O(basesoc_sdram_inti_p0_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_dfi_p0_rddata[1]),
    .O(basesoc_sdram_inti_p0_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_dfi_p0_rddata[15]),
    .O(basesoc_sdram_inti_p0_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_dfi_p0_rddata[14]),
    .O(basesoc_sdram_inti_p0_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_dfi_p0_rddata[13]),
    .O(basesoc_sdram_inti_p0_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_dfi_p0_rddata[12]),
    .O(basesoc_sdram_inti_p0_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_dfi_p0_rddata[11]),
    .O(basesoc_sdram_inti_p0_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_dfi_p0_rddata[10]),
    .O(basesoc_sdram_inti_p0_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_dfi_p0_rddata[0]),
    .O(basesoc_sdram_inti_p0_rddata[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash2x_clk11 (
    .I0(spiflash_bitbang_en_storage_full_1016),
    .I1(spiflash_clk_781),
    .I2(spiflash_bitbang_storage_full[1]),
    .O(spiflash2x_clk_OBUF_1476)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash2x_cs_n11 (
    .I0(spiflash_bitbang_en_storage_full_1016),
    .I1(spiflash_cs_n_1098),
    .I2(spiflash_bitbang_storage_full[2]),
    .O(spiflash2x_cs_n_OBUF_1483)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata_valid11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_rddata_en[3]),
    .O(basesoc_sdram_inti_p0_rddata_valid)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_basesoc_sdram_master_p0_cke11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_storage_full[1]),
    .O(basesoc_sdram_master_p0_cke)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux1101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_baddress_storage_full[0]),
    .I2(basesoc_sdram_dfi_p0_bank[0]),
    .O(basesoc_sdram_master_p0_bank[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3112 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_address_storage_full_10_1007),
    .I2(basesoc_sdram_dfi_p0_address[10]),
    .O(basesoc_sdram_master_p0_address[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux1112 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_baddress_storage_full[1]),
    .I2(basesoc_sdram_dfi_p0_bank[1]),
    .O(basesoc_sdram_master_p0_bank[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux2112 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_address_storage_full[0]),
    .I2(basesoc_sdram_dfi_p0_address[0]),
    .O(basesoc_sdram_master_p0_address[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4112 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_address_storage_full_11_1006),
    .I2(basesoc_sdram_dfi_p0_address[11]),
    .O(basesoc_sdram_master_p0_address[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux5111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_address_storage_full_12_1005),
    .I2(basesoc_sdram_dfi_p0_address[12]),
    .O(basesoc_sdram_master_p0_address[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux6111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_address_storage_full[1]),
    .I2(basesoc_sdram_dfi_p0_address[1]),
    .O(basesoc_sdram_master_p0_address[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux7111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_address_storage_full[2]),
    .I2(basesoc_sdram_dfi_p0_address[2]),
    .O(basesoc_sdram_master_p0_address[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux81116 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_address_storage_full[3]),
    .I2(basesoc_sdram_dfi_p0_address[3]),
    .O(basesoc_sdram_master_p0_address[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux9111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_address_storage_full[4]),
    .I2(basesoc_sdram_dfi_p0_address[4]),
    .O(basesoc_sdram_master_p0_address[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux1011 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_address_storage_full[5]),
    .I2(basesoc_sdram_dfi_p0_address[5]),
    .O(basesoc_sdram_master_p0_address[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux11111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_address_storage_full[6]),
    .I2(basesoc_sdram_dfi_p0_address[6]),
    .O(basesoc_sdram_master_p0_address[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux1211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_address_storage_full[7]),
    .I2(basesoc_sdram_dfi_p0_address[7]),
    .O(basesoc_sdram_master_p0_address[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux1311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_address_storage_full_8_1009),
    .I2(basesoc_sdram_dfi_p0_address[8]),
    .O(basesoc_sdram_master_p0_address[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux1411 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_address_storage_full_9_1008),
    .I2(basesoc_sdram_dfi_p0_address[9]),
    .O(basesoc_sdram_master_p0_address[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux1511 (
    .I0(spiflash_bitbang_en_storage_full_1016),
    .I1(spiflash_sr[30]),
    .I2(spiflash_bitbang_storage_full[0]),
    .O(spiflash_o[0])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  mux1611 (
    .I0(spiflash_bitbang_en_storage_full_1016),
    .I1(spiflash_sr[31]),
    .O(spiflash_o[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_tx_fifo_consume_xor<1>11  (
    .I0(basesoc_uart_tx_fifo_consume[1]),
    .I1(basesoc_uart_tx_fifo_consume[0]),
    .O(Result[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_tx_fifo_produce_xor<1>11  (
    .I0(basesoc_uart_tx_fifo_produce[1]),
    .I1(basesoc_uart_tx_fifo_produce[0]),
    .O(\Result<1>1 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_rx_fifo_consume_xor<1>11  (
    .I0(basesoc_uart_rx_fifo_consume[1]),
    .I1(basesoc_uart_rx_fifo_consume[0]),
    .O(\Result<1>3 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_rx_fifo_produce_xor<1>11  (
    .I0(basesoc_uart_rx_fifo_produce[1]),
    .I1(basesoc_uart_rx_fifo_produce[0]),
    .O(\Result<1>4 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_dna_cnt_xor<1>11  (
    .I0(dna_cnt[1]),
    .I1(dna_cnt[0]),
    .O(\Result<1>6 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>7 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>8 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>10 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>11 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>13 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>15 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>16 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>17 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0008_MUX_273_o11 (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(Madd_n3174_cy[31]),
    .O(GND_1_o_BUS_0008_MUX_273_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT321  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[9]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT311  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[8]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT301  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[7]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT291  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[6]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT281  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[5]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT271  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[4]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT261  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[3]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT251  (
    .I0(n3174[31]),
    .I1(basesoc_uart_phy_rx_busy_38),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT241  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[30]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT231  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[2]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT221  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[29]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT211  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[28]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT201  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[27]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT191  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[26]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT181  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[25]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT171  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[24]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT161  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[23]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT151  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[22]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT141  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[21]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT131  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[20]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT121  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[1]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT111  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[19]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT101  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[18]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT91  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[17]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT81  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[16]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT71  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[15]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT61  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[14]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT51  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[13]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT41  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[12]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT31  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[11]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT21  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[10]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT11  (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(n3174[0]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_877_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT321  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[9]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT311  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[8]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT301  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[7]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT291  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[6]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT281  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[5]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT271  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[4]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT261  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[3]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT251  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[31]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT241  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[30]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT231  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[2]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT221  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[29]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT211  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[28]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT201  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[27]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT191  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[26]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT181  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[25]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT171  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[24]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT161  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[23]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT151  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[22]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT141  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[21]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT131  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[20]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT121  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[1]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT111  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[19]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT101  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[18]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT91  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[17]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT81  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[16]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT71  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[15]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT61  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[14]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT51  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[13]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT41  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[12]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT31  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[11]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT21  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[10]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT11  (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(n3169[0]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_860_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0006_MUX_262_o11 (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(Madd_n3169_cy[31]),
    .O(GND_1_o_BUS_0006_MUX_262_o)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed021 (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(multiplexer_state_FSM_FFd1_643),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .O(array_muxed0[1])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed011 (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(multiplexer_state_FSM_FFd1_643),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .O(array_muxed0[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_basesoc_uart_phy_rx_bitcount_xor<0>11  (
    .I0(basesoc_uart_phy_rx_bitcount[0]),
    .I1(basesoc_uart_phy_rx_busy_38),
    .O(Mcount_basesoc_uart_phy_rx_bitcount)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_spiflash_i1_cy<0>1  (
    .I0(spiflash_clk_781),
    .I1(spiflash_i1[0]),
    .O(Mcount_spiflash_i1_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8888888880888880 ))
  _n5163_inv1 (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(basesoc_uart_phy_uart_clk_rxen_410),
    .I2(basesoc_uart_phy_rx_bitcount[1]),
    .I3(basesoc_uart_phy_rx_bitcount[0]),
    .I4(basesoc_uart_phy_rx_bitcount[3]),
    .I5(basesoc_uart_phy_rx_bitcount[2]),
    .O(_n5163_inv)
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \GND_1_o_ddrphy_dfi_p0_wrdata_mask[1]_mux_926_OUT<0>1  (
    .I0(new_master_wdata_ready_534),
    .I1(basesoc_sdram_storage_full[0]),
    .I2(litedramwishbone2native_state_FSM_FFd1_647),
    .I3(litedramwishbone2native_state_FSM_FFd2_648),
    .O(\GND_1_o_ddrphy_dfi_p0_wrdata_mask[1]_mux_926_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_generator_counter_xor<2>11  (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .O(Mcount_basesoc_sdram_generator_counter2)
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>7 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>8 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>10 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>11_2056 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>13 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>15 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>16 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>17 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \basesoc_csrbankarray_csrbank0_sel<13>11  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[10] ),
    .O(\basesoc_csrbankarray_csrbank0_sel<13>1 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT1311  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT131 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux4811 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_9_1219),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<9> ),
    .I4(basesoc_timer0_load_storage_full_9_1187),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux4711 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_8_1220),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<8> ),
    .I4(basesoc_timer0_load_storage_full_8_1188),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux4611 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full[7]),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<7> ),
    .I4(basesoc_timer0_load_storage_full[7]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux4511 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full[6]),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<6> ),
    .I4(basesoc_timer0_load_storage_full[6]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux4411 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full[5]),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<5> ),
    .I4(basesoc_timer0_load_storage_full[5]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux4311 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full[4]),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<4> ),
    .I4(basesoc_timer0_load_storage_full[4]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux4211 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full[3]),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<3> ),
    .I4(basesoc_timer0_load_storage_full[3]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux41111 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_31_1197),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<31> ),
    .I4(basesoc_timer0_load_storage_full_31_1165),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3911 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full[2]),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<2> ),
    .I4(basesoc_timer0_load_storage_full[2]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3811 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_29_1199),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<29> ),
    .I4(basesoc_timer0_load_storage_full_29_1167),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux4011 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_30_1198),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<30> ),
    .I4(basesoc_timer0_load_storage_full_30_1166),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3711 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_28_1200),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<28> ),
    .I4(basesoc_timer0_load_storage_full_28_1168),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3611 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_27_1201),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<27> ),
    .I4(basesoc_timer0_load_storage_full_27_1169),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3511 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_26_1202),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<26> ),
    .I4(basesoc_timer0_load_storage_full_26_1170),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3411 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_25_1203),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<25> ),
    .I4(basesoc_timer0_load_storage_full_25_1171),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3311 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_24_1204),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<24> ),
    .I4(basesoc_timer0_load_storage_full_24_1172),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3211 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_23_1205),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<23> ),
    .I4(basesoc_timer0_load_storage_full_23_1173),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3011 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_21_1207),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<21> ),
    .I4(basesoc_timer0_load_storage_full_21_1175),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2911 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_20_1208),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<20> ),
    .I4(basesoc_timer0_load_storage_full_20_1176),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux31111 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_22_1206),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<22> ),
    .I4(basesoc_timer0_load_storage_full_22_1174),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2811 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full[1]),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<1> ),
    .I4(basesoc_timer0_load_storage_full[1]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2711 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_19_1209),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<19> ),
    .I4(basesoc_timer0_load_storage_full_19_1177),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2611 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_18_1210),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<18> ),
    .I4(basesoc_timer0_load_storage_full_18_1178),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2511 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_17_1211),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<17> ),
    .I4(basesoc_timer0_load_storage_full_17_1179),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2411 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_16_1212),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<16> ),
    .I4(basesoc_timer0_load_storage_full_16_1180),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2311 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_15_1213),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<15> ),
    .I4(basesoc_timer0_load_storage_full_15_1181),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux21111 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_13_1215),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<13> ),
    .I4(basesoc_timer0_load_storage_full_13_1183),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2011 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_12_1216),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<12> ),
    .I4(basesoc_timer0_load_storage_full_12_1184),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2211 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_14_1214),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<14> ),
    .I4(basesoc_timer0_load_storage_full_14_1182),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux1911 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_11_1217),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<11> ),
    .I4(basesoc_timer0_load_storage_full_11_1185),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux1811 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full_10_1218),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<10> ),
    .I4(basesoc_timer0_load_storage_full_10_1186),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux1711 (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_timer0_reload_storage_full[0]),
    .I2(basesoc_timer0_zero_trigger_INV_176_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_898_OUT<0> ),
    .I4(basesoc_timer0_load_storage_full[0]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_899_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT21511  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT2151 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT1211  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  basesoc_uart_rx_fifo_wrport_we1 (
    .I0(basesoc_uart_phy_source_valid_377),
    .I1(basesoc_uart_rx_fifo_level0[3]),
    .I2(basesoc_uart_rx_fifo_level0[1]),
    .I3(basesoc_uart_rx_fifo_level0[2]),
    .I4(basesoc_uart_rx_fifo_level0[4]),
    .I5(basesoc_uart_rx_fifo_level0[0]),
    .O(basesoc_uart_rx_fifo_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0075<4>1  (
    .I0(basesoc_uart_rx_fifo_level0[4]),
    .I1(basesoc_uart_rx_fifo_level0[3]),
    .I2(basesoc_uart_rx_fifo_level0[2]),
    .I3(basesoc_uart_rx_fifo_level0[1]),
    .I4(basesoc_uart_rx_fifo_level0[0]),
    .O(n0075)
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  basesoc_uart_tx_fifo_syncfifo_re1 (
    .I0(n0055),
    .I1(basesoc_uart_tx_fifo_readable_1094),
    .I2(basesoc_uart_phy_sink_ready_343),
    .O(basesoc_uart_tx_fifo_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  \cache_state_FSM_FFd1-In1  (
    .I0(cache_state_FSM_FFd1_646),
    .I1(basesoc_ack),
    .I2(basesoc_cache_967),
    .I3(cache_state_FSM_FFd3_1466),
    .I4(cache_state_FSM_FFd2_2479),
    .O(\cache_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33110 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .O(rhs_array_muxed33[0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33210 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .O(rhs_array_muxed33[10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3333 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .O(rhs_array_muxed33[11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3341 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .O(rhs_array_muxed33[12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3351 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .O(rhs_array_muxed33[13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3361 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .O(rhs_array_muxed33[14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3371 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .O(rhs_array_muxed33[15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33121 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .O(rhs_array_muxed33[1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33231 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .O(rhs_array_muxed33[2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33261 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .O(rhs_array_muxed33[3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33271 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .O(rhs_array_muxed33[4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33281 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .O(rhs_array_muxed33[5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33291 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .O(rhs_array_muxed33[6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33301 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .O(rhs_array_muxed33[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33311 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .O(rhs_array_muxed33[8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33321 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .O(rhs_array_muxed33[9])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3381 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .O(rhs_array_muxed33[16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3391 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .O(rhs_array_muxed33[17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33101 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .O(rhs_array_muxed33[18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33111 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .O(rhs_array_muxed33[19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33131 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .O(rhs_array_muxed33[20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33141 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .O(rhs_array_muxed33[21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33151 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .O(rhs_array_muxed33[22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33161 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .O(rhs_array_muxed33[23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33171 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .O(rhs_array_muxed33[24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33181 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .O(rhs_array_muxed33[25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33191 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .O(rhs_array_muxed33[26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33201 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .O(rhs_array_muxed33[27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33211 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .O(rhs_array_muxed33[28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33221 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .O(rhs_array_muxed33[29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33241 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .O(rhs_array_muxed33[30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33251 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .O(rhs_array_muxed33[31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3711 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_we_o_145 ),
    .O(rhs_array_muxed37)
  );
  LUT5 #(
    .INIT ( 32'h01101010 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_925_OUT81  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_914_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_920_o ),
    .I2(spiflash_counter[7]),
    .I3(\Madd_spiflash_counter[7]_GND_1_o_add_921_OUT_cy<5> ),
    .I4(spiflash_counter[6]),
    .O(\spiflash_counter[7]_GND_1_o_mux_925_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_925_OUT71  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_914_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_920_o ),
    .I2(\Madd_spiflash_counter[7]_GND_1_o_add_921_OUT_cy<5> ),
    .I3(spiflash_counter[6]),
    .O(\spiflash_counter[7]_GND_1_o_mux_925_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32110 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .O(rhs_array_muxed32[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32121 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .O(rhs_array_muxed32[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32231 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .O(rhs_array_muxed32[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32241 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .O(rhs_array_muxed32[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32251 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(rhs_array_muxed32[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32261 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .O(rhs_array_muxed32[5])
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o131  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_909_o ),
    .I3(spiflash_sr[18]),
    .I4(spiflash_sr[20]),
    .I5(rhs_array_muxed32[10]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_391_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed3231 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I2(basesoc_grant_1120),
    .O(rhs_array_muxed32[11])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o141  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_909_o ),
    .I3(spiflash_sr[19]),
    .I4(spiflash_sr[21]),
    .I5(rhs_array_muxed32[11]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_390_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o1141  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_909_o ),
    .I3(spiflash_sr[28]),
    .I4(spiflash_sr[30]),
    .I5(rhs_array_muxed32[20]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_381_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32131 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [22]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [22]),
    .O(rhs_array_muxed32[20])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o1121  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_909_o ),
    .I3(spiflash_sr[27]),
    .I4(spiflash_sr[29]),
    .I5(rhs_array_muxed32[19]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_382_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32111 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [21]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [21]),
    .O(rhs_array_muxed32[19])
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o1111  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_909_o ),
    .I3(spiflash_sr[26]),
    .I4(spiflash_sr[28]),
    .I5(rhs_array_muxed32[18]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_383_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32101 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [20]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [20]),
    .O(rhs_array_muxed32[18])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o1101  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_909_o ),
    .I3(spiflash_sr[25]),
    .I4(spiflash_sr[27]),
    .I5(rhs_array_muxed32[17]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_384_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3291 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [19]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [19]),
    .O(rhs_array_muxed32[17])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o191  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_909_o ),
    .I3(spiflash_sr[24]),
    .I4(spiflash_sr[26]),
    .I5(rhs_array_muxed32[16]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_385_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3281 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [18]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [18]),
    .O(rhs_array_muxed32[16])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o181  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_909_o ),
    .I3(spiflash_sr[23]),
    .I4(spiflash_sr[25]),
    .I5(rhs_array_muxed32[15]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_386_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3271 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [17]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [17]),
    .O(rhs_array_muxed32[15])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o171  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_909_o ),
    .I3(spiflash_sr[22]),
    .I4(spiflash_sr[24]),
    .I5(rhs_array_muxed32[14]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_387_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3261 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [16]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [16]),
    .O(rhs_array_muxed32[14])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o161  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_909_o ),
    .I3(spiflash_sr[21]),
    .I4(spiflash_sr[23]),
    .I5(rhs_array_muxed32[13]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_388_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3251 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [15]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [15]),
    .O(rhs_array_muxed32[13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32171 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [26]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [26]),
    .O(rhs_array_muxed32[24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32181 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [27]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [27]),
    .O(rhs_array_muxed32[25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32191 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .O(rhs_array_muxed32[26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32211 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .O(rhs_array_muxed32[28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32201 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .O(rhs_array_muxed32[27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32161 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .O(rhs_array_muxed32[23])
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \basesoc_slave_sel<2><28>1  (
    .I0(rhs_array_muxed32[22]),
    .I1(rhs_array_muxed32[23]),
    .I2(rhs_array_muxed32[27]),
    .I3(rhs_array_muxed32[28]),
    .I4(\basesoc_slave_sel<4><28>1_3161 ),
    .O(basesoc_slave_sel[2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_lm32_dbus_ack1 (
    .I0(basesoc_grant_1120),
    .I1(basesoc_shared_ack),
    .O(basesoc_lm32_dbus_ack)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321171 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N618),
    .I3(N746),
    .I4(N682),
    .I5(N554),
    .O(basesoc_interface0_wb_sdram_dat_r[25])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX32117 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N603),
    .I3(N731),
    .I4(N667),
    .I5(N539),
    .O(basesoc_interface0_wb_sdram_dat_r[10])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321181 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N619),
    .I3(N747),
    .I4(N683),
    .I5(N555),
    .O(basesoc_interface0_wb_sdram_dat_r[26])
  );
  LUT6 #(
    .INIT ( 64'hA280FFFFA280A280 ))
  mux811112 (
    .I0(mux811161),
    .I1(basesoc_cache_967),
    .I2(basesoc_interface0_wb_sdram_dat_r[26]),
    .I3(basesoc_interface0_wb_sdram_dat_r[10]),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_sdram_wrdata_storage_full_10_1154),
    .O(basesoc_sdram_master_p0_wrdata[10])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321261 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N597),
    .I3(N725),
    .I4(N661),
    .I5(N533),
    .O(basesoc_interface0_wb_sdram_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321121 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N613),
    .I3(N741),
    .I4(N677),
    .I5(N549),
    .O(basesoc_interface0_wb_sdram_dat_r[20])
  );
  LUT6 #(
    .INIT ( 64'hA280FFFFA280A280 ))
  mux811101 (
    .I0(mux811161),
    .I1(basesoc_cache_967),
    .I2(basesoc_interface0_wb_sdram_dat_r[20]),
    .I3(basesoc_interface0_wb_sdram_dat_r[4]),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_sdram_wrdata_storage_full[4]),
    .O(basesoc_sdram_master_p0_wrdata[4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321221 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N595),
    .I3(N723),
    .I4(N659),
    .I5(N531),
    .O(basesoc_interface0_wb_sdram_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX32191 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N611),
    .I3(N739),
    .I4(N675),
    .I5(N547),
    .O(basesoc_interface0_wb_sdram_dat_r[18])
  );
  LUT6 #(
    .INIT ( 64'hA280FFFFA280A280 ))
  mux81181 (
    .I0(mux811161),
    .I1(basesoc_cache_967),
    .I2(basesoc_interface0_wb_sdram_dat_r[18]),
    .I3(basesoc_interface0_wb_sdram_dat_r[2]),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_sdram_wrdata_storage_full[2]),
    .O(basesoc_sdram_master_p0_wrdata[2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321111 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N594),
    .I3(N722),
    .I4(N658),
    .I5(N530),
    .O(basesoc_interface0_wb_sdram_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX32181 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N610),
    .I3(N738),
    .I4(N674),
    .I5(N546),
    .O(basesoc_interface0_wb_sdram_dat_r[17])
  );
  LUT6 #(
    .INIT ( 64'hA280FFFFA280A280 ))
  mux81171 (
    .I0(mux811161),
    .I1(basesoc_cache_967),
    .I2(basesoc_interface0_wb_sdram_dat_r[17]),
    .I3(basesoc_interface0_wb_sdram_dat_r[1]),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_sdram_wrdata_storage_full[1]),
    .O(basesoc_sdram_master_p0_wrdata[1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321271 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N598),
    .I3(N726),
    .I4(N662),
    .I5(N534),
    .O(basesoc_interface0_wb_sdram_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321131 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N614),
    .I3(N742),
    .I4(N678),
    .I5(N550),
    .O(basesoc_interface0_wb_sdram_dat_r[21])
  );
  LUT6 #(
    .INIT ( 64'hA280FFFFA280A280 ))
  mux8111111 (
    .I0(mux811161),
    .I1(basesoc_cache_967),
    .I2(basesoc_interface0_wb_sdram_dat_r[21]),
    .I3(basesoc_interface0_wb_sdram_dat_r[5]),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_sdram_wrdata_storage_full[5]),
    .O(basesoc_sdram_master_p0_wrdata[5])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321251 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N596),
    .I3(N724),
    .I4(N660),
    .I5(N532),
    .O(basesoc_interface0_wb_sdram_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321101 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N612),
    .I3(N740),
    .I4(N676),
    .I5(N548),
    .O(basesoc_interface0_wb_sdram_dat_r[19])
  );
  LUT6 #(
    .INIT ( 64'hA280FFFFA280A280 ))
  mux81191 (
    .I0(mux811161),
    .I1(basesoc_cache_967),
    .I2(basesoc_interface0_wb_sdram_dat_r[19]),
    .I3(basesoc_interface0_wb_sdram_dat_r[3]),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_sdram_wrdata_storage_full[3]),
    .O(basesoc_sdram_master_p0_wrdata[3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX32122 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N604),
    .I3(N732),
    .I4(N668),
    .I5(N540),
    .O(basesoc_interface0_wb_sdram_dat_r[11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321191 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N620),
    .I3(N748),
    .I4(N684),
    .I5(N556),
    .O(basesoc_interface0_wb_sdram_dat_r[27])
  );
  LUT6 #(
    .INIT ( 64'hA280FFFFA280A280 ))
  mux81121 (
    .I0(mux811161),
    .I1(basesoc_cache_967),
    .I2(basesoc_interface0_wb_sdram_dat_r[27]),
    .I3(basesoc_interface0_wb_sdram_dat_r[11]),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_sdram_wrdata_storage_full_11_1153),
    .O(basesoc_sdram_master_p0_wrdata[11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX32161 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N608),
    .I3(N736),
    .I4(N672),
    .I5(N544),
    .O(basesoc_interface0_wb_sdram_dat_r[15])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321241 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N624),
    .I3(N752),
    .I4(N688),
    .I5(N560),
    .O(basesoc_interface0_wb_sdram_dat_r[31])
  );
  LUT6 #(
    .INIT ( 64'hA280FFFFA280A280 ))
  mux81161 (
    .I0(mux811161),
    .I1(basesoc_cache_967),
    .I2(basesoc_interface0_wb_sdram_dat_r[31]),
    .I3(basesoc_interface0_wb_sdram_dat_r[15]),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_sdram_wrdata_storage_full_15_1149),
    .O(basesoc_sdram_master_p0_wrdata[15])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321291 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N600),
    .I3(N728),
    .I4(N664),
    .I5(N536),
    .O(basesoc_interface0_wb_sdram_dat_r[7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321151 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N616),
    .I3(N744),
    .I4(N680),
    .I5(N552),
    .O(basesoc_interface0_wb_sdram_dat_r[23])
  );
  LUT6 #(
    .INIT ( 64'hA280FFFFA280A280 ))
  mux811131 (
    .I0(mux811161),
    .I1(basesoc_cache_967),
    .I2(basesoc_interface0_wb_sdram_dat_r[23]),
    .I3(basesoc_interface0_wb_sdram_dat_r[7]),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_sdram_wrdata_storage_full[7]),
    .O(basesoc_sdram_master_p0_wrdata[7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321281 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N599),
    .I3(N727),
    .I4(N663),
    .I5(N535),
    .O(basesoc_interface0_wb_sdram_dat_r[6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321141 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N615),
    .I3(N743),
    .I4(N679),
    .I5(N551),
    .O(basesoc_interface0_wb_sdram_dat_r[22])
  );
  LUT6 #(
    .INIT ( 64'hA280FFFFA280A280 ))
  mux811121 (
    .I0(mux811161),
    .I1(basesoc_cache_967),
    .I2(basesoc_interface0_wb_sdram_dat_r[22]),
    .I3(basesoc_interface0_wb_sdram_dat_r[6]),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_sdram_wrdata_storage_full[6]),
    .O(basesoc_sdram_master_p0_wrdata[6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX32151 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N607),
    .I3(N735),
    .I4(N671),
    .I5(N543),
    .O(basesoc_interface0_wb_sdram_dat_r[14])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321231 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N623),
    .I3(N751),
    .I4(N687),
    .I5(N559),
    .O(basesoc_interface0_wb_sdram_dat_r[30])
  );
  LUT6 #(
    .INIT ( 64'hA280FFFFA280A280 ))
  mux81151 (
    .I0(mux811161),
    .I1(basesoc_cache_967),
    .I2(basesoc_interface0_wb_sdram_dat_r[30]),
    .I3(basesoc_interface0_wb_sdram_dat_r[14]),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_sdram_wrdata_storage_full_14_1150),
    .O(basesoc_sdram_master_p0_wrdata[14])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321351 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N593),
    .I3(N721),
    .I4(N657),
    .I5(N529),
    .O(basesoc_interface0_wb_sdram_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX32171 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N609),
    .I3(N737),
    .I4(N673),
    .I5(N545),
    .O(basesoc_interface0_wb_sdram_dat_r[16])
  );
  LUT6 #(
    .INIT ( 64'hA280FFFFA280A280 ))
  mux81111 (
    .I0(mux811161),
    .I1(basesoc_cache_967),
    .I2(basesoc_interface0_wb_sdram_dat_r[16]),
    .I3(basesoc_interface0_wb_sdram_dat_r[0]),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_sdram_wrdata_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[0])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321301 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N601),
    .I3(N729),
    .I4(N665),
    .I5(N537),
    .O(basesoc_interface0_wb_sdram_dat_r[8])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321161 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N617),
    .I3(N745),
    .I4(N681),
    .I5(N553),
    .O(basesoc_interface0_wb_sdram_dat_r[24])
  );
  LUT6 #(
    .INIT ( 64'hA280FFFFA280A280 ))
  mux811141 (
    .I0(mux811161),
    .I1(basesoc_cache_967),
    .I2(basesoc_interface0_wb_sdram_dat_r[24]),
    .I3(basesoc_interface0_wb_sdram_dat_r[8]),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_sdram_wrdata_storage_full_8_1156),
    .O(basesoc_sdram_master_p0_wrdata[8])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX32132 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N605),
    .I3(N733),
    .I4(N669),
    .I5(N541),
    .O(basesoc_interface0_wb_sdram_dat_r[12])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321201 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N621),
    .I3(N749),
    .I4(N685),
    .I5(N557),
    .O(basesoc_interface0_wb_sdram_dat_r[28])
  );
  LUT6 #(
    .INIT ( 64'hA280FFFFA280A280 ))
  mux81131 (
    .I0(mux811161),
    .I1(basesoc_cache_967),
    .I2(basesoc_interface0_wb_sdram_dat_r[28]),
    .I3(basesoc_interface0_wb_sdram_dat_r[12]),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_sdram_wrdata_storage_full_12_1152),
    .O(basesoc_sdram_master_p0_wrdata[12])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX32141 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N606),
    .I3(N734),
    .I4(N670),
    .I5(N542),
    .O(basesoc_interface0_wb_sdram_dat_r[13])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321211 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N622),
    .I3(N750),
    .I4(N686),
    .I5(N558),
    .O(basesoc_interface0_wb_sdram_dat_r[29])
  );
  LUT6 #(
    .INIT ( 64'hA280FFFFA280A280 ))
  mux81141 (
    .I0(mux811161),
    .I1(basesoc_cache_967),
    .I2(basesoc_interface0_wb_sdram_dat_r[29]),
    .I3(basesoc_interface0_wb_sdram_dat_r[13]),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_sdram_wrdata_storage_full_13_1151),
    .O(basesoc_sdram_master_p0_wrdata[13])
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  mux8111611 (
    .I0(litedramwishbone2native_state_FSM_FFd1_647),
    .I1(new_master_wdata_ready_534),
    .I2(litedramwishbone2native_state_FSM_FFd2_648),
    .I3(basesoc_sdram_storage_full[0]),
    .O(mux811161)
  );
  LUT6 #(
    .INIT ( 64'hA280FFFFA280A280 ))
  mux811151 (
    .I0(mux811161),
    .I1(basesoc_cache_967),
    .I2(basesoc_interface0_wb_sdram_dat_r[25]),
    .I3(basesoc_interface0_wb_sdram_dat_r[9]),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_sdram_wrdata_storage_full_9_1155),
    .O(basesoc_sdram_master_p0_wrdata[9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX321311 (
    .I0(inst_LPM_FF_2_2473),
    .I1(inst_LPM_FF_1_2474),
    .I2(N602),
    .I3(N730),
    .I4(N666),
    .I5(N538),
    .O(basesoc_interface0_wb_sdram_dat_r[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3511 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .O(\cache_state_FSM_FFd3-In1 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32151 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(rhs_array_muxed32[22])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o151  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_909_o ),
    .I3(spiflash_sr[20]),
    .I4(spiflash_sr[22]),
    .I5(rhs_array_muxed32[12]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_389_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3241 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .O(rhs_array_muxed32[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32141 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [23]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [23]),
    .O(rhs_array_muxed32[21])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o1151  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_909_o ),
    .I3(spiflash_sr[29]),
    .I4(spiflash_sr[31]),
    .I5(rhs_array_muxed32[21]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_380_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32271 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [8]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [8]),
    .O(rhs_array_muxed32[6])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o1201  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_909_o ),
    .I3(spiflash_sr[14]),
    .I4(spiflash_sr[16]),
    .I5(rhs_array_muxed32[6]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_395_o )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0322<3>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(\n0322<3>1 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0236<3>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\n0236<3>1 )
  );
  LUT5 #(
    .INIT ( 32'h44F0FF00 ))
  _n5254_inv1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(\n0491<3>1 ),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(_n5254_inv)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0491<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\n0491<3>1 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFEF ))
  basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_302_o1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_858),
    .I2(\n0322<3>1 ),
    .I3(basesoc_sdram_bankmachine3_req_lock),
    .I4(basesoc_sdram_bankmachine2_req_lock),
    .O(basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_302_o)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_cmd111 (
    .I0(bankmachine2_state_FSM_FFd2_634),
    .I1(bankmachine2_state_FSM_FFd3_636),
    .I2(bankmachine2_state_FSM_FFd1_633),
    .O(Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_cmd11)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_cmd111 (
    .I0(bankmachine1_state_FSM_FFd2_629),
    .I1(bankmachine1_state_FSM_FFd3_632),
    .I2(bankmachine1_state_FSM_FFd1_628),
    .O(Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_cmd11)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n3517<2>1  (
    .I0(bankmachine1_state_FSM_FFd1_628),
    .I1(bankmachine1_state_FSM_FFd3_632),
    .I2(bankmachine1_state_FSM_FFd2_629),
    .O(_n3517)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \multiplexer_state__n5549<2>1  (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(multiplexer_state_FSM_FFd1_643),
    .I2(multiplexer_state_FSM_FFd3_645),
    .O(basesoc_sdram_choose_req_want_writes)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \multiplexer_state__n5549<0>1  (
    .I0(multiplexer_state_FSM_FFd3_645),
    .I1(multiplexer_state_FSM_FFd2_644),
    .I2(multiplexer_state_FSM_FFd1_643),
    .O(basesoc_sdram_choose_req_want_reads)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n3653<2>1  (
    .I0(bankmachine2_state_FSM_FFd1_633),
    .I1(bankmachine2_state_FSM_FFd3_636),
    .I2(bankmachine2_state_FSM_FFd2_634),
    .O(_n3653)
  );
  LUT5 #(
    .INIT ( 32'h0A8B0889 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid11 (
    .I0(bankmachine2_state_FSM_FFd3_636),
    .I1(bankmachine2_state_FSM_FFd2_634),
    .I2(bankmachine2_state_FSM_FFd1_633),
    .I3(basesoc_sdram_cmd_valid_mmx_out2),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_1108),
    .O(basesoc_sdram_bankmachine2_cmd_valid)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7FFF ))
  basesoc_sdram_cmd_valid61 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_900),
    .I1(basesoc_sdram_bankmachine2_row_opened_1106),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_899),
    .I3(basesoc_sdram_bankmachine2_row_hit),
    .I4(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_cmd_valid_mmx_out6)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7FFF ))
  basesoc_sdram_cmd_valid71 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_941),
    .I1(basesoc_sdram_bankmachine3_row_opened_1109),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_940),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_cmd_valid_mmx_out7)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \bankmachine2_state__n5564<1>1  (
    .I0(bankmachine2_state_FSM_FFd3_636),
    .I1(bankmachine2_state_FSM_FFd2_634),
    .O(basesoc_sdram_bankmachine2_row_open)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \bankmachine0_state__n5524<1>1  (
    .I0(bankmachine0_state_FSM_FFd3_627),
    .I1(bankmachine0_state_FSM_FFd2_624),
    .O(basesoc_sdram_bankmachine0_row_open)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7FFF ))
  basesoc_sdram_cmd_valid51 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_859),
    .I1(basesoc_sdram_bankmachine1_row_opened_1103),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_858),
    .I3(basesoc_sdram_bankmachine1_row_hit),
    .I4(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_cmd_valid_mmx_out5)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7FFF ))
  basesoc_sdram_cmd_valid41 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_818),
    .I1(basesoc_sdram_bankmachine0_row_opened_1100),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_817),
    .I3(basesoc_sdram_bankmachine0_row_hit),
    .I4(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_cmd_valid_mmx_out4)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n3408<2>1  (
    .I0(bankmachine0_state_FSM_FFd1_623),
    .I1(bankmachine0_state_FSM_FFd3_627),
    .I2(bankmachine0_state_FSM_FFd2_624),
    .O(_n3408)
  );
  LUT5 #(
    .INIT ( 32'h3020F023 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid11 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1102),
    .I1(bankmachine0_state_FSM_FFd1_623),
    .I2(bankmachine0_state_FSM_FFd3_627),
    .I3(bankmachine0_state_FSM_FFd2_624),
    .I4(basesoc_sdram_cmd_valid_mmx_out),
    .O(basesoc_sdram_bankmachine0_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n3669<2>1  (
    .I0(bankmachine3_state_FSM_FFd1_637),
    .I1(bankmachine3_state_FSM_FFd3_640),
    .I2(bankmachine3_state_FSM_FFd2_638),
    .O(_n3669)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \basesoc_sdram_generator_counter[2]_GND_1_o_equal_934_o<2>1  (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[0]),
    .O(\basesoc_sdram_generator_counter[2]_GND_1_o_not_equal_936_o_inv )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \refresher_state_FSM_FFd2-In11  (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(multiplexer_state_FSM_FFd1_643),
    .I2(multiplexer_state_FSM_FFd3_645),
    .O(\refresher_state_FSM_FFd2-In1 )
  );
  LUT5 #(
    .INIT ( 32'h5040F045 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid11 (
    .I0(bankmachine1_state_FSM_FFd1_628),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_1105),
    .I2(bankmachine1_state_FSM_FFd3_632),
    .I3(bankmachine1_state_FSM_FFd2_629),
    .I4(basesoc_sdram_cmd_valid_mmx_out1),
    .O(basesoc_sdram_bankmachine1_cmd_valid)
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<2>11  (
    .I0(basesoc_sdram_twtrcon_count[2]),
    .I1(basesoc_sdram_twtrcon_count[0]),
    .I2(basesoc_sdram_twtrcon_count[1]),
    .I3(basesoc_sdram_twtrcon_valid),
    .O(Mcount_basesoc_sdram_twtrcon_count2)
  );
  LUT3 #(
    .INIT ( 8'h09 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<1>11  (
    .I0(basesoc_sdram_twtrcon_count[1]),
    .I1(basesoc_sdram_twtrcon_count[0]),
    .I2(basesoc_sdram_twtrcon_valid),
    .O(Mcount_basesoc_sdram_twtrcon_count1)
  );
  LUT5 #(
    .INIT ( 32'h0A8B0889 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid11 (
    .I0(bankmachine3_state_FSM_FFd3_640),
    .I1(bankmachine3_state_FSM_FFd2_638),
    .I2(bankmachine3_state_FSM_FFd1_637),
    .I3(basesoc_sdram_cmd_valid_mmx_out3),
    .I4(basesoc_sdram_bankmachine3_twtpcon_ready_1111),
    .O(basesoc_sdram_bankmachine3_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_cmd111 (
    .I0(bankmachine3_state_FSM_FFd2_638),
    .I1(bankmachine3_state_FSM_FFd3_640),
    .I2(bankmachine3_state_FSM_FFd1_637),
    .O(Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_cmd11)
  );
  LUT5 #(
    .INIT ( 32'hD2D0DAD8 ))
  \multiplexer_state_FSM_FFd3-In1  (
    .I0(multiplexer_state_FSM_FFd3_645),
    .I1(multiplexer_state_FSM_FFd2_644),
    .I2(multiplexer_state_FSM_FFd1_643),
    .I3(\multiplexer_state_FSM_FFd1-In1_3186 ),
    .I4(basesoc_sdram_twtrcon_ready_1119),
    .O(\multiplexer_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \basesoc_sdram_max_time1<3>1  (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32291 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [10]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [10]),
    .O(rhs_array_muxed32[8])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o1221  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_909_o ),
    .I3(spiflash_sr[16]),
    .I4(spiflash_sr[18]),
    .I5(rhs_array_muxed32[8]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_393_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \spiflash_i1[1]_PWR_1_o_equal_909_o<1>1  (
    .I0(spiflash_clk_781),
    .I1(spiflash_i1[0]),
    .O(\spiflash_i1[1]_PWR_1_o_equal_909_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o1211  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_909_o ),
    .I3(spiflash_sr[15]),
    .I4(spiflash_sr[17]),
    .I5(rhs_array_muxed32[7]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_394_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32281 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [9]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [9]),
    .O(rhs_array_muxed32[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  basesoc_port_cmd_valid1 (
    .I0(litedramwishbone2native_state_FSM_FFd1_647),
    .I1(litedramwishbone2native_state_FSM_FFd2_648),
    .O(basesoc_port_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3221 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(rhs_array_muxed32[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32301 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(rhs_array_muxed32[9])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o1231  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_909_o ),
    .I3(spiflash_sr[17]),
    .I4(spiflash_sr[19]),
    .I5(rhs_array_muxed32[9]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_392_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \bankmachine1_state__n5498<1>1  (
    .I0(bankmachine1_state_FSM_FFd3_632),
    .I1(bankmachine1_state_FSM_FFd2_629),
    .O(basesoc_sdram_bankmachine1_row_open)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \bankmachine3_state__n5510<1>1  (
    .I0(bankmachine3_state_FSM_FFd3_640),
    .I1(bankmachine3_state_FSM_FFd2_638),
    .O(basesoc_sdram_bankmachine3_row_open)
  );
  LUT3 #(
    .INIT ( 8'h91 ))
  \_n3425<2>1  (
    .I0(multiplexer_state_FSM_FFd1_643),
    .I1(multiplexer_state_FSM_FFd2_644),
    .I2(multiplexer_state_FSM_FFd3_645),
    .O(_n3425)
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  basesoc_sdram_cmd_valid1 (
    .I0(basesoc_sdram_generator_done_517),
    .I1(refresher_state_FSM_FFd1_622),
    .I2(refresher_state_FSM_FFd2_621),
    .O(basesoc_sdram_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000000200020002 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1 (
    .I0(basesoc_port_cmd_valid),
    .I1(basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_302_o),
    .I2(rhs_array_muxed32[8]),
    .I3(rhs_array_muxed32[9]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I5(\n0236<3>1 ),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_513_o1 (
    .I0(basesoc_uart_phy_sink_ready_343),
    .I1(basesoc_uart_phy_tx_busy_1090),
    .I2(basesoc_uart_tx_fifo_readable_1094),
    .O(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_513_o)
  );
  LUT6 #(
    .INIT ( 64'h7777777FFFFFFFFF ))
  \dna_cnt[6]_PWR_1_o_LessThan_902_o11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[3]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[6]),
    .O(\dna_cnt[6]_PWR_1_o_LessThan_902_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \dna_cnt[6]_GND_1_o_LessThan_1353_o21  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_GND_1_o_LessThan_1353_o )
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  Mcount_basesoc_uart_phy_rx_bitcount31 (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(basesoc_uart_phy_rx_bitcount[3]),
    .I2(basesoc_uart_phy_rx_bitcount[2]),
    .I3(basesoc_uart_phy_rx_bitcount[0]),
    .I4(basesoc_uart_phy_rx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_rx_bitcount3)
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  Mcount_basesoc_uart_phy_rx_bitcount21 (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(basesoc_uart_phy_rx_bitcount[2]),
    .I2(basesoc_uart_phy_rx_bitcount[0]),
    .I3(basesoc_uart_phy_rx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_rx_bitcount2)
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  Mcount_basesoc_uart_phy_rx_bitcount11 (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(basesoc_uart_phy_rx_bitcount[0]),
    .I2(basesoc_uart_phy_rx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_rx_bitcount1)
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>2  (
    .I0(basesoc_uart_tx_fifo_consume[2]),
    .I1(basesoc_uart_tx_fifo_consume[3]),
    .I2(basesoc_uart_tx_fifo_consume[0]),
    .I3(basesoc_uart_tx_fifo_consume[1]),
    .O(Result[3])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>2  (
    .I0(basesoc_uart_tx_fifo_consume[2]),
    .I1(basesoc_uart_tx_fifo_consume[0]),
    .I2(basesoc_uart_tx_fifo_consume[1]),
    .O(Result[2])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>11  (
    .I0(basesoc_uart_tx_fifo_produce[2]),
    .I1(basesoc_uart_tx_fifo_produce[3]),
    .I2(basesoc_uart_tx_fifo_produce[0]),
    .I3(basesoc_uart_tx_fifo_produce[1]),
    .O(\Result<3>1 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>11  (
    .I0(basesoc_uart_tx_fifo_produce[2]),
    .I1(basesoc_uart_tx_fifo_produce[0]),
    .I2(basesoc_uart_tx_fifo_produce[1]),
    .O(\Result<2>1 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>31  (
    .I0(basesoc_uart_rx_fifo_consume[2]),
    .I1(basesoc_uart_rx_fifo_consume[3]),
    .I2(basesoc_uart_rx_fifo_consume[0]),
    .I3(basesoc_uart_rx_fifo_consume[1]),
    .O(\Result<3>3 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>31  (
    .I0(basesoc_uart_rx_fifo_consume[2]),
    .I1(basesoc_uart_rx_fifo_consume[0]),
    .I2(basesoc_uart_rx_fifo_consume[1]),
    .O(\Result<2>3 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>41  (
    .I0(basesoc_uart_rx_fifo_produce[2]),
    .I1(basesoc_uart_rx_fifo_produce[3]),
    .I2(basesoc_uart_rx_fifo_produce[0]),
    .I3(basesoc_uart_rx_fifo_produce[1]),
    .O(\Result<3>4 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>41  (
    .I0(basesoc_uart_rx_fifo_produce[2]),
    .I1(basesoc_uart_rx_fifo_produce[0]),
    .I2(basesoc_uart_rx_fifo_produce[1]),
    .O(\Result<2>4 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Result<5>1  (
    .I0(dna_cnt[5]),
    .I1(dna_cnt[2]),
    .I2(dna_cnt[3]),
    .I3(dna_cnt[4]),
    .I4(dna_cnt[0]),
    .I5(dna_cnt[1]),
    .O(Result[5])
  );
  LUT5 #(
    .INIT ( 32'h78F0F0F0 ))
  \Result<4>21  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[3]),
    .I2(dna_cnt[4]),
    .I3(dna_cnt[0]),
    .I4(dna_cnt[1]),
    .O(\Result<4>2 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>61  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[3]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[1]),
    .O(\Result<3>6 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>61  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .O(\Result<2>6 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \Result<4>41  (
    .I0(basesoc_sdram_time0[4]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[3]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[1]),
    .O(\Result<4>4 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  GND_1_o_GND_1_o_MUX_272_o2 (
    .I0(basesoc_uart_phy_rx_bitcount[0]),
    .I1(basesoc_uart_phy_rx_bitcount[3]),
    .I2(xilinxmultiregimpl0_regs1_12),
    .I3(GND_1_o_GND_1_o_MUX_272_o1),
    .O(GND_1_o_GND_1_o_MUX_272_o)
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  GND_1_o_GND_1_o_MUX_272_o11 (
    .I0(basesoc_uart_phy_rx_bitcount[2]),
    .I1(basesoc_uart_phy_rx_bitcount[1]),
    .I2(basesoc_uart_phy_rx_busy_38),
    .I3(basesoc_uart_phy_uart_clk_rxen_410),
    .O(GND_1_o_GND_1_o_MUX_272_o1)
  );
  LUT4 #(
    .INIT ( 16'h88D8 ))
  _n5142_inv21 (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(basesoc_uart_phy_uart_clk_rxen_410),
    .I2(basesoc_uart_phy_rx_r_14),
    .I3(xilinxmultiregimpl0_regs1_12),
    .O(_n5142_inv)
  );
  LUT3 #(
    .INIT ( 8'h16 ))
  \bankmachine0_state__n5524<0>1  (
    .I0(bankmachine0_state_FSM_FFd3_627),
    .I1(bankmachine0_state_FSM_FFd2_624),
    .I2(bankmachine0_state_FSM_FFd1_623),
    .O(basesoc_sdram_bankmachine0_row_close)
  );
  LUT3 #(
    .INIT ( 8'h16 ))
  \bankmachine1_state__n5498<0>1  (
    .I0(bankmachine1_state_FSM_FFd3_632),
    .I1(bankmachine1_state_FSM_FFd2_629),
    .I2(bankmachine1_state_FSM_FFd1_628),
    .O(basesoc_sdram_bankmachine1_row_close)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_859),
    .I1(basesoc_sdram_bankmachine1_row_opened_1103),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_858),
    .I3(_n3517),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_read)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_352_o131 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I2(basesoc_sdram_bankmachine1_row_opened_1103),
    .I3(basesoc_sdram_bankmachine1_row_hit),
    .I4(_n3517),
    .O(roundrobin0_grant_roundrobin3_grant_OR_352_o13)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_941),
    .I1(basesoc_sdram_bankmachine3_row_opened_1109),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_940),
    .I3(_n3669),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_read)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_352_o111 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I2(basesoc_sdram_bankmachine3_row_opened_1109),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4(_n3669),
    .O(roundrobin0_grant_roundrobin3_grant_OR_352_o11)
  );
  LUT5 #(
    .INIT ( 32'h00202020 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we1 (
    .I0(basesoc_port_cmd_ready4_3208),
    .I1(basesoc_sdram_bankmachine2_req_lock),
    .I2(rhs_array_muxed32[8]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(\n0491<3>1 ),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_uart_tx_trigger<4>1  (
    .I0(basesoc_uart_tx_fifo_level0[4]),
    .I1(basesoc_uart_tx_fifo_level0[3]),
    .I2(basesoc_uart_tx_fifo_level0[2]),
    .I3(basesoc_uart_tx_fifo_level0[1]),
    .I4(basesoc_uart_tx_fifo_level0[0]),
    .O(basesoc_uart_tx_trigger)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0055<4>1  (
    .I0(basesoc_uart_tx_fifo_level0[4]),
    .I1(basesoc_uart_tx_fifo_level0[3]),
    .I2(basesoc_uart_tx_fifo_level0[2]),
    .I3(basesoc_uart_tx_fifo_level0[1]),
    .I4(basesoc_uart_tx_fifo_level0[0]),
    .O(n0055)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_818),
    .I1(basesoc_sdram_bankmachine0_row_opened_1100),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_817),
    .I3(_n3408),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_read)
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_352_o141 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I2(basesoc_sdram_bankmachine0_row_opened_1100),
    .I3(basesoc_sdram_bankmachine0_row_hit),
    .I4(_n3408),
    .O(roundrobin0_grant_roundrobin3_grant_OR_352_o14)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_900),
    .I1(basesoc_sdram_bankmachine2_row_opened_1106),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_899),
    .I3(_n3653),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_read)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_352_o121 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I2(basesoc_sdram_bankmachine2_row_opened_1106),
    .I3(basesoc_sdram_bankmachine2_row_hit),
    .I4(_n3653),
    .O(roundrobin0_grant_roundrobin3_grant_OR_352_o12)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \basesoc_slave_sel<3><28>1  (
    .I0(rhs_array_muxed32[22]),
    .I1(rhs_array_muxed32[27]),
    .I2(rhs_array_muxed32[21]),
    .I3(rhs_array_muxed32[23]),
    .I4(rhs_array_muxed32[28]),
    .I5(\basesoc_slave_sel<4><28>1_3161 ),
    .O(basesoc_slave_sel[3])
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \basesoc_csrbankarray_csrbank2_sel<13>1  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank2_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_csrbank3_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_csrbank3_sel)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  Mmux_basesoc_ack11 (
    .I0(litedramwishbone2native_state_FSM_FFd1_647),
    .I1(litedramwishbone2native_state_FSM_FFd2_648),
    .I2(new_master_wdata_ready_534),
    .I3(new_master_rdata_valid4_535),
    .O(basesoc_ack)
  );
  LUT5 #(
    .INIT ( 32'h20A864EC ))
  \litedramwishbone2native_state_FSM_FFd1-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd2_648),
    .I1(litedramwishbone2native_state_FSM_FFd1_647),
    .I2(basesoc_port_cmd_ready),
    .I3(new_master_rdata_valid4_535),
    .I4(new_master_wdata_ready_534),
    .O(\litedramwishbone2native_state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \spiflash_counter[7]_PWR_1_o_equal_917_o<7>1  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[0]),
    .I3(\spiflash_counter[7]_GND_1_o_equal_914_o<7>1_3201 ),
    .O(\spiflash_counter[7]_PWR_1_o_equal_917_o )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \spiflash_counter[7]_GND_1_o_equal_915_o<7>1  (
    .I0(spiflash_counter[7]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[5]),
    .I3(\spiflash_counter[7]_GND_1_o_equal_914_o<7>1_3201 ),
    .O(\spiflash_counter[7]_GND_1_o_equal_915_o )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \spiflash_counter[7]_GND_1_o_equal_914_o<7>11  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[1]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[4]),
    .I4(spiflash_counter[6]),
    .O(\spiflash_counter[7]_GND_1_o_equal_914_o<7>1_3201 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \spiflash_counter[7]_GND_1_o_equal_914_o<7>1  (
    .I0(spiflash_counter[0]),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[7]),
    .I3(\spiflash_counter[7]_GND_1_o_equal_914_o<7>1_3201 ),
    .O(\spiflash_counter[7]_GND_1_o_equal_914_o )
  );
  LUT5 #(
    .INIT ( 32'h4044EAEE ))
  Mmux_basesoc_cache_data_port_dat_w1101 (
    .I0(basesoc_cache_write_from_slave),
    .I1(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_217_o),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I3(basesoc_grant_1120),
    .I4(basesoc_cache_967),
    .O(basesoc_cache_data_port_we[0])
  );
  LUT5 #(
    .INIT ( 32'h4044EAEE ))
  Mmux_basesoc_cache_data_port_dat_w1111 (
    .I0(basesoc_cache_write_from_slave),
    .I1(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_217_o),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I3(basesoc_grant_1120),
    .I4(basesoc_cache_967),
    .O(basesoc_cache_data_port_we[1])
  );
  LUT5 #(
    .INIT ( 32'hEAEE4044 ))
  Mmux_basesoc_cache_data_port_dat_w1121 (
    .I0(basesoc_cache_write_from_slave),
    .I1(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_217_o),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I3(basesoc_grant_1120),
    .I4(basesoc_cache_967),
    .O(basesoc_cache_data_port_we[2])
  );
  LUT5 #(
    .INIT ( 32'hEAEE4044 ))
  Mmux_basesoc_cache_data_port_dat_w1131 (
    .I0(basesoc_cache_write_from_slave),
    .I1(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_217_o),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I3(basesoc_grant_1120),
    .I4(basesoc_cache_967),
    .O(basesoc_cache_data_port_we[3])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_max_time0_inv1 (
    .I0(basesoc_sdram_time0[3]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[4]),
    .O(basesoc_sdram_max_time0_inv)
  );
  LUT5 #(
    .INIT ( 32'h01101010 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_925_OUT31  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_914_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_920_o ),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[1]),
    .O(\spiflash_counter[7]_GND_1_o_mux_925_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0110101010101010 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_925_OUT41  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_914_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_920_o ),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[2]),
    .O(\spiflash_counter[7]_GND_1_o_mux_925_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \Madd_spiflash_counter[7]_GND_1_o_add_921_OUT_cy<5>11  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[2]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[0]),
    .O(\Madd_spiflash_counter[7]_GND_1_o_add_921_OUT_cy<5> )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_sel<13>1  (
    .I0(\basesoc_interface_adr[11] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_sel)
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \basesoc_csrbankarray_csrbank5_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank5_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \basesoc_csrbankarray_csrbank1_sel<13>1  (
    .I0(\basesoc_interface_adr[11] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_csrbank1_sel)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank5_load2_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_423_o),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank5_load2_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  basesoc_csrbankarray_csrbank5_reload2_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_423_o),
    .I5(\basesoc_interface_adr[4] ),
    .O(basesoc_csrbankarray_csrbank5_reload2_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  basesoc_timer0_update_value_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_423_o),
    .I5(\basesoc_interface_adr[4] ),
    .O(basesoc_timer0_update_value_re)
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_basesoc_sdram_master_p0_rddata_en11 (
    .I0(ddrphy_rddata_en_2_BRB0_7046),
    .I1(ddrphy_rddata_en_2_BRB1_7047),
    .I2(ddrphy_rddata_en_2_BRB2_7048),
    .I3(ddrphy_rddata_en_2_BRB3_7049),
    .I4(ddrphy_rddata_en_2_BRB4_7050),
    .I5(ddrphy_rddata_en_2_BRB5_7051),
    .O(ddrphy_rddata_en[2])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_basesoc_sdram_master_p0_wrdata_en11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(new_master_wdata_ready_534),
    .I2(basesoc_sdram_command_storage_full[4]),
    .I3(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_383_o),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT2151 ),
    .O(basesoc_sdram_master_p0_wrdata_en)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_bitbang_en0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_620),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_csrbankarray_csrbank0_sel<13>1 ),
    .O(basesoc_csrbankarray_csrbank4_bitbang_en0_re)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \Mmux_basesoc_uart_phy_tx_reg[0]_PWR_1_o_MUX_253_o11  (
    .I0(basesoc_uart_phy_tx_reg[0]),
    .I1(basesoc_uart_phy_tx_bitcount[3]),
    .I2(basesoc_uart_phy_tx_bitcount[1]),
    .I3(basesoc_uart_phy_tx_bitcount[2]),
    .O(\basesoc_uart_phy_tx_reg[0]_PWR_1_o_MUX_253_o )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  basesoc_csrbankarray_csrbank6_ev_enable0_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .I4(basesoc_interface_we_620),
    .O(basesoc_csrbankarray_csrbank6_ev_enable0_re)
  );
  LUT5 #(
    .INIT ( 32'h14444444 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<3>11  (
    .I0(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_513_o),
    .I1(basesoc_uart_phy_tx_bitcount[3]),
    .I2(basesoc_uart_phy_tx_bitcount[0]),
    .I3(basesoc_uart_phy_tx_bitcount[1]),
    .I4(basesoc_uart_phy_tx_bitcount[2]),
    .O(Mcount_basesoc_uart_phy_tx_bitcount3)
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  basesoc_csrbankarray_csrbank4_bitbang0_re1 (
    .I0(\basesoc_csrbankarray_csrbank0_sel<13>1 ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(basesoc_interface_we_620),
    .I5(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank4_bitbang0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1085_OUT41  (
    .I0(\basesoc_csrbankarray_csrbank0_sel<13>1 ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(spiflash_bitbang_storage_full[3]),
    .I5(\basesoc_interface_adr[9] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1085_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1085_OUT31  (
    .I0(\basesoc_csrbankarray_csrbank0_sel<13>1 ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(spiflash_bitbang_storage_full[2]),
    .I5(\basesoc_interface_adr[9] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1085_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1085_OUT21  (
    .I0(\basesoc_csrbankarray_csrbank0_sel<13>1 ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(spiflash_bitbang_storage_full[1]),
    .I5(\basesoc_interface_adr[9] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1085_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  basesoc_csrbankarray_csrbank7_tuning_word3_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_csrbankarray_csrbank7_sel),
    .I3(basesoc_interface_we_620),
    .O(basesoc_csrbankarray_csrbank7_tuning_word3_re)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  basesoc_csrbankarray_csrbank7_tuning_word2_re1 (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_interface_we_620),
    .O(basesoc_csrbankarray_csrbank7_tuning_word2_re)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  basesoc_csrbankarray_csrbank7_tuning_word1_re1 (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_we_620),
    .O(basesoc_csrbankarray_csrbank7_tuning_word1_re)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  basesoc_csrbankarray_csrbank7_tuning_word0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_csrbankarray_csrbank7_sel),
    .I3(basesoc_interface_we_620),
    .O(basesoc_csrbankarray_csrbank7_tuning_word0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  basesoc_csrbankarray_csrbank5_reload1_re1 (
    .I0(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_423_o),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(basesoc_csrbankarray_csrbank5_reload1_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank5_reload0_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_423_o),
    .O(basesoc_csrbankarray_csrbank5_reload0_re)
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  _n507611 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I2(_n3653),
    .I3(basesoc_sdram_cmd_valid_mmx_out6),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_133_o),
    .O(basesoc_sdram_bankmachine2_twtpcon_valid)
  );
  LUT5 #(
    .INIT ( 32'hBAAAAAAA ))
  sys_rst_basesoc_lm32_reset_OR_539_o1 (
    .I0(sys_rst),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(basesoc_interface_we_620),
    .O(sys_rst_basesoc_lm32_reset_OR_539_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  basesoc_csrbankarray_csrbank1_scratch3_re1 (
    .I0(basesoc_interface_we_620),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank1_scratch3_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank5_reload3_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_423_o),
    .O(basesoc_csrbankarray_csrbank5_reload3_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_uart_rx_clear1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_we_620),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_dat_w[1]),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_csrbankarray_csrbank6_sel),
    .O(basesoc_uart_rx_clear)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_uart_tx_clear1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_we_620),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_dat_w[0]),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_csrbankarray_csrbank6_sel),
    .O(basesoc_uart_tx_clear)
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  basesoc_csrbankarray_csrbank1_scratch0_re1 (
    .I0(basesoc_interface_we_620),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank1_scratch0_re)
  );
  LUT6 #(
    .INIT ( 64'h0040000000000000 ))
  _n507411 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I2(_n3517),
    .I3(basesoc_sdram_cmd_valid_mmx_out5),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_133_o),
    .O(basesoc_sdram_bankmachine1_twtpcon_valid)
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  _n507811 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I2(_n3669),
    .I3(basesoc_sdram_cmd_valid_mmx_out7),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_133_o),
    .O(basesoc_sdram_bankmachine3_twtpcon_valid)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine2_req_lock1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_899),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine2_req_lock)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n5240_inv1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(_n5240_inv)
  );
  LUT6 #(
    .INIT ( 64'h0010000000000000 ))
  _n507211 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I2(_n3408),
    .I3(basesoc_sdram_cmd_valid_mmx_out4),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_133_o),
    .O(basesoc_sdram_bankmachine0_twtpcon_valid)
  );
  LUT6 #(
    .INIT ( 64'h1444444444444444 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_925_OUT51  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_914_o ),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[2]),
    .I5(spiflash_counter[3]),
    .O(\spiflash_counter[7]_GND_1_o_mux_925_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT91  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [17]),
    .I4(\lm32_cpu/operand_m [17]),
    .I5(\lm32_cpu/instruction_unit/pc_m [17]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT81  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [16]),
    .I4(\lm32_cpu/operand_m [16]),
    .I5(\lm32_cpu/instruction_unit/pc_m [16]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT71  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [15]),
    .I4(\lm32_cpu/operand_m [15]),
    .I5(\lm32_cpu/instruction_unit/pc_m [15]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT61  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [14]),
    .I4(\lm32_cpu/operand_m [14]),
    .I5(\lm32_cpu/instruction_unit/pc_m [14]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT51  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [13]),
    .I4(\lm32_cpu/operand_m [13]),
    .I5(\lm32_cpu/instruction_unit/pc_m [13]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT41  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [12]),
    .I4(\lm32_cpu/operand_m [12]),
    .I5(\lm32_cpu/instruction_unit/pc_m [12]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT321  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [9]),
    .I4(\lm32_cpu/operand_m [9]),
    .I5(\lm32_cpu/instruction_unit/pc_m [9]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT311  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [8]),
    .I4(\lm32_cpu/operand_m [8]),
    .I5(\lm32_cpu/instruction_unit/pc_m [8]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT31  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [11]),
    .I4(\lm32_cpu/operand_m [11]),
    .I5(\lm32_cpu/instruction_unit/pc_m [11]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT301  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [7]),
    .I4(\lm32_cpu/operand_m [7]),
    .I5(\lm32_cpu/instruction_unit/pc_m [7]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT291  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [6]),
    .I4(\lm32_cpu/operand_m [6]),
    .I5(\lm32_cpu/instruction_unit/pc_m [6]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT281  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [5]),
    .I4(\lm32_cpu/operand_m [5]),
    .I5(\lm32_cpu/instruction_unit/pc_m [5]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT271  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [4]),
    .I4(\lm32_cpu/operand_m [4]),
    .I5(\lm32_cpu/instruction_unit/pc_m [4]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT251  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [31]),
    .I4(\lm32_cpu/operand_m [31]),
    .I5(\lm32_cpu/instruction_unit/pc_m [31]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT241  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [30]),
    .I4(\lm32_cpu/operand_m [30]),
    .I5(\lm32_cpu/instruction_unit/pc_m [30]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT261  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [3]),
    .I4(\lm32_cpu/operand_m [3]),
    .I5(\lm32_cpu/instruction_unit/pc_m [3]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT221  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [29]),
    .I4(\lm32_cpu/operand_m [29]),
    .I5(\lm32_cpu/instruction_unit/pc_m [29]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT211  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [28]),
    .I4(\lm32_cpu/operand_m [28]),
    .I5(\lm32_cpu/instruction_unit/pc_m [28]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT201  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [27]),
    .I4(\lm32_cpu/operand_m [27]),
    .I5(\lm32_cpu/instruction_unit/pc_m [27]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT21  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [10]),
    .I4(\lm32_cpu/operand_m [10]),
    .I5(\lm32_cpu/instruction_unit/pc_m [10]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT191  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [26]),
    .I4(\lm32_cpu/operand_m [26]),
    .I5(\lm32_cpu/instruction_unit/pc_m [26]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT181  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [25]),
    .I4(\lm32_cpu/operand_m [25]),
    .I5(\lm32_cpu/instruction_unit/pc_m [25]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT171  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [24]),
    .I4(\lm32_cpu/operand_m [24]),
    .I5(\lm32_cpu/instruction_unit/pc_m [24]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT161  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [23]),
    .I4(\lm32_cpu/operand_m [23]),
    .I5(\lm32_cpu/instruction_unit/pc_m [23]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT151  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [22]),
    .I4(\lm32_cpu/operand_m [22]),
    .I5(\lm32_cpu/instruction_unit/pc_m [22]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT141  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [21]),
    .I4(\lm32_cpu/operand_m [21]),
    .I5(\lm32_cpu/instruction_unit/pc_m [21]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT131  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [20]),
    .I4(\lm32_cpu/operand_m [20]),
    .I5(\lm32_cpu/instruction_unit/pc_m [20]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT231  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [2]),
    .I4(\lm32_cpu/operand_m [2]),
    .I5(\lm32_cpu/instruction_unit/pc_m [2]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT111  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [19]),
    .I4(\lm32_cpu/operand_m [19]),
    .I5(\lm32_cpu/instruction_unit/pc_m [19]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT121  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/operand_m [1]),
    .I4(\lm32_cpu/shifter_result_m [1]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT101  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/shifter_result_m [18]),
    .I4(\lm32_cpu/operand_m [18]),
    .I5(\lm32_cpu/instruction_unit/pc_m [18]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \lm32_cpu/Mmux_x_result2621  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .O(\lm32_cpu/Mmux_x_result262 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \lm32_cpu/Mmux_x_result1131  (
    .I0(\lm32_cpu/csr_x [0]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [1]),
    .I3(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .O(\lm32_cpu/Mmux_x_result113 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \lm32_cpu/store_q_m1  (
    .I0(\lm32_cpu/store_m_4043 ),
    .I1(\lm32_cpu/valid_m_4273 ),
    .I2(\lm32_cpu/exception_m_4045 ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .O(\lm32_cpu/store_q_m )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \lm32_cpu/load_q_m1  (
    .I0(\lm32_cpu/load_m_4044 ),
    .I1(\lm32_cpu/valid_m_4273 ),
    .I2(\lm32_cpu/exception_m_4045 ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .O(\lm32_cpu/load_q_m )
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT241  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/mc_arithmetic/divide_by_zero_x_4351 ),
    .I2(\lm32_cpu/interrupt_exception ),
    .I3(\lm32_cpu/branch_target_x [5]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF040404 ))
  \lm32_cpu/exception_x1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/interrupt_exception ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/valid_x_4274 ),
    .I4(\lm32_cpu/scall_x_4118 ),
    .I5(\lm32_cpu/mc_arithmetic/divide_by_zero_x_4351 ),
    .O(\lm32_cpu/exception_x )
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT251  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/mc_arithmetic/divide_by_zero_x_4351 ),
    .I2(\lm32_cpu/branch_target_x [6]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \lm32_cpu/write_enable_q_x1  (
    .I0(\lm32_cpu/valid_x_4274 ),
    .I1(\lm32_cpu/write_enable_x_4137 ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I3(\lm32_cpu/stall_m4_7071 ),
    .O(\lm32_cpu/write_enable_q_x )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT261  (
    .I0(\lm32_cpu/branch_target_x [7]),
    .I1(\lm32_cpu/exception_x ),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT110  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [2]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT24  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [12]),
    .I2(\lm32_cpu/eba [12]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT31  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [13]),
    .I2(\lm32_cpu/eba [13]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT41  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [14]),
    .I2(\lm32_cpu/eba [14]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT51  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [15]),
    .I2(\lm32_cpu/eba [15]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT61  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [16]),
    .I2(\lm32_cpu/eba [16]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT71  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [17]),
    .I2(\lm32_cpu/eba [17]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT81  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [18]),
    .I2(\lm32_cpu/eba [18]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT91  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [19]),
    .I2(\lm32_cpu/eba [19]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT101  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [20]),
    .I2(\lm32_cpu/eba [20]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT111  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [21]),
    .I2(\lm32_cpu/eba [21]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT121  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [3]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT131  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [22]),
    .I2(\lm32_cpu/eba [22]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT141  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [23]),
    .I2(\lm32_cpu/eba [23]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT151  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [24]),
    .I2(\lm32_cpu/eba [24]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT161  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [25]),
    .I2(\lm32_cpu/eba [25]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT171  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [26]),
    .I2(\lm32_cpu/eba [26]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT181  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [27]),
    .I2(\lm32_cpu/eba [27]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT191  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [28]),
    .I2(\lm32_cpu/eba [28]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT201  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [29]),
    .I2(\lm32_cpu/eba [29]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT211  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [30]),
    .I2(\lm32_cpu/eba [30]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT221  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [31]),
    .I2(\lm32_cpu/eba [31]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT231  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [4]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT271  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [8]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT281  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [9]),
    .I2(\lm32_cpu/eba [9]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT291  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [10]),
    .I2(\lm32_cpu/eba [10]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT301  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [11]),
    .I2(\lm32_cpu/eba [11]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hEC ))
  \lm32_cpu/Mmux_branch_predict_taken_d11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .O(\lm32_cpu/branch_predict_taken_d )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result11  (
    .I0(\lm32_cpu/adder_op_x_n_4126 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [0]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [0]),
    .O(\lm32_cpu/adder_result_x[0] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result21  (
    .I0(\lm32_cpu/adder_op_x_n_4126 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [10]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [10]),
    .O(\lm32_cpu/adder_result_x[10] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result33  (
    .I0(\lm32_cpu/adder_op_x_n_4126 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [11]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [11]),
    .O(\lm32_cpu/adder_result_x[11] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result121  (
    .I0(\lm32_cpu/adder_op_x_n_4126 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .O(\lm32_cpu/adder_result_x[1] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result231  (
    .I0(\lm32_cpu/adder_op_x_n_4126 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [2]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [2]),
    .O(\lm32_cpu/adder_result_x[2] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result251  (
    .I0(\lm32_cpu/adder_op_x_n_4126 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [31]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [31]),
    .O(\lm32_cpu/adder_result_x[31] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result261  (
    .I0(\lm32_cpu/adder_op_x_n_4126 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [3]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [3]),
    .O(\lm32_cpu/adder_result_x[3] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result271  (
    .I0(\lm32_cpu/adder_op_x_n_4126 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [4]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [4]),
    .O(\lm32_cpu/adder_result_x[4] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result281  (
    .I0(\lm32_cpu/adder_op_x_n_4126 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [5]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [5]),
    .O(\lm32_cpu/adder_result_x[5] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result291  (
    .I0(\lm32_cpu/adder_op_x_n_4126 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [6]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [6]),
    .O(\lm32_cpu/adder_result_x[6] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result301  (
    .I0(\lm32_cpu/adder_op_x_n_4126 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [7]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [7]),
    .O(\lm32_cpu/adder_result_x[7] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result311  (
    .I0(\lm32_cpu/adder_op_x_n_4126 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [8]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [8]),
    .O(\lm32_cpu/adder_result_x[8] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result321  (
    .I0(\lm32_cpu/adder_op_x_n_4126 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [9]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [9]),
    .O(\lm32_cpu/adder_result_x[9] )
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1110  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [0]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [0]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [0])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1210  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [10]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [10]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [10])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_133  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [11]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [11]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [11])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_141  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [12]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [12])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_151  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [13]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [13]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [13])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_161  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [14]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [14]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [14])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_171  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [15])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_181  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [0]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6094 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [16]),
    .O(\lm32_cpu/d_result_1 [16])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_191  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [1]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6094 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [17]),
    .O(\lm32_cpu/d_result_1 [17])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1101  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6094 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [18]),
    .O(\lm32_cpu/d_result_1 [18])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1111  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [3]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6094 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [19]),
    .O(\lm32_cpu/d_result_1 [19])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1121  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [1]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [1]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [1])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1131  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [4]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6094 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [20]),
    .O(\lm32_cpu/d_result_1 [20])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1141  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [5]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6094 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [21]),
    .O(\lm32_cpu/d_result_1 [21])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1151  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [6]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6094 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [22]),
    .O(\lm32_cpu/d_result_1 [22])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1161  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [7]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6094 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [23]),
    .O(\lm32_cpu/d_result_1 [23])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1171  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [8]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6094 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [24]),
    .O(\lm32_cpu/d_result_1 [24])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1181  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [9]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6094 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [25]),
    .O(\lm32_cpu/d_result_1 [25])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1191  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [10]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6094 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [26]),
    .O(\lm32_cpu/d_result_1 [26])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1201  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [11]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6094 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [27]),
    .O(\lm32_cpu/d_result_1 [27])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1211  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6094 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [28]),
    .O(\lm32_cpu/d_result_1 [28])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1221  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [13]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6094 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [29]),
    .O(\lm32_cpu/d_result_1 [29])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1231  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [2]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [2])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1241  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [14]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6094 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [30]),
    .O(\lm32_cpu/d_result_1 [30])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1251  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6094 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [31]),
    .O(\lm32_cpu/d_result_1 [31])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1261  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [3]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [3]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [3])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1271  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [4]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [4]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [4])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1281  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [5]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [5]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [5])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1291  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [6]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [6]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [6])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1301  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [7]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [7]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [7])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1311  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [8]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [8]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [8])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1321  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [9]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [9]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [9])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/Mmux_GND_3_o_valid_m_MUX_1441_o11  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/valid_m_4273 ),
    .O(\lm32_cpu/GND_3_o_valid_m_MUX_1441_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_10_o_mux_243_OUT11  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [0]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_10_o_mux_243_OUT21  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [1]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_10_o_mux_243_OUT31  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [2]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_10_o_mux_243_OUT41  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [3]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_10_o_mux_243_OUT51  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [4]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_w_result_sel_load_x_GND_3_o_MUX_1472_o11  (
    .I0(\lm32_cpu/w_result_sel_mul_m_BRB0_7026 ),
    .I1(\lm32_cpu/w_result_sel_load_m_BRB1_7028 ),
    .O(\lm32_cpu/w_result_sel_load_m )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_w_result_sel_mul_x_GND_3_o_MUX_1473_o11  (
    .I0(\lm32_cpu/w_result_sel_mul_m_BRB0_7026 ),
    .I1(\lm32_cpu/w_result_sel_mul_m_BRB1_7027 ),
    .O(\lm32_cpu/w_result_sel_mul_m )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o1  (
    .I0(\lm32_cpu/csr_write_enable_k_q_x ),
    .I1(\lm32_cpu/stall_x ),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [1]),
    .I4(\lm32_cpu/csr_x [0]),
    .O(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1710_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/csr_x[2]_PWR_10_o_equal_186_o<2>1  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/csr_x [2]),
    .O(\lm32_cpu/csr_x[2]_PWR_10_o_equal_186_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/branch_predict_d1  (
    .I0(\lm32_cpu/branch_predict_x_BRB0_7029 ),
    .I1(\lm32_cpu/branch_predict_x_BRB1_7030 ),
    .O(\lm32_cpu/branch_predict_x )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \lm32_cpu/branch_mispredict_taken_m1  (
    .I0(\lm32_cpu/branch_predict_m_4047 ),
    .I1(\lm32_cpu/branch_predict_taken_m_4046 ),
    .I2(\lm32_cpu/condition_met_m_4037 ),
    .O(\lm32_cpu/branch_mispredict_taken_m )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/reg_write_enable_q_w1  (
    .I0(\lm32_cpu/valid_w_4317 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/write_enable_w_4277 ),
    .O(\lm32_cpu/reg_write_enable_q_w )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/exception_q_w1  (
    .I0(\lm32_cpu/exception_w_4276 ),
    .I1(\lm32_cpu/valid_w_4317 ),
    .O(\lm32_cpu/exception_q_w )
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \lm32_cpu/kill_x1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I2(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/kill_x )
  );
  LUT5 #(
    .INIT ( 32'h00000105 ))
  \lm32_cpu/instruction_unit/mux101111  (
    .I0(\lm32_cpu/instruction_unit/icache/restart_request_4453 ),
    .I1(\lm32_cpu/valid_d_4275 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/branch_taken_m_3570 ),
    .O(\lm32_cpu/instruction_unit/mux10111 )
  );
  LUT5 #(
    .INIT ( 32'hF0F0F2FA ))
  \lm32_cpu/instruction_unit/mux10151  (
    .I0(\lm32_cpu/instruction_unit/icache/restart_request_4453 ),
    .I1(\lm32_cpu/valid_d_4275 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/branch_taken_m_3570 ),
    .O(\lm32_cpu/instruction_unit/mux1015_4596 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux59111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .I2(\lm32_cpu/instruction_unit/pc_w [11]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux57111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .I2(\lm32_cpu/instruction_unit/pc_w [9]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux56111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .I2(\lm32_cpu/instruction_unit/pc_w [8]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux58111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .I2(\lm32_cpu/instruction_unit/pc_w [10]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux54111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .I2(\lm32_cpu/instruction_unit/pc_w [6]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux53111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .I2(\lm32_cpu/instruction_unit/pc_w [5]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux55111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .I2(\lm32_cpu/instruction_unit/pc_w [7]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux51111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [31]),
    .I2(\lm32_cpu/instruction_unit/pc_w [31]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux50111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [30]),
    .I2(\lm32_cpu/instruction_unit/pc_w [30]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux52111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .I2(\lm32_cpu/instruction_unit/pc_w [4]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux48111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [28]),
    .I2(\lm32_cpu/instruction_unit/pc_w [28]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux47111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [27]),
    .I2(\lm32_cpu/instruction_unit/pc_w [27]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux49111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [29]),
    .I2(\lm32_cpu/instruction_unit/pc_w [29]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux45111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [25]),
    .I2(\lm32_cpu/instruction_unit/pc_w [25]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux44111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [24]),
    .I2(\lm32_cpu/instruction_unit/pc_w [24]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux46111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [26]),
    .I2(\lm32_cpu/instruction_unit/pc_w [26]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux43111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [23]),
    .I2(\lm32_cpu/instruction_unit/pc_w [23]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux42111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [22]),
    .I2(\lm32_cpu/instruction_unit/pc_w [22]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux41111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [3]),
    .I2(\lm32_cpu/instruction_unit/pc_w [3]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux40111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [21]),
    .I2(\lm32_cpu/instruction_unit/pc_w [21]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux38111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [19]),
    .I2(\lm32_cpu/instruction_unit/pc_w [19]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux37111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [18]),
    .I2(\lm32_cpu/instruction_unit/pc_w [18]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux39111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [20]),
    .I2(\lm32_cpu/instruction_unit/pc_w [20]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux35111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [16]),
    .I2(\lm32_cpu/instruction_unit/pc_w [16]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux34111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [15]),
    .I2(\lm32_cpu/instruction_unit/pc_w [15]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux36111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [17]),
    .I2(\lm32_cpu/instruction_unit/pc_w [17]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux32111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [13]),
    .I2(\lm32_cpu/instruction_unit/pc_w [13]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux31111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [12]),
    .I2(\lm32_cpu/instruction_unit/pc_w [12]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux33111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [14]),
    .I2(\lm32_cpu/instruction_unit/pc_w [14]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux30111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [2]),
    .I2(\lm32_cpu/instruction_unit/pc_w [2]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT23  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [10]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT33  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT41  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [12]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT51  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [13]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT61  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [14]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT71  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [15]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [15]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT81  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [16]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [16]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT91  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [17]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [17]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT101  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [18]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [18]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT111  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [19]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [19]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT131  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [20]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [20]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT141  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [21]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [21]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT151  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [22]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [22]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT161  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [23]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [23]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT171  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [24]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT181  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [25]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT191  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [26]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [26]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT201  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [27]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [27]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT211  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [28]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT221  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [29]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT241  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [30]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT251  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [31]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [31]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT271  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT281  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT291  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT301  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT311  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [8]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT321  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [9]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \lm32_cpu/instruction_unit/icache_read_enable_f1  (
    .I0(\lm32_cpu/valid_f_4012 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I2(\lm32_cpu/kill_f ),
    .O(\lm32_cpu/instruction_unit/icache_read_enable_f )
  );
  LUT6 #(
    .INIT ( 64'hAEAEAAAA0EAE0AAA ))
  \lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o1  (
    .I0(\lm32_cpu/instruction_unit/icache/restart_request_4453 ),
    .I1(\lm32_cpu/instruction_unit/icache_refill_ready_4815 ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I4(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 ),
    .I5(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o )
  );
  LUT6 #(
    .INIT ( 64'h12AA12AA12AA9AAA ))
  \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0>1  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_offset [2]),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I2(\lm32_cpu/instruction_unit/icache_refill_ready_4815 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I4(\lm32_cpu/instruction_unit/icache/miss ),
    .I5(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2211  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_offset [2]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_offset [3]),
    .O(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 )
  );
  LUT4 #(
    .INIT ( 16'h74FC ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In11  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o ),
    .I3(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00001300 ))
  \lm32_cpu/instruction_unit/icache/miss1  (
    .I0(\lm32_cpu/valid_d_4275 ),
    .I1(\lm32_cpu/instruction_unit/icache/way_match ),
    .I2(\lm32_cpu/branch_predict_taken_d ),
    .I3(\lm32_cpu/instruction_unit/icache_read_enable_f ),
    .I4(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/instruction_unit/icache/miss )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst110  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [0]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst210  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [10]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst33  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [11]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst41  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [12]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst51  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [13]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst61  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [14]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst71  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [15]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst81  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [16]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst91  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [17]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst101  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [18]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst111  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [19]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst121  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [1]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst131  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [20]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst141  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [21]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst151  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [22]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst161  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [23]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst171  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [24]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst181  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [25]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst191  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [26]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst201  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [27]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst211  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [28]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst221  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [29]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst231  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [2]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst241  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [30]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst251  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [31]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst261  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [3]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst271  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [4]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst281  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [5]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst291  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [6]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst301  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [7]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst311  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [8]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst321  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [9]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address11  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [0]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address21  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [1]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address31  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [2]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address41  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [3]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address51  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [4]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address61  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [5]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address71  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [6]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address81  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [7]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/instruction_unit/icache/refill_request1  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .O(\lm32_cpu/icache_refill_request )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_356_o1  (
    .I0(\lm32_cpu/instruction_unit/icache_refill_ready_4815 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .O(\lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_356_o )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<9> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [11]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<8> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [10]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<7> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [9]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<6> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [8]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<5> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [7]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<4> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [6]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<3> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [5]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<2> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [4]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<1> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [3]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<0> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [2]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4044 ))
  \lm32_cpu/load_store_unit/_n0361_inv1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_612_o ),
    .I2(\lm32_cpu/stall_m ),
    .I3(\lm32_cpu/store_q_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .I5(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .O(\lm32_cpu/load_store_unit/_n0361_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000080 ))
  \lm32_cpu/load_store_unit/_n0408<0>1  (
    .I0(\lm32_cpu/load_store_unit/data_w [23]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_5203 ),
    .I2(\lm32_cpu/operand_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/operand_w [1]),
    .I5(\lm32_cpu/load_store_unit/size_w [1]),
    .O(\lm32_cpu/load_store_unit/_n0408 [0])
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \lm32_cpu/load_store_unit/_n0404<0>1  (
    .I0(\lm32_cpu/load_store_unit/size_w [0]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_5203 ),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [7]),
    .I4(\lm32_cpu/operand_w [1]),
    .I5(\lm32_cpu/operand_w [0]),
    .O(\lm32_cpu/load_store_unit/_n0404 [0])
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \lm32_cpu/load_store_unit/_n0414<0>1  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/sign_extend_w_5203 ),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [31]),
    .O(\lm32_cpu/load_store_unit/_n0414 [0])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x81  (
    .I0(\lm32_cpu/store_operand_x [0]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [16]),
    .O(\lm32_cpu/load_store_unit/store_data_x [16])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x91  (
    .I0(\lm32_cpu/store_operand_x [1]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [17]),
    .O(\lm32_cpu/load_store_unit/store_data_x [17])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x101  (
    .I0(\lm32_cpu/store_operand_x [2]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [18]),
    .O(\lm32_cpu/load_store_unit/store_data_x [18])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x111  (
    .I0(\lm32_cpu/store_operand_x [3]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [19]),
    .O(\lm32_cpu/load_store_unit/store_data_x [19])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x131  (
    .I0(\lm32_cpu/store_operand_x [4]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [20]),
    .O(\lm32_cpu/load_store_unit/store_data_x [20])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x141  (
    .I0(\lm32_cpu/store_operand_x [5]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [21]),
    .O(\lm32_cpu/load_store_unit/store_data_x [21])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x151  (
    .I0(\lm32_cpu/store_operand_x [6]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [22]),
    .O(\lm32_cpu/load_store_unit/store_data_x [22])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x161  (
    .I0(\lm32_cpu/store_operand_x [7]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [23]),
    .O(\lm32_cpu/load_store_unit/store_data_x [23])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_609_o1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refilling_4448 ),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .O(\lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_609_o )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux32111  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [10]),
    .I3(\lm32_cpu/operand_m [10]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [10]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321210  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [11]),
    .I3(\lm32_cpu/operand_m [11]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux32132  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [12]),
    .I3(\lm32_cpu/operand_m [12]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux32141  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [13]),
    .I3(\lm32_cpu/operand_m [13]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux32151  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [14]),
    .I3(\lm32_cpu/operand_m [14]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux32161  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [15]),
    .I3(\lm32_cpu/operand_m [15]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [15]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux32171  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [16]),
    .I3(\lm32_cpu/operand_m [16]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [16]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux32181  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [17]),
    .I3(\lm32_cpu/operand_m [17]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [17]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux32191  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [18]),
    .I3(\lm32_cpu/operand_m [18]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [18]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321101  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [19]),
    .I3(\lm32_cpu/operand_m [19]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [19]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321121  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [20]),
    .I3(\lm32_cpu/operand_m [20]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [20]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321131  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [21]),
    .I3(\lm32_cpu/operand_m [21]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [21]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321141  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [22]),
    .I3(\lm32_cpu/operand_m [22]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [22]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321151  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [23]),
    .I3(\lm32_cpu/operand_m [23]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [23]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321161  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [24]),
    .I3(\lm32_cpu/operand_m [24]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321171  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [25]),
    .I3(\lm32_cpu/operand_m [25]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321181  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [26]),
    .I3(\lm32_cpu/operand_m [26]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [26]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321191  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [27]),
    .I3(\lm32_cpu/operand_m [27]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [27]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321201  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [28]),
    .I3(\lm32_cpu/operand_m [28]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321211  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [29]),
    .I3(\lm32_cpu/operand_m [29]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321231  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [30]),
    .I3(\lm32_cpu/operand_m [30]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321241  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [31]),
    .I3(\lm32_cpu/operand_m [31]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [31]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321261  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [4]),
    .I3(\lm32_cpu/operand_m [4]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321271  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [5]),
    .I3(\lm32_cpu/operand_m [5]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321281  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [6]),
    .I3(\lm32_cpu/operand_m [6]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321291  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [7]),
    .I3(\lm32_cpu/operand_m [7]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321301  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [8]),
    .I3(\lm32_cpu/operand_m [8]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [8]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321311  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [9]),
    .I3(\lm32_cpu/operand_m [9]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [9]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x171  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [8]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [24]),
    .I4(\lm32_cpu/store_operand_x [0]),
    .O(\lm32_cpu/load_store_unit/store_data_x [24])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x181  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [9]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [25]),
    .I4(\lm32_cpu/store_operand_x [1]),
    .O(\lm32_cpu/load_store_unit/store_data_x [25])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x191  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [10]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [26]),
    .I4(\lm32_cpu/store_operand_x [2]),
    .O(\lm32_cpu/load_store_unit/store_data_x [26])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x201  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [11]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [27]),
    .I4(\lm32_cpu/store_operand_x [3]),
    .O(\lm32_cpu/load_store_unit/store_data_x [27])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x211  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [12]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [28]),
    .I4(\lm32_cpu/store_operand_x [4]),
    .O(\lm32_cpu/load_store_unit/store_data_x [28])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x221  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [13]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [29]),
    .I4(\lm32_cpu/store_operand_x [5]),
    .O(\lm32_cpu/load_store_unit/store_data_x [29])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x241  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [14]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [30]),
    .I4(\lm32_cpu/store_operand_x [6]),
    .O(\lm32_cpu/load_store_unit/store_data_x [30])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x251  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [15]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [31]),
    .I4(\lm32_cpu/store_operand_x [7]),
    .O(\lm32_cpu/load_store_unit/store_data_x [31])
  );
  LUT6 #(
    .INIT ( 64'h28887DDD28882888 ))
  \lm32_cpu/load_store_unit/mux321221  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_609_o ),
    .I3(basesoc_lm32_dbus_ack),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I5(\lm32_cpu/operand_m [2]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \lm32_cpu/load_store_unit/load_data_w<25>311  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/operand_w [0]),
    .O(\lm32_cpu/load_store_unit/load_data_w<25>31 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux31111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [9]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [9]),
    .O(\lm32_cpu/load_store_unit/data_m [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux3011  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [8]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [8]),
    .O(\lm32_cpu/load_store_unit/data_m [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2911  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [7]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [7]),
    .O(\lm32_cpu/load_store_unit/data_m [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2711  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [5]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [5]),
    .O(\lm32_cpu/load_store_unit/data_m [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2611  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [4]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [4]),
    .O(\lm32_cpu/load_store_unit/data_m [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2811  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [6]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [6]),
    .O(\lm32_cpu/load_store_unit/data_m [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2511  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [3]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [3]),
    .O(\lm32_cpu/load_store_unit/data_m [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2411  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [31]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [31]),
    .O(\lm32_cpu/load_store_unit/data_m [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2311  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [30]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [30]),
    .O(\lm32_cpu/load_store_unit/data_m [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2211  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [2]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [2]),
    .O(\lm32_cpu/load_store_unit/data_m [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux21111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [29]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [29]),
    .O(\lm32_cpu/load_store_unit/data_m [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2011  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [28]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [28]),
    .O(\lm32_cpu/load_store_unit/data_m [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1811  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [26]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [26]),
    .O(\lm32_cpu/load_store_unit/data_m [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1711  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [25]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [25]),
    .O(\lm32_cpu/load_store_unit/data_m [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1911  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [27]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [27]),
    .O(\lm32_cpu/load_store_unit/data_m [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1611  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [24]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [24]),
    .O(\lm32_cpu/load_store_unit/data_m [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1511  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [23]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [23]),
    .O(\lm32_cpu/load_store_unit/data_m [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1311  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [21]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [21]),
    .O(\lm32_cpu/load_store_unit/data_m [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1211  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [20]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [20]),
    .O(\lm32_cpu/load_store_unit/data_m [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1411  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [22]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [22]),
    .O(\lm32_cpu/load_store_unit/data_m [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux11111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [1]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [1]),
    .O(\lm32_cpu/load_store_unit/data_m [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1011  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [19]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [19]),
    .O(\lm32_cpu/load_store_unit/data_m [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux811  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [17]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [17]),
    .O(\lm32_cpu/load_store_unit/data_m [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux711  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [16]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [16]),
    .O(\lm32_cpu/load_store_unit/data_m [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux911  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [18]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [18]),
    .O(\lm32_cpu/load_store_unit/data_m [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux611  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [15]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [15]),
    .O(\lm32_cpu/load_store_unit/data_m [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux511  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [14]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [14]),
    .O(\lm32_cpu/load_store_unit/data_m [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux3111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [12]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [12]),
    .O(\lm32_cpu/load_store_unit/data_m [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [11]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [11]),
    .O(\lm32_cpu/load_store_unit/data_m [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux411  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [13]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [13]),
    .O(\lm32_cpu/load_store_unit/data_m [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [10]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [10]),
    .O(\lm32_cpu/load_store_unit/data_m [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1101  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [0]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [0]),
    .O(\lm32_cpu/load_store_unit/data_m [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x21  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [2]),
    .I2(\lm32_cpu/store_operand_x [10]),
    .O(\lm32_cpu/load_store_unit/store_data_x [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x33  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [3]),
    .I2(\lm32_cpu/store_operand_x [11]),
    .O(\lm32_cpu/load_store_unit/store_data_x [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x41  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [4]),
    .I2(\lm32_cpu/store_operand_x [12]),
    .O(\lm32_cpu/load_store_unit/store_data_x [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x51  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [5]),
    .I2(\lm32_cpu/store_operand_x [13]),
    .O(\lm32_cpu/load_store_unit/store_data_x [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x61  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [6]),
    .I2(\lm32_cpu/store_operand_x [14]),
    .O(\lm32_cpu/load_store_unit/store_data_x [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x71  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [7]),
    .I2(\lm32_cpu/store_operand_x [15]),
    .O(\lm32_cpu/load_store_unit/store_data_x [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x311  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [0]),
    .I2(\lm32_cpu/store_operand_x [8]),
    .O(\lm32_cpu/load_store_unit/store_data_x [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x321  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [1]),
    .I2(\lm32_cpu/store_operand_x [9]),
    .O(\lm32_cpu/load_store_unit/store_data_x [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000080 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_561_o1  (
    .I0(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I1(\lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_590_o ),
    .I2(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/load_store_unit/dcache_refill_ready_5238 ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_561_o )
  );
  LUT4 #(
    .INIT ( 16'h2A3B ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I2(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o )
  );
  LUT4 #(
    .INIT ( 16'h6A48 ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0>1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I2(\lm32_cpu/load_store_unit/dcache_refill_ready_5238 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAA202020 ))
  \lm32_cpu/load_store_unit/dcache/tmem_write_data<0>1  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I2(\lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_590_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_data [0])
  );
  LUT5 #(
    .INIT ( 32'h2AAA7FFF ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In11  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_refill_ready_5238 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I4(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 )
  );
  LUT5 #(
    .INIT ( 32'h6AAA4888 ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>2  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_refill_ready_5238 ),
    .I4(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>11  (
    .I0(\lm32_cpu/load_q_m ),
    .I1(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I2(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address11  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [0]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [4]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address21  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [1]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [5]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address31  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [2]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [6]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address41  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [3]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [7]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address51  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [4]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [8]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address61  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [5]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [9]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address71  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [6]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [10]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address81  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [11]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address11  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/operand_m [2]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address21  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/operand_m [3]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address31  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/operand_m [4]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [4]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address41  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/operand_m [5]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [5]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address51  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/operand_m [6]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [6]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address61  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/operand_m [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [7]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address71  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/operand_m [8]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [8]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address81  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/operand_m [9]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [9]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address91  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/operand_m [10]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [10]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address101  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/operand_m [11]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [11]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [9])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \lm32_cpu/load_store_unit/dcache/way_tmem_we1  (
    .I0(\lm32_cpu/load_store_unit/dcache_refill_ready_5238 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .O(\lm32_cpu/load_store_unit/dcache/way_tmem_we )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh881  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh28 ),
    .I3(\lm32_cpu/shifter/Sh24 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh88 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh871  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh27 ),
    .I4(\lm32_cpu/shifter/Sh831 ),
    .O(\lm32_cpu/shifter/Sh87 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh861  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh26 ),
    .I4(\lm32_cpu/shifter/Sh821 ),
    .O(\lm32_cpu/shifter/Sh86 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh851  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh25 ),
    .I4(\lm32_cpu/shifter/Sh811 ),
    .O(\lm32_cpu/shifter/Sh85 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh841  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh24 ),
    .I4(\lm32_cpu/shifter/Sh801 ),
    .O(\lm32_cpu/shifter/Sh84 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2811  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [2]),
    .I3(\lm32_cpu/operand_0_x [0]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .I5(\lm32_cpu/operand_0_x [29]),
    .O(\lm32_cpu/shifter/Sh281_5542 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2101  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [28]),
    .I3(\lm32_cpu/operand_0_x [26]),
    .I4(\lm32_cpu/operand_0_x [5]),
    .I5(\lm32_cpu/operand_0_x [3]),
    .O(\lm32_cpu/shifter/Sh210 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1101  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [30]),
    .I3(\lm32_cpu/operand_0_x [28]),
    .I4(\lm32_cpu/operand_0_x [3]),
    .I5(\lm32_cpu/operand_0_x [1]),
    .O(\lm32_cpu/shifter/Sh110 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1111  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [29]),
    .I3(\lm32_cpu/operand_0_x [27]),
    .I4(\lm32_cpu/operand_0_x [4]),
    .I5(\lm32_cpu/operand_0_x [2]),
    .O(\lm32_cpu/shifter/Sh111 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1591  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh31 ),
    .O(\lm32_cpu/shifter/Sh159 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1581  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh30_5596 ),
    .O(\lm32_cpu/shifter/Sh158 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh411  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [26]),
    .I3(\lm32_cpu/operand_0_x [24]),
    .I4(\lm32_cpu/operand_0_x [7]),
    .I5(\lm32_cpu/operand_0_x [5]),
    .O(\lm32_cpu/shifter/Sh41 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh611  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [24]),
    .I3(\lm32_cpu/operand_0_x [22]),
    .I4(\lm32_cpu/operand_0_x [9]),
    .I5(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/shifter/Sh61 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh321  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [27]),
    .I3(\lm32_cpu/operand_0_x [25]),
    .I4(\lm32_cpu/operand_0_x [6]),
    .I5(\lm32_cpu/operand_0_x [4]),
    .O(\lm32_cpu/shifter/Sh32 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh511  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [25]),
    .I3(\lm32_cpu/operand_0_x [23]),
    .I4(\lm32_cpu/operand_0_x [8]),
    .I5(\lm32_cpu/operand_0_x [6]),
    .O(\lm32_cpu/shifter/Sh51 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1571  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh29 ),
    .O(\lm32_cpu/shifter/Sh157 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1561  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh28 ),
    .O(\lm32_cpu/shifter/Sh156 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \lm32_cpu/shifter/Sh1551  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh27 ),
    .I4(\lm32_cpu/shifter/Sh31 ),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh155 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \lm32_cpu/shifter/Sh1541  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh26 ),
    .I4(\lm32_cpu/shifter/Sh30_5596 ),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh154 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6911  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh102 ),
    .I3(\lm32_cpu/shifter/Sh171 ),
    .I4(\lm32_cpu/shifter/Sh161 ),
    .I5(\lm32_cpu/shifter/Sh810 ),
    .O(\lm32_cpu/shifter/Sh691 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \lm32_cpu/shifter/Sh1531  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh25 ),
    .I4(\lm32_cpu/shifter/Sh29 ),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh153 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6811  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh810 ),
    .I3(\lm32_cpu/shifter/Sh161 ),
    .I4(\lm32_cpu/shifter/Sh1510 ),
    .I5(\lm32_cpu/shifter/Sh710 ),
    .O(\lm32_cpu/shifter/Sh681 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7511  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh1510 ),
    .I3(\lm32_cpu/shifter/Sh231 ),
    .I4(\lm32_cpu/shifter/Sh221 ),
    .I5(\lm32_cpu/shifter/Sh1410 ),
    .O(\lm32_cpu/shifter/Sh751 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6711  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh710 ),
    .I3(\lm32_cpu/shifter/Sh1510 ),
    .I4(\lm32_cpu/shifter/Sh1410 ),
    .I5(\lm32_cpu/shifter/Sh61 ),
    .O(\lm32_cpu/shifter/Sh671 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7411  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh1410 ),
    .I3(\lm32_cpu/shifter/Sh221 ),
    .I4(\lm32_cpu/shifter/Sh211 ),
    .I5(\lm32_cpu/shifter/Sh1310 ),
    .O(\lm32_cpu/shifter/Sh741 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6611  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh61 ),
    .I3(\lm32_cpu/shifter/Sh1410 ),
    .I4(\lm32_cpu/shifter/Sh1310 ),
    .I5(\lm32_cpu/shifter/Sh51 ),
    .O(\lm32_cpu/shifter/Sh661 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7311  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh1310 ),
    .I3(\lm32_cpu/shifter/Sh211 ),
    .I4(\lm32_cpu/shifter/Sh201 ),
    .I5(\lm32_cpu/shifter/Sh121 ),
    .O(\lm32_cpu/shifter/Sh731 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6511  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh51 ),
    .I3(\lm32_cpu/shifter/Sh1310 ),
    .I4(\lm32_cpu/shifter/Sh121 ),
    .I5(\lm32_cpu/shifter/Sh41 ),
    .O(\lm32_cpu/shifter/Sh651 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7211  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh121 ),
    .I3(\lm32_cpu/shifter/Sh201 ),
    .I4(\lm32_cpu/shifter/Sh191 ),
    .I5(\lm32_cpu/shifter/Sh112 ),
    .O(\lm32_cpu/shifter/Sh721 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6411  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh41 ),
    .I3(\lm32_cpu/shifter/Sh121 ),
    .I4(\lm32_cpu/shifter/Sh112 ),
    .I5(\lm32_cpu/shifter/Sh32 ),
    .O(\lm32_cpu/shifter/Sh641 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7111  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh112 ),
    .I3(\lm32_cpu/shifter/Sh191 ),
    .I4(\lm32_cpu/shifter/Sh181 ),
    .I5(\lm32_cpu/shifter/Sh101 ),
    .O(\lm32_cpu/shifter/Sh711 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7011  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh101 ),
    .I3(\lm32_cpu/shifter/Sh181 ),
    .I4(\lm32_cpu/shifter/Sh171 ),
    .I5(\lm32_cpu/shifter/Sh102 ),
    .O(\lm32_cpu/shifter/Sh701 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1211  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [18]),
    .I3(\lm32_cpu/operand_0_x [16]),
    .I4(\lm32_cpu/operand_0_x [15]),
    .I5(\lm32_cpu/operand_0_x [13]),
    .O(\lm32_cpu/shifter/Sh121 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh14101  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [16]),
    .I3(\lm32_cpu/operand_0_x [14]),
    .I4(\lm32_cpu/operand_0_x [17]),
    .I5(\lm32_cpu/operand_0_x [15]),
    .O(\lm32_cpu/shifter/Sh1410 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1121  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [19]),
    .I3(\lm32_cpu/operand_0_x [17]),
    .I4(\lm32_cpu/operand_0_x [14]),
    .I5(\lm32_cpu/operand_0_x [12]),
    .O(\lm32_cpu/shifter/Sh112 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh13101  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [17]),
    .I3(\lm32_cpu/operand_0_x [15]),
    .I4(\lm32_cpu/operand_0_x [16]),
    .I5(\lm32_cpu/operand_0_x [14]),
    .O(\lm32_cpu/shifter/Sh1310 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1011  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [20]),
    .I3(\lm32_cpu/operand_0_x [18]),
    .I4(\lm32_cpu/operand_0_x [13]),
    .I5(\lm32_cpu/operand_0_x [11]),
    .O(\lm32_cpu/shifter/Sh101 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1021  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [21]),
    .I3(\lm32_cpu/operand_0_x [19]),
    .I4(\lm32_cpu/operand_0_x [12]),
    .I5(\lm32_cpu/operand_0_x [10]),
    .O(\lm32_cpu/shifter/Sh102 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh8101  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [22]),
    .I3(\lm32_cpu/operand_0_x [20]),
    .I4(\lm32_cpu/operand_0_x [11]),
    .I5(\lm32_cpu/operand_0_x [9]),
    .O(\lm32_cpu/shifter/Sh810 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7101  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [23]),
    .I3(\lm32_cpu/operand_0_x [21]),
    .I4(\lm32_cpu/operand_0_x [10]),
    .I5(\lm32_cpu/operand_0_x [8]),
    .O(\lm32_cpu/shifter/Sh710 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1471  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh831 ),
    .I3(\lm32_cpu/shifter/Sh791 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh147 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1461  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh821 ),
    .I3(\lm32_cpu/shifter/Sh781 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh146 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1451  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh811 ),
    .I3(\lm32_cpu/shifter/Sh771 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh145 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1441  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh801 ),
    .I3(\lm32_cpu/shifter/Sh761 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh144 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh8311  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh231 ),
    .I3(\lm32_cpu/shifter/Sh221 ),
    .I4(\lm32_cpu/shifter/Sh31 ),
    .O(\lm32_cpu/shifter/Sh831 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh8211  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh221 ),
    .I3(\lm32_cpu/shifter/Sh211 ),
    .I4(\lm32_cpu/shifter/Sh30_5596 ),
    .O(\lm32_cpu/shifter/Sh821 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh8111  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh211 ),
    .I3(\lm32_cpu/shifter/Sh201 ),
    .I4(\lm32_cpu/shifter/Sh29 ),
    .O(\lm32_cpu/shifter/Sh811 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh8011  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh201 ),
    .I3(\lm32_cpu/shifter/Sh191 ),
    .I4(\lm32_cpu/shifter/Sh28 ),
    .O(\lm32_cpu/shifter/Sh801 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh7911  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh191 ),
    .I3(\lm32_cpu/shifter/Sh181 ),
    .I4(\lm32_cpu/shifter/Sh27 ),
    .O(\lm32_cpu/shifter/Sh791 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh7811  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh181 ),
    .I3(\lm32_cpu/shifter/Sh171 ),
    .I4(\lm32_cpu/shifter/Sh26 ),
    .O(\lm32_cpu/shifter/Sh781 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh7711  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh171 ),
    .I3(\lm32_cpu/shifter/Sh161 ),
    .I4(\lm32_cpu/shifter/Sh25 ),
    .O(\lm32_cpu/shifter/Sh771 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh7611  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh161 ),
    .I3(\lm32_cpu/shifter/Sh1510 ),
    .I4(\lm32_cpu/shifter/Sh24 ),
    .O(\lm32_cpu/shifter/Sh761 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1611  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [14]),
    .I3(\lm32_cpu/operand_0_x [12]),
    .I4(\lm32_cpu/operand_0_x [19]),
    .I5(\lm32_cpu/operand_0_x [17]),
    .O(\lm32_cpu/shifter/Sh161 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh15101  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [15]),
    .I3(\lm32_cpu/operand_0_x [13]),
    .I4(\lm32_cpu/operand_0_x [18]),
    .I5(\lm32_cpu/operand_0_x [16]),
    .O(\lm32_cpu/shifter/Sh1510 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2611  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [4]),
    .I3(\lm32_cpu/operand_0_x [2]),
    .I4(\lm32_cpu/operand_0_x [29]),
    .I5(\lm32_cpu/operand_0_x [27]),
    .O(\lm32_cpu/shifter/Sh261_5543 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2511  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [5]),
    .I3(\lm32_cpu/operand_0_x [3]),
    .I4(\lm32_cpu/operand_0_x [28]),
    .I5(\lm32_cpu/operand_0_x [26]),
    .O(\lm32_cpu/shifter/Sh251_5520 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh2711  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/direction_x_4125 ),
    .I2(\lm32_cpu/operand_0_x [3]),
    .I3(\lm32_cpu/operand_0_x [28]),
    .I4(\lm32_cpu/shifter/right_shift_operand [30]),
    .O(\lm32_cpu/shifter/Sh271_5519 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2411  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [6]),
    .I3(\lm32_cpu/operand_0_x [4]),
    .I4(\lm32_cpu/operand_0_x [27]),
    .I5(\lm32_cpu/operand_0_x [25]),
    .O(\lm32_cpu/shifter/Sh241_5544 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2311  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [7]),
    .I3(\lm32_cpu/operand_0_x [5]),
    .I4(\lm32_cpu/operand_0_x [26]),
    .I5(\lm32_cpu/operand_0_x [24]),
    .O(\lm32_cpu/shifter/Sh231 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2211  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [8]),
    .I3(\lm32_cpu/operand_0_x [6]),
    .I4(\lm32_cpu/operand_0_x [25]),
    .I5(\lm32_cpu/operand_0_x [23]),
    .O(\lm32_cpu/shifter/Sh221 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2111  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [9]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .I4(\lm32_cpu/operand_0_x [24]),
    .I5(\lm32_cpu/operand_0_x [22]),
    .O(\lm32_cpu/shifter/Sh211 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2011  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [10]),
    .I3(\lm32_cpu/operand_0_x [8]),
    .I4(\lm32_cpu/operand_0_x [23]),
    .I5(\lm32_cpu/operand_0_x [21]),
    .O(\lm32_cpu/shifter/Sh201 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1911  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [11]),
    .I3(\lm32_cpu/operand_0_x [9]),
    .I4(\lm32_cpu/operand_0_x [22]),
    .I5(\lm32_cpu/operand_0_x [20]),
    .O(\lm32_cpu/shifter/Sh191 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1811  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [12]),
    .I3(\lm32_cpu/operand_0_x [10]),
    .I4(\lm32_cpu/operand_0_x [21]),
    .I5(\lm32_cpu/operand_0_x [19]),
    .O(\lm32_cpu/shifter/Sh181 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1711  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [13]),
    .I3(\lm32_cpu/operand_0_x [11]),
    .I4(\lm32_cpu/operand_0_x [20]),
    .I5(\lm32_cpu/operand_0_x [18]),
    .O(\lm32_cpu/shifter/Sh171 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh291  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [1]),
    .I3(\lm32_cpu/shifter/right_shift_operand [30]),
    .I4(\lm32_cpu/shifter/Sh281_5542 ),
    .O(\lm32_cpu/shifter/Sh29 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1361  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh721 ),
    .I3(\lm32_cpu/shifter/Sh681 ),
    .I4(\lm32_cpu/shifter/Sh88 ),
    .O(\lm32_cpu/shifter/Sh136 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1351  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh711 ),
    .I3(\lm32_cpu/shifter/Sh671 ),
    .I4(\lm32_cpu/shifter/Sh87 ),
    .O(\lm32_cpu/shifter/Sh135 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1341  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh701 ),
    .I3(\lm32_cpu/shifter/Sh661 ),
    .I4(\lm32_cpu/shifter/Sh86 ),
    .O(\lm32_cpu/shifter/Sh134 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1331  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh691 ),
    .I3(\lm32_cpu/shifter/Sh651 ),
    .I4(\lm32_cpu/shifter/Sh85 ),
    .O(\lm32_cpu/shifter/Sh133 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1321  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh681 ),
    .I3(\lm32_cpu/shifter/Sh641 ),
    .I4(\lm32_cpu/shifter/Sh84 ),
    .O(\lm32_cpu/shifter/Sh132 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh281  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh271_5519 ),
    .I2(\lm32_cpu/shifter/Sh281_5542 ),
    .O(\lm32_cpu/shifter/Sh28 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh271  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh261_5543 ),
    .I2(\lm32_cpu/shifter/Sh271_5519 ),
    .O(\lm32_cpu/shifter/Sh27 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh261  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh251_5520 ),
    .I2(\lm32_cpu/shifter/Sh261_5543 ),
    .O(\lm32_cpu/shifter/Sh26 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh251  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh241_5544 ),
    .I2(\lm32_cpu/shifter/Sh251_5520 ),
    .O(\lm32_cpu/shifter/Sh25 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh241  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh231 ),
    .I2(\lm32_cpu/shifter/Sh241_5544 ),
    .O(\lm32_cpu/shifter/Sh24 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/shifter/Mmux_fill_value11  (
    .I0(\lm32_cpu/condition_x [2]),
    .I1(\lm32_cpu/direction_x_4125 ),
    .I2(\lm32_cpu/operand_0_x [31]),
    .O(\lm32_cpu/shifter/Sh100 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_right_shift_operand241  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_0_x [30]),
    .I2(\lm32_cpu/operand_0_x [1]),
    .O(\lm32_cpu/shifter/right_shift_operand [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m210  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [10]),
    .I2(\lm32_cpu/shifter/right_shift_result [21]),
    .O(\lm32_cpu/shifter_result_m [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m33  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [11]),
    .I2(\lm32_cpu/shifter/right_shift_result [20]),
    .O(\lm32_cpu/shifter_result_m [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m41  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [12]),
    .I2(\lm32_cpu/shifter/right_shift_result [19]),
    .O(\lm32_cpu/shifter_result_m [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m51  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [13]),
    .I2(\lm32_cpu/shifter/right_shift_result [18]),
    .O(\lm32_cpu/shifter_result_m [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m61  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [14]),
    .I2(\lm32_cpu/shifter/right_shift_result [17]),
    .O(\lm32_cpu/shifter_result_m [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m71  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [15]),
    .I2(\lm32_cpu/shifter/right_shift_result [16]),
    .O(\lm32_cpu/shifter_result_m [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m81  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [16]),
    .I2(\lm32_cpu/shifter/right_shift_result [15]),
    .O(\lm32_cpu/shifter_result_m [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m91  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [17]),
    .I2(\lm32_cpu/shifter/right_shift_result [14]),
    .O(\lm32_cpu/shifter_result_m [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m101  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [18]),
    .I2(\lm32_cpu/shifter/right_shift_result [13]),
    .O(\lm32_cpu/shifter_result_m [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m111  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [19]),
    .I2(\lm32_cpu/shifter/right_shift_result [12]),
    .O(\lm32_cpu/shifter_result_m [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m121  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [1]),
    .I2(\lm32_cpu/shifter/right_shift_result [30]),
    .O(\lm32_cpu/shifter_result_m [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m131  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [20]),
    .I2(\lm32_cpu/shifter/right_shift_result [11]),
    .O(\lm32_cpu/shifter_result_m [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m141  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [21]),
    .I2(\lm32_cpu/shifter/right_shift_result [10]),
    .O(\lm32_cpu/shifter_result_m [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m151  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [22]),
    .I2(\lm32_cpu/shifter/right_shift_result [9]),
    .O(\lm32_cpu/shifter_result_m [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m161  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [23]),
    .I2(\lm32_cpu/shifter/right_shift_result [8]),
    .O(\lm32_cpu/shifter_result_m [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m171  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [24]),
    .I2(\lm32_cpu/shifter/right_shift_result [7]),
    .O(\lm32_cpu/shifter_result_m [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m181  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [25]),
    .I2(\lm32_cpu/shifter/right_shift_result [6]),
    .O(\lm32_cpu/shifter_result_m [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m191  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [26]),
    .I2(\lm32_cpu/shifter/right_shift_result [5]),
    .O(\lm32_cpu/shifter_result_m [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m201  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [27]),
    .I2(\lm32_cpu/shifter/right_shift_result [4]),
    .O(\lm32_cpu/shifter_result_m [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m211  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [28]),
    .I2(\lm32_cpu/shifter/right_shift_result [3]),
    .O(\lm32_cpu/shifter_result_m [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m221  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [29]),
    .I2(\lm32_cpu/shifter/right_shift_result [2]),
    .O(\lm32_cpu/shifter_result_m [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m231  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [2]),
    .I2(\lm32_cpu/shifter/right_shift_result [29]),
    .O(\lm32_cpu/shifter_result_m [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m241  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [30]),
    .I2(\lm32_cpu/shifter/right_shift_result [1]),
    .O(\lm32_cpu/shifter_result_m [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m251  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [31]),
    .I2(\lm32_cpu/shifter/right_shift_result [0]),
    .O(\lm32_cpu/shifter_result_m [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m261  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [3]),
    .I2(\lm32_cpu/shifter/right_shift_result [28]),
    .O(\lm32_cpu/shifter_result_m [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m271  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [4]),
    .I2(\lm32_cpu/shifter/right_shift_result [27]),
    .O(\lm32_cpu/shifter_result_m [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m281  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [5]),
    .I2(\lm32_cpu/shifter/right_shift_result [26]),
    .O(\lm32_cpu/shifter_result_m [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m291  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [6]),
    .I2(\lm32_cpu/shifter/right_shift_result [25]),
    .O(\lm32_cpu/shifter_result_m [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m301  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [7]),
    .I2(\lm32_cpu/shifter/right_shift_result [24]),
    .O(\lm32_cpu/shifter_result_m [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m311  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [8]),
    .I2(\lm32_cpu/shifter/right_shift_result [23]),
    .O(\lm32_cpu/shifter_result_m [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m321  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [9]),
    .I2(\lm32_cpu/shifter/right_shift_result [22]),
    .O(\lm32_cpu/shifter_result_m [9])
  );
  LUT6 #(
    .INIT ( 64'h8888888888888882 ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<4>11  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I5(\lm32_cpu/mc_arithmetic/cycles [3]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In11  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [3]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I5(\lm32_cpu/mc_arithmetic/cycles [5]),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux31111  (
    .I0(\lm32_cpu/mc_arithmetic/a [8]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [9]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [9])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux3011  (
    .I0(\lm32_cpu/mc_arithmetic/a [7]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [8]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [8])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2911  (
    .I0(\lm32_cpu/mc_arithmetic/a [6]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [7]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [7])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2811  (
    .I0(\lm32_cpu/mc_arithmetic/a [5]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [6]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [6])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2711  (
    .I0(\lm32_cpu/mc_arithmetic/a [4]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [5]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [5])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2611  (
    .I0(\lm32_cpu/mc_arithmetic/a [3]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [4]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [4])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2511  (
    .I0(\lm32_cpu/mc_arithmetic/a [2]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [3]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [3])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2411  (
    .I0(\lm32_cpu/mc_arithmetic/a [30]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [31]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [31])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2211  (
    .I0(\lm32_cpu/mc_arithmetic/a [1]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [2]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [2])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2311  (
    .I0(\lm32_cpu/mc_arithmetic/a [29]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [30]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [30])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux21111  (
    .I0(\lm32_cpu/mc_arithmetic/a [28]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [29]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [29])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2011  (
    .I0(\lm32_cpu/mc_arithmetic/a [27]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [28]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [28])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1911  (
    .I0(\lm32_cpu/mc_arithmetic/a [26]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [27]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [27])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1811  (
    .I0(\lm32_cpu/mc_arithmetic/a [25]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [26]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [26])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1711  (
    .I0(\lm32_cpu/mc_arithmetic/a [24]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [25]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [25])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1611  (
    .I0(\lm32_cpu/mc_arithmetic/a [23]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [24]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [24])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1411  (
    .I0(\lm32_cpu/mc_arithmetic/a [21]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [22]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [22])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1511  (
    .I0(\lm32_cpu/mc_arithmetic/a [22]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [23]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [23])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1311  (
    .I0(\lm32_cpu/mc_arithmetic/a [20]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [21]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [21])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1211  (
    .I0(\lm32_cpu/mc_arithmetic/a [19]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [20]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [20])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux11111  (
    .I0(\lm32_cpu/mc_arithmetic/a [0]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [1]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [1])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1011  (
    .I0(\lm32_cpu/mc_arithmetic/a [18]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [19]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [19])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux911  (
    .I0(\lm32_cpu/mc_arithmetic/a [17]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [18]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [18])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux811  (
    .I0(\lm32_cpu/mc_arithmetic/a [16]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [17]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [17])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux711  (
    .I0(\lm32_cpu/mc_arithmetic/a [15]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [16]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [16])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux5112  (
    .I0(\lm32_cpu/mc_arithmetic/a [13]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [14]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [14])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux6112  (
    .I0(\lm32_cpu/mc_arithmetic/a [14]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [15]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [15])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux4112  (
    .I0(\lm32_cpu/mc_arithmetic/a [12]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [13]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [13])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux3111  (
    .I0(\lm32_cpu/mc_arithmetic/a [11]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [12]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [12])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2111  (
    .I0(\lm32_cpu/mc_arithmetic/a [10]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [11]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [11])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1111  (
    .I0(\lm32_cpu/mc_arithmetic/a [9]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/d_result_0 [10]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [10])
  );
  LUT4 #(
    .INIT ( 16'h5754 ))
  \lm32_cpu/mc_arithmetic/mux1101  (
    .I0(\lm32_cpu/mc_arithmetic/t [32]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I3(\lm32_cpu/d_result_0 [0]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [0])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In21  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I2(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5783 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \lm32_cpu/mc_arithmetic/_n0145_inv1  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/mc_arithmetic/_n0145_inv )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/mc_arithmetic/_n01561  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .O(\lm32_cpu/mc_stall_request_x )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux6311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [9]),
    .I2(\lm32_cpu/mc_arithmetic/a [9]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux6211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [8]),
    .I2(\lm32_cpu/mc_arithmetic/a [8]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux61111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [7]),
    .I2(\lm32_cpu/mc_arithmetic/a [7]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux6011  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [6]),
    .I2(\lm32_cpu/mc_arithmetic/a [6]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5911  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [5]),
    .I2(\lm32_cpu/mc_arithmetic/a [5]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5811  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [4]),
    .I2(\lm32_cpu/mc_arithmetic/a [4]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5711  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [3]),
    .I2(\lm32_cpu/mc_arithmetic/a [3]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5611  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [31]),
    .I2(\lm32_cpu/mc_arithmetic/a [31]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5511  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [30]),
    .I2(\lm32_cpu/mc_arithmetic/a [30]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5411  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [2]),
    .I2(\lm32_cpu/mc_arithmetic/a [2]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [29]),
    .I2(\lm32_cpu/mc_arithmetic/a [29]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [28]),
    .I2(\lm32_cpu/mc_arithmetic/a [28]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux51111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [27]),
    .I2(\lm32_cpu/mc_arithmetic/a [27]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5011  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [26]),
    .I2(\lm32_cpu/mc_arithmetic/a [26]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4811  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [24]),
    .I2(\lm32_cpu/mc_arithmetic/a [24]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4711  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [23]),
    .I2(\lm32_cpu/mc_arithmetic/a [23]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4911  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [25]),
    .I2(\lm32_cpu/mc_arithmetic/a [25]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4611  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [22]),
    .I2(\lm32_cpu/mc_arithmetic/a [22]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4511  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [21]),
    .I2(\lm32_cpu/mc_arithmetic/a [21]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4411  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [20]),
    .I2(\lm32_cpu/mc_arithmetic/a [20]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [1]),
    .I2(\lm32_cpu/mc_arithmetic/a [1]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [19]),
    .I2(\lm32_cpu/mc_arithmetic/a [19]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux41111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [18]),
    .I2(\lm32_cpu/mc_arithmetic/a [18]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4011  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [17]),
    .I2(\lm32_cpu/mc_arithmetic/a [17]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3911  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [16]),
    .I2(\lm32_cpu/mc_arithmetic/a [16]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3811  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [15]),
    .I2(\lm32_cpu/mc_arithmetic/a [15]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3711  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [14]),
    .I2(\lm32_cpu/mc_arithmetic/a [14]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3611  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [13]),
    .I2(\lm32_cpu/mc_arithmetic/a [13]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3511  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [12]),
    .I2(\lm32_cpu/mc_arithmetic/a [12]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3411  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [11]),
    .I2(\lm32_cpu/mc_arithmetic/a [11]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [10]),
    .I2(\lm32_cpu/mc_arithmetic/a [10]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I1(\lm32_cpu/mc_arithmetic/p [0]),
    .I2(\lm32_cpu/mc_arithmetic/a [0]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [0])
  );
  LUT6 #(
    .INIT ( 64'h0000000055140000 ))
  \lm32_cpu/decoder/bi_conditional1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/bi_conditional )
  );
  LUT6 #(
    .INIT ( 64'hFFBEFFFFFFFFFFFF ))
  \lm32_cpu/decoder/Mmux_immediate1011  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/decoder/Mmux_immediate101 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7DFFFFFFFFFF ))
  \lm32_cpu/decoder/read_enable_01  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/read_enable_0_d )
  );
  LUT5 #(
    .INIT ( 32'h88880880 ))
  \lm32_cpu/decoder/cmp1  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/m_result_sel_compare_x_BRB1_7038 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB3_7036 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB2_7035 ),
    .I4(\lm32_cpu/m_result_sel_shift_x_BRB1_7034 ),
    .O(\lm32_cpu/m_result_sel_compare_x )
  );
  LUT6 #(
    .INIT ( 64'h0288020202020288 ))
  \lm32_cpu/decoder/branch1  (
    .I0(\lm32_cpu/branch_x_BRB0_7039 ),
    .I1(\lm32_cpu/branch_x_BRB1_7040 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB4_7037 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB1_7034 ),
    .I4(\lm32_cpu/m_result_sel_shift_x_BRB2_7035 ),
    .I5(\lm32_cpu/m_result_sel_shift_x_BRB3_7036 ),
    .O(\lm32_cpu/branch_x )
  );
  LUT6 #(
    .INIT ( 64'h1000000000001000 ))
  \lm32_cpu/decoder/branch_reg1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [28]),
    .O(\lm32_cpu/branch_reg_d )
  );
  LUT6 #(
    .INIT ( 64'h1000000000001000 ))
  \lm32_cpu/decoder/Mmux_immediate1031  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [28]),
    .O(\lm32_cpu/decoder/Mmux_immediate103 )
  );
  LUT6 #(
    .INIT ( 64'h5555555510015555 ))
  \lm32_cpu/decoder/Mmux_d_result_sel_121  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/d_result_sel_1_d [1])
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \lm32_cpu/decoder/op_rcsr<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/x_result_sel_csr_d )
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  \lm32_cpu/decoder/op_wcsr<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(\lm32_cpu/csr_write_enable_d )
  );
  LUT6 #(
    .INIT ( 64'h0000800000080000 ))
  \lm32_cpu/decoder/Mmux_x_result_sel_sext11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/x_result_sel_sext_d )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \lm32_cpu/decoder/scall1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/decoder/load1_6092 ),
    .O(\lm32_cpu/scall_d )
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  \lm32_cpu/decoder/op_bi<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [28]),
    .O(\lm32_cpu/bi_unconditional )
  );
  LUT6 #(
    .INIT ( 64'hF6BBFFB9947B0039 ))
  \lm32_cpu/decoder/m_bypass_enable1  (
    .I0(\lm32_cpu/m_result_sel_shift_x_BRB2_7035 ),
    .I1(\lm32_cpu/m_result_sel_shift_x_BRB3_7036 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB1_7034 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB0_7033 ),
    .I4(\lm32_cpu/m_bypass_enable_x_BRB4_7041 ),
    .I5(\lm32_cpu/direction_x_4125 ),
    .O(\lm32_cpu/m_bypass_enable_x )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7DFFFF9FFEDB ))
  \lm32_cpu/decoder/read_enable_11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/read_enable_1_d )
  );
  LUT6 #(
    .INIT ( 64'hFEFE78FEAE3CAFBF ))
  \lm32_cpu/decoder/Mmux_x_result_sel_add11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/x_result_sel_add_d )
  );
  LUT6 #(
    .INIT ( 64'h0935003104BA9098 ))
  \lm32_cpu/decoder/x_bypass_enable1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/x_bypass_enable_d )
  );
  LUT6 #(
    .INIT ( 64'h0000000110014400 ))
  \lm32_cpu/decoder/load1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/load_d )
  );
  LUT5 #(
    .INIT ( 32'h40000041 ))
  \lm32_cpu/decoder/shift1  (
    .I0(\lm32_cpu/m_result_sel_shift_x_BRB0_7033 ),
    .I1(\lm32_cpu/m_result_sel_shift_x_BRB1_7034 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB2_7035 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB3_7036 ),
    .I4(\lm32_cpu/m_result_sel_shift_x_BRB4_7037 ),
    .O(\lm32_cpu/m_result_sel_shift_x )
  );
  LUT6 #(
    .INIT ( 64'hAAAA2A2800AA2228 ))
  \lm32_cpu/decoder/adder_op1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/adder_op_d )
  );
  LUT6 #(
    .INIT ( 64'h8AAAAAAACFFEAAAA ))
  \lm32_cpu/decoder/Mmux_d_result_sel_111  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/d_result_sel_1_d [0])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/decoder/load311  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(\lm32_cpu/decoder/load1_6092 )
  );
  LUT6 #(
    .INIT ( 64'hEFFDFFFBFFF54557 ))
  \lm32_cpu/decoder/write_enable1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/write_enable_d )
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [11]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [16]),
    .O(\lm32_cpu/write_idx_d [0])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx31  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [13]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .O(\lm32_cpu/write_idx_d [2])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx41  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [14]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .O(\lm32_cpu/write_idx_d [3])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx51  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [20]),
    .O(\lm32_cpu/write_idx_d [4])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/decoder/op_mul<30>1  (
    .I0(\lm32_cpu/w_result_sel_mul_x_BRB0_7042 ),
    .I1(\lm32_cpu/m_result_sel_shift_x_BRB4_7037 ),
    .I2(\lm32_cpu/w_result_sel_mul_x_BRB2_7043 ),
    .O(\lm32_cpu/w_result_sel_mul_x )
  );
  LUT4 #(
    .INIT ( 16'hD580 ))
  \lm32_cpu/decoder/Mmux_write_idx22  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [17]),
    .O(\lm32_cpu/write_idx_d [1])
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \lm32_cpu/decoder/Mmux_write_idx211  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/decoder/Mmux_write_idx21 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<7>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[7]),
    .O(N0)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<7>  (
    .I0(basesoc_csrbankarray_interface7_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface6_bank_bus_dat_r[7]),
    .I2(basesoc_csrbankarray_interface5_bank_bus_dat_r[7]),
    .I3(basesoc_csrbankarray_interface1_bank_bus_dat_r[7]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[7]),
    .I5(N0),
    .O(basesoc_csrcon_dat_r[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<3>1  (
    .I0(basesoc_csrbankarray_interface0_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface1_bank_bus_dat_r[3]),
    .I2(basesoc_csrbankarray_interface6_bank_bus_dat_r[3]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[3]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[3]),
    .I5(basesoc_csrbankarray_interface5_bank_bus_dat_r[3]),
    .O(\basesoc_csrcon_dat_r<3>1_6098 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  \basesoc_csrcon_dat_r<3>2  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface3_bank_bus_dat_r[3]),
    .I2(memadr_2[1]),
    .I3(memadr_2[0]),
    .I4(memadr_2[2]),
    .I5(basesoc_csrbankarray_sel_r_557),
    .O(\basesoc_csrcon_dat_r<3>2_6099 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<3>3  (
    .I0(\basesoc_csrcon_dat_r<3>1_6098 ),
    .I1(\basesoc_csrcon_dat_r<3>2_6099 ),
    .O(basesoc_csrcon_dat_r[3])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed1122 (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(multiplexer_state_FSM_FFd1_643),
    .I2(Mmux_array_muxed112_6100),
    .O(array_muxed1[8])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed1112 (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(multiplexer_state_FSM_FFd1_643),
    .I2(Mmux_array_muxed111_6101),
    .O(array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_array_muxed1101 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I2(\basesoc_sdram_choose_req_grant<1>_72_3083 ),
    .I3(\basesoc_sdram_choose_req_grant<1>_81_3081 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_73_3082 ),
    .I5(\basesoc_sdram_choose_req_grant<1>_61_3084 ),
    .O(Mmux_array_muxed110)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed1102 (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(multiplexer_state_FSM_FFd1_643),
    .I2(Mmux_array_muxed110),
    .O(array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_array_muxed191 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I2(\basesoc_sdram_choose_req_grant<1>_7_3087 ),
    .I3(\basesoc_sdram_choose_req_grant<1>_8_3085 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_71_3086 ),
    .I5(\basesoc_sdram_choose_req_grant<1>_6_3088 ),
    .O(Mmux_array_muxed19)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed192 (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(multiplexer_state_FSM_FFd1_643),
    .I2(Mmux_array_muxed19),
    .O(array_muxed1[5])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_array_muxed181 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I2(\basesoc_sdram_choose_req_grant<1>_78_3071 ),
    .I3(\basesoc_sdram_choose_req_grant<1>_84_3069 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_79_3070 ),
    .I5(\basesoc_sdram_choose_req_grant<1>_64_3072 ),
    .O(Mmux_array_muxed18)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed182 (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(multiplexer_state_FSM_FFd1_643),
    .I2(Mmux_array_muxed18),
    .O(array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_array_muxed171 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I2(\basesoc_sdram_choose_req_grant<1>_76_3075 ),
    .I3(\basesoc_sdram_choose_req_grant<1>_83_3073 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_77_3074 ),
    .I5(\basesoc_sdram_choose_req_grant<1>_63_3076 ),
    .O(Mmux_array_muxed17)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed172 (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(multiplexer_state_FSM_FFd1_643),
    .I2(Mmux_array_muxed17),
    .O(array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_array_muxed161 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I2(\basesoc_sdram_choose_req_grant<1>_74_3079 ),
    .I3(\basesoc_sdram_choose_req_grant<1>_82_3077 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_75_3078 ),
    .I5(\basesoc_sdram_choose_req_grant<1>_62_3080 ),
    .O(Mmux_array_muxed16)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed162 (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(multiplexer_state_FSM_FFd1_643),
    .I2(Mmux_array_muxed16),
    .O(array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_array_muxed151 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I2(\basesoc_sdram_choose_req_grant<1>_716_3059 ),
    .I3(\basesoc_sdram_choose_req_grant<1>_88_3057 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_717_3058 ),
    .I5(\basesoc_sdram_choose_req_grant<1>_68_3060 ),
    .O(Mmux_array_muxed15)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed152 (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(multiplexer_state_FSM_FFd1_643),
    .I2(Mmux_array_muxed15),
    .O(array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_array_muxed111 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I2(\basesoc_sdram_choose_req_grant<1>_712_3065 ),
    .I3(\basesoc_sdram_choose_req_grant<1>_86_3063 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_713_3064 ),
    .I5(\basesoc_sdram_choose_req_grant<1>_66_3066 ),
    .O(Mmux_array_muxed11)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed112 (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(multiplexer_state_FSM_FFd1_643),
    .I2(Mmux_array_muxed11),
    .O(array_muxed1[0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<6>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[6]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[6]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[6]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[6]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[6]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[6]),
    .O(N234)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AAA ))
  \basesoc_csrcon_dat_r<6>  (
    .I0(basesoc_csrbankarray_sel_r_557),
    .I1(memadr_2[1]),
    .I2(memadr_2[0]),
    .I3(memadr_2[2]),
    .I4(N234),
    .I5(basesoc_csrbankarray_interface2_bank_bus_dat_r[6]),
    .O(basesoc_csrcon_dat_r[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<5>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[5]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[5]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[5]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[5]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[5]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[5]),
    .O(N42)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2A08 ))
  \basesoc_csrcon_dat_r<5>  (
    .I0(basesoc_csrbankarray_sel_r_557),
    .I1(memadr_2[1]),
    .I2(memadr_2[2]),
    .I3(memadr_2[0]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[5]),
    .I5(N42),
    .O(basesoc_csrcon_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<1>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[1]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[1]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[1]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[1]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>1_6111 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF22A2 ))
  \basesoc_csrcon_dat_r<1>2  (
    .I0(basesoc_csrbankarray_sel_r_557),
    .I1(memadr_2[0]),
    .I2(memadr_2[2]),
    .I3(memadr_2[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>2_6112 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<1>3  (
    .I0(\basesoc_csrcon_dat_r<1>1_6111 ),
    .I1(\basesoc_csrcon_dat_r<1>2_6112 ),
    .O(basesoc_csrcon_dat_r[1])
  );
  LUT5 #(
    .INIT ( 32'hB931A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT42  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_sdram_address_storage_full_11_1006),
    .I3(basesoc_sdram_wrdata_storage_full[3]),
    .I4(basesoc_sdram_command_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT41_6114 )
  );
  LUT5 #(
    .INIT ( 32'hB931A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT43  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_address_storage_full[3]),
    .I3(basesoc_sdram_wrdata_storage_full_11_1153),
    .I4(basesoc_sdram_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT42_6115 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22022000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT44  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT41_6114 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT42_6115 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hB931A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT32  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_sdram_address_storage_full_10_1007),
    .I3(basesoc_sdram_wrdata_storage_full[2]),
    .I4(basesoc_sdram_command_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT31_6117 )
  );
  LUT5 #(
    .INIT ( 32'hB931A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT33  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_address_storage_full[2]),
    .I3(basesoc_sdram_wrdata_storage_full_10_1154),
    .I4(basesoc_sdram_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT32_6118 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22022000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT34  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT31_6117 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT32_6118 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT3 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h51555555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT21  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_wrdata_storage_full[1]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'hB1A1B0A011011000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT22  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_sdram_address_storage_full[1]),
    .I4(basesoc_sdram_storage_full[1]),
    .I5(basesoc_sdram_wrdata_storage_full_9_1155),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT21_6120 )
  );
  LUT6 #(
    .INIT ( 64'hAAA28A82A8A08880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT23  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_sdram_address_storage_full_9_1008),
    .I4(basesoc_sdram_baddress_storage_full[1]),
    .I5(basesoc_sdram_command_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT22_6121 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT24  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_status[9]),
    .I2(basesoc_sdram_status[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT23_6122 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA888088808880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT25  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT2 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT21_6120 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT22_6121 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT131 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT23_6122 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h51555555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT11  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_wrdata_storage_full[0]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hB1A1B0A011011000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT12  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_sdram_address_storage_full[0]),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_sdram_wrdata_storage_full_8_1156),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT11_6124 )
  );
  LUT6 #(
    .INIT ( 64'hAAA28A82A8A08880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT13  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_sdram_address_storage_full_8_1009),
    .I4(basesoc_sdram_baddress_storage_full[0]),
    .I5(basesoc_sdram_command_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT12_6125 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT14  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_status[8]),
    .I2(basesoc_sdram_status[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT13_6126 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA888088808880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT15  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT1 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT11_6124 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT12_6125 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT131 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT13_6126 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hAFAD8F8DAAA88A88 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT84  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[39]),
    .I4(dna_status[7]),
    .I5(dna_status[55]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT83_6128 )
  );
  LUT6 #(
    .INIT ( 64'h2222222200002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT85  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT83_6128 ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT82 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_176_o<31>1  (
    .I0(basesoc_timer0_value[13]),
    .I1(basesoc_timer0_value[12]),
    .I2(basesoc_timer0_value[14]),
    .I3(basesoc_timer0_value[15]),
    .I4(basesoc_timer0_value[16]),
    .I5(basesoc_timer0_value[17]),
    .O(basesoc_timer0_zero_trigger_INV_176_o_8[31])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_176_o<31>2  (
    .I0(basesoc_timer0_value[19]),
    .I1(basesoc_timer0_value[18]),
    .I2(basesoc_timer0_value[20]),
    .I3(basesoc_timer0_value[21]),
    .I4(basesoc_timer0_value[22]),
    .I5(basesoc_timer0_value[23]),
    .O(\basesoc_timer0_zero_trigger_INV_176_o<31>1_6130 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_176_o<31>3  (
    .I0(basesoc_timer0_value[1]),
    .I1(basesoc_timer0_value[0]),
    .I2(basesoc_timer0_value[2]),
    .I3(basesoc_timer0_value[3]),
    .I4(basesoc_timer0_value[4]),
    .I5(basesoc_timer0_value[5]),
    .O(\basesoc_timer0_zero_trigger_INV_176_o<31>2_6131 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_176_o<31>4  (
    .I0(basesoc_timer0_value[7]),
    .I1(basesoc_timer0_value[6]),
    .I2(basesoc_timer0_value[8]),
    .I3(basesoc_timer0_value[9]),
    .I4(basesoc_timer0_value[10]),
    .I5(basesoc_timer0_value[11]),
    .O(\basesoc_timer0_zero_trigger_INV_176_o<31>3_6132 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_176_o<31>5  (
    .I0(basesoc_timer0_value[25]),
    .I1(basesoc_timer0_value[24]),
    .I2(basesoc_timer0_value[26]),
    .I3(basesoc_timer0_value[27]),
    .I4(basesoc_timer0_value[28]),
    .I5(basesoc_timer0_value[29]),
    .O(\basesoc_timer0_zero_trigger_INV_176_o<31>4_6133 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \basesoc_timer0_zero_trigger_INV_176_o<31>6  (
    .I0(basesoc_timer0_value[31]),
    .I1(basesoc_timer0_value[30]),
    .O(\basesoc_timer0_zero_trigger_INV_176_o<31>5_6134 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_timer0_zero_trigger_INV_176_o<31>7  (
    .I0(basesoc_timer0_zero_trigger_INV_176_o_8[31]),
    .I1(\basesoc_timer0_zero_trigger_INV_176_o<31>1_6130 ),
    .I2(\basesoc_timer0_zero_trigger_INV_176_o<31>2_6131 ),
    .I3(\basesoc_timer0_zero_trigger_INV_176_o<31>3_6132 ),
    .I4(\basesoc_timer0_zero_trigger_INV_176_o<31>4_6133 ),
    .I5(\basesoc_timer0_zero_trigger_INV_176_o<31>5_6134 ),
    .O(basesoc_timer0_zero_trigger_INV_176_o)
  );
  LUT6 #(
    .INIT ( 64'hE8E0C8C028200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT15  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_value_status[0]),
    .I4(basesoc_timer0_value_status[16]),
    .I5(basesoc_timer0_zero_pending_1096),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT14 )
  );
  LUT6 #(
    .INIT ( 64'h5551454154504440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT16  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_value_status[24]),
    .I4(basesoc_timer0_value_status[8]),
    .I5(basesoc_timer0_en_storage_full_1017),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT15_6137 )
  );
  LUT6 #(
    .INIT ( 64'h2A22222208000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT19  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_timer0_eventmanager_storage_full_1018),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT17 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[15]),
    .I2(basesoc_timer0_value_status[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT82  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[31]),
    .I4(basesoc_timer0_value_status[23]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT81_6140 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT86  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_15_1181),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT85_6142 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT87  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT85_6142 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT84 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT81_6140 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[14]),
    .I2(basesoc_timer0_value_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT72  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[30]),
    .I4(basesoc_timer0_value_status[22]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT71_6144 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT76  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_14_1182),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT75_6146 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT77  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT75_6146 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT74 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT71_6144 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[13]),
    .I2(basesoc_timer0_value_status[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT62  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[29]),
    .I4(basesoc_timer0_value_status[21]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT61_6148 )
  );
  LUT6 #(
    .INIT ( 64'hA282A08022022000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT63  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_reload_storage_full_21_1207),
    .I4(basesoc_timer0_load_storage_full_21_1175),
    .I5(basesoc_timer0_reload_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT62_6149 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT64  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_load_storage_full_29_1167),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_timer0_reload_storage_full_29_1199),
    .I5(basesoc_timer0_reload_storage_full_13_1215),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT63_6150 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT66  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_13_1183),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT65_6152 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT67  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT65_6152 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT64_6151 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT61_6148 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[12]),
    .I2(basesoc_timer0_value_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT52  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[28]),
    .I4(basesoc_timer0_value_status[20]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT51_6154 )
  );
  LUT6 #(
    .INIT ( 64'hA282A08022022000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT53  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_reload_storage_full_20_1208),
    .I4(basesoc_timer0_load_storage_full_20_1176),
    .I5(basesoc_timer0_reload_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT52_6155 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT54  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_load_storage_full_28_1168),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_timer0_reload_storage_full_28_1200),
    .I5(basesoc_timer0_reload_storage_full_12_1216),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT53_6156 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT56  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_12_1184),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT55_6158 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT57  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT55_6158 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT54_6157 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT51_6154 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[11]),
    .I2(basesoc_timer0_value_status[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT42  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[27]),
    .I4(basesoc_timer0_value_status[19]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT41_6160 )
  );
  LUT6 #(
    .INIT ( 64'hA282A08022022000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT43  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_reload_storage_full_19_1209),
    .I4(basesoc_timer0_load_storage_full_19_1177),
    .I5(basesoc_timer0_reload_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT42_6161 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT44  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_load_storage_full_27_1169),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_timer0_reload_storage_full_27_1201),
    .I5(basesoc_timer0_reload_storage_full_11_1217),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT43_6162 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT46  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_11_1185),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT45_6164 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT47  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT45_6164 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT44_6163 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT41_6160 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[10]),
    .I2(basesoc_timer0_value_status[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT32  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[26]),
    .I4(basesoc_timer0_value_status[18]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT31_6166 )
  );
  LUT6 #(
    .INIT ( 64'hA282A08022022000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT33  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_reload_storage_full_18_1210),
    .I4(basesoc_timer0_load_storage_full_18_1178),
    .I5(basesoc_timer0_reload_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT32_6167 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT34  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_load_storage_full_26_1170),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_timer0_reload_storage_full_26_1202),
    .I5(basesoc_timer0_reload_storage_full_10_1218),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT33_6168 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT36  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_10_1186),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT35_6170 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT37  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT35_6170 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT34_6169 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT31_6166 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[9]),
    .I2(basesoc_timer0_value_status[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT22  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[25]),
    .I4(basesoc_timer0_value_status[17]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT21_6172 )
  );
  LUT6 #(
    .INIT ( 64'hA282A08022022000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT23  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_reload_storage_full_17_1211),
    .I4(basesoc_timer0_load_storage_full_17_1179),
    .I5(basesoc_timer0_reload_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT22_6173 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT24  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_load_storage_full_25_1171),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_timer0_reload_storage_full_25_1203),
    .I5(basesoc_timer0_reload_storage_full_9_1219),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT23_6174 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT26  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_9_1187),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT25_6176 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT27  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT25_6176 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT24_6175 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT21_6172 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT84  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_storage_full_15_987),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT83_6178 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT85  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT82 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT83_6178 ),
    .I4(basesoc_ctrl_bus_errors[7]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT74  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_storage_full_14_1069),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT73_6180 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT75  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT72 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT73_6180 ),
    .I4(basesoc_ctrl_bus_errors[6]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT61  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_storage_full_5_1074),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_ctrl_bus_errors[29]),
    .I5(basesoc_ctrl_bus_errors[21]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'hAA202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT62  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_29_978),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_bus_errors[13]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT61_6182 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT64  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_storage_full_13_988),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT63_6184 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT65  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT62_6183 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT63_6184 ),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT51  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_storage_full_4_1075),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_ctrl_bus_errors[28]),
    .I5(basesoc_ctrl_bus_errors[20]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'hAA202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT52  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_28_1064),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_bus_errors[12]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT51_6186 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT54  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_storage_full_12_1070),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT53_6188 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT55  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT52_6187 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT53_6188 ),
    .I4(basesoc_ctrl_bus_errors[4]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT41  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_storage_full_3_1076),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_ctrl_bus_errors[27]),
    .I5(basesoc_ctrl_bus_errors[19]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'hAA202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT42  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_27_979),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_bus_errors[11]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT41_6190 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT44  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_storage_full_11_989),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT43_6192 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT45  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT42_6191 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT43_6192 ),
    .I4(basesoc_ctrl_bus_errors[3]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT31  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_storage_full_2_992),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_ctrl_bus_errors[26]),
    .I5(basesoc_ctrl_bus_errors[18]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'hAA202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT32  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_26_980),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_bus_errors[10]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT31_6194 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT34  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_storage_full_10_1071),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT33_6196 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT35  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT32_6195 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT33_6196 ),
    .I4(basesoc_ctrl_bus_errors[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT21  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_storage_full_1_993),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_ctrl_bus_errors[25]),
    .I5(basesoc_ctrl_bus_errors[17]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT2 )
  );
  LUT5 #(
    .INIT ( 32'hAA202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT22  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_25_1065),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_bus_errors[9]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT21_6198 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT24  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_storage_full_9_1072),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT23_6200 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT25  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT22_6199 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT23_6200 ),
    .I4(basesoc_ctrl_bus_errors[1]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT11  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_storage_full_0_994),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_ctrl_bus_errors[24]),
    .I5(basesoc_ctrl_bus_errors[16]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT1 )
  );
  LUT5 #(
    .INIT ( 32'hAA202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT12  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_24_981),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_bus_errors[8]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT11_6202 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT14  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_storage_full_8_990),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT13_6204 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT15  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT12_6203 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT13_6204 ),
    .I4(basesoc_ctrl_bus_errors[0]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT71  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(dna_status[38]),
    .I3(dna_status[6]),
    .I4(dna_status[22]),
    .I5(dna_status[54]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT72  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(dna_status[46]),
    .I3(dna_status[14]),
    .I4(dna_status[30]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT71_6206 )
  );
  LUT6 #(
    .INIT ( 64'h1111111010111010 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT73  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT71_6206 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT72_6207 )
  );
  LUT6 #(
    .INIT ( 64'h4454444414141450 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT74  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT73_6208 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT75  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT72_6207 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT73_6208 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5405_inv1 (
    .I0(basesoc_ctrl_bus_errors[15]),
    .I1(basesoc_ctrl_bus_errors[16]),
    .I2(basesoc_ctrl_bus_errors[14]),
    .I3(basesoc_ctrl_bus_errors[13]),
    .I4(basesoc_ctrl_bus_errors[12]),
    .I5(basesoc_ctrl_bus_errors[11]),
    .O(_n5405_inv1_6209)
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  _n5405_inv2 (
    .I0(_n5405_inv1_6209),
    .I1(basesoc_ctrl_bus_errors[0]),
    .I2(basesoc_ctrl_bus_errors[10]),
    .O(_n5405_inv2_6210)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5405_inv3 (
    .I0(basesoc_ctrl_bus_errors[26]),
    .I1(basesoc_ctrl_bus_errors[27]),
    .I2(basesoc_ctrl_bus_errors[25]),
    .I3(basesoc_ctrl_bus_errors[24]),
    .I4(basesoc_ctrl_bus_errors[23]),
    .I5(basesoc_ctrl_bus_errors[22]),
    .O(_n5405_inv3_6211)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5405_inv4 (
    .I0(basesoc_ctrl_bus_errors[20]),
    .I1(basesoc_ctrl_bus_errors[21]),
    .I2(basesoc_ctrl_bus_errors[1]),
    .I3(basesoc_ctrl_bus_errors[19]),
    .I4(basesoc_ctrl_bus_errors[18]),
    .I5(basesoc_ctrl_bus_errors[17]),
    .O(_n5405_inv4_6212)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5405_inv5 (
    .I0(basesoc_ctrl_bus_errors[8]),
    .I1(basesoc_ctrl_bus_errors[9]),
    .I2(basesoc_ctrl_bus_errors[7]),
    .I3(basesoc_ctrl_bus_errors[6]),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(basesoc_ctrl_bus_errors[4]),
    .O(_n5405_inv5_6213)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5405_inv6 (
    .I0(basesoc_ctrl_bus_errors[31]),
    .I1(basesoc_ctrl_bus_errors[3]),
    .I2(basesoc_ctrl_bus_errors[30]),
    .I3(basesoc_ctrl_bus_errors[2]),
    .I4(basesoc_ctrl_bus_errors[29]),
    .I5(basesoc_ctrl_bus_errors[28]),
    .O(_n5405_inv6_6214)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  _n5405_inv7 (
    .I0(basesoc_done),
    .I1(_n5405_inv3_6211),
    .I2(_n5405_inv4_6212),
    .I3(_n5405_inv5_6213),
    .I4(_n5405_inv6_6214),
    .I5(_n5405_inv2_6210),
    .O(_n5405_inv)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mmux_basesoc_shared_ack1_SW0 (
    .I0(basesoc_sram_bus_ack_315),
    .I1(basesoc_rom_bus_ack_314),
    .I2(basesoc_bus_wishbone_ack_665),
    .O(N61)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFBAFFFFFFAA ))
  Mmux_basesoc_shared_ack1 (
    .I0(spiflash_bus_ack_1099),
    .I1(cache_state_FSM_FFd2_2479),
    .I2(cache_state_FSM_FFd3_1466),
    .I3(N61),
    .I4(basesoc_done),
    .I5(\basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o ),
    .O(basesoc_shared_ack)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r18_SW0 (
    .I0(spiflash_sr[25]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[25]),
    .O(N810)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r18 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[25]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[25]),
    .I4(basesoc_done),
    .I5(N810),
    .O(basesoc_shared_dat_r[25])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r2_SW0 (
    .I0(spiflash_sr[10]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[10]),
    .O(N106)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r2 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[10]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[10]),
    .I4(basesoc_done),
    .I5(N106),
    .O(basesoc_shared_dat_r[10])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r19_SW0 (
    .I0(spiflash_sr[26]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[26]),
    .O(N121)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r19 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[26]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[26]),
    .I4(basesoc_done),
    .I5(N121),
    .O(basesoc_shared_dat_r[26])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_basesoc_shared_dat_r27_SW0 (
    .I0(basesoc_rom_bus_dat_r[4]),
    .I1(basesoc_slave_sel_r[0]),
    .I2(spiflash_sr[4]),
    .I3(basesoc_slave_sel_r[3]),
    .I4(basesoc_slave_sel_r[2]),
    .I5(basesoc_bus_wishbone_dat_r[4]),
    .O(N1410)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r27 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[4]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[4]),
    .I4(basesoc_done),
    .I5(N1410),
    .O(basesoc_shared_dat_r[4])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r13_SW0 (
    .I0(spiflash_sr[20]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[20]),
    .O(N1610)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r13 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[20]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[20]),
    .I4(basesoc_done),
    .I5(N1610),
    .O(basesoc_shared_dat_r[20])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_basesoc_shared_dat_r23_SW0 (
    .I0(basesoc_rom_bus_dat_r[2]),
    .I1(basesoc_slave_sel_r[0]),
    .I2(spiflash_sr[2]),
    .I3(basesoc_slave_sel_r[3]),
    .I4(basesoc_slave_sel_r[2]),
    .I5(basesoc_bus_wishbone_dat_r[2]),
    .O(N181)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r23 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[2]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[2]),
    .I4(basesoc_done),
    .I5(N181),
    .O(basesoc_shared_dat_r[2])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r10_SW0 (
    .I0(spiflash_sr[18]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[18]),
    .O(N201)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r10 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[18]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[18]),
    .I4(basesoc_done),
    .I5(N201),
    .O(basesoc_shared_dat_r[18])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_basesoc_shared_dat_r12_SW0 (
    .I0(basesoc_rom_bus_dat_r[1]),
    .I1(basesoc_slave_sel_r[0]),
    .I2(spiflash_sr[1]),
    .I3(basesoc_slave_sel_r[3]),
    .I4(basesoc_slave_sel_r[2]),
    .I5(basesoc_bus_wishbone_dat_r[1]),
    .O(N2210)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r12 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[1]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[1]),
    .I4(basesoc_done),
    .I5(N2210),
    .O(basesoc_shared_dat_r[1])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r9_SW0 (
    .I0(spiflash_sr[17]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[17]),
    .O(N241)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r9 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[17]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[17]),
    .I4(basesoc_done),
    .I5(N241),
    .O(basesoc_shared_dat_r[17])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_basesoc_shared_dat_r28_SW0 (
    .I0(basesoc_rom_bus_dat_r[5]),
    .I1(basesoc_slave_sel_r[0]),
    .I2(spiflash_sr[5]),
    .I3(basesoc_slave_sel_r[3]),
    .I4(basesoc_slave_sel_r[2]),
    .I5(basesoc_bus_wishbone_dat_r[5]),
    .O(N261)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r28 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[5]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[5]),
    .I4(basesoc_done),
    .I5(N261),
    .O(basesoc_shared_dat_r[5])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r14_SW0 (
    .I0(spiflash_sr[21]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[21]),
    .O(N2810)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r14 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[21]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[21]),
    .I4(basesoc_done),
    .I5(N2810),
    .O(basesoc_shared_dat_r[21])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_basesoc_shared_dat_r26_SW0 (
    .I0(basesoc_rom_bus_dat_r[3]),
    .I1(basesoc_slave_sel_r[0]),
    .I2(spiflash_sr[3]),
    .I3(basesoc_slave_sel_r[3]),
    .I4(basesoc_slave_sel_r[2]),
    .I5(basesoc_bus_wishbone_dat_r[3]),
    .O(N301)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r26 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[3]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[3]),
    .I4(basesoc_done),
    .I5(N301),
    .O(basesoc_shared_dat_r[3])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r11_SW0 (
    .I0(spiflash_sr[19]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[19]),
    .O(N321)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r11 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[19]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[19]),
    .I4(basesoc_done),
    .I5(N321),
    .O(basesoc_shared_dat_r[19])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r3_SW0 (
    .I0(spiflash_sr[11]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[11]),
    .O(N3410)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r3 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[11]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[11]),
    .I4(basesoc_done),
    .I5(N3410),
    .O(basesoc_shared_dat_r[11])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r20_SW0 (
    .I0(spiflash_sr[27]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[27]),
    .O(N362)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r20 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[27]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[27]),
    .I4(basesoc_done),
    .I5(N362),
    .O(basesoc_shared_dat_r[27])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r7_SW0 (
    .I0(spiflash_sr[15]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[15]),
    .O(N381)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r7 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[15]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[15]),
    .I4(basesoc_done),
    .I5(N381),
    .O(basesoc_shared_dat_r[15])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r25_SW0 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(spiflash_sr[31]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[31]),
    .O(N4010)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r25 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[31]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[31]),
    .I4(basesoc_done),
    .I5(N4010),
    .O(basesoc_shared_dat_r[31])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_basesoc_shared_dat_r30_SW0 (
    .I0(basesoc_rom_bus_dat_r[7]),
    .I1(basesoc_slave_sel_r[0]),
    .I2(spiflash_sr[7]),
    .I3(basesoc_slave_sel_r[3]),
    .I4(basesoc_slave_sel_r[2]),
    .I5(basesoc_bus_wishbone_dat_r[7]),
    .O(N426)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r30 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[7]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[7]),
    .I4(basesoc_done),
    .I5(N426),
    .O(basesoc_shared_dat_r[7])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r16_SW0 (
    .I0(spiflash_sr[23]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[23]),
    .O(N44)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r16 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[23]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[23]),
    .I4(basesoc_done),
    .I5(N44),
    .O(basesoc_shared_dat_r[23])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_basesoc_shared_dat_r29_SW0 (
    .I0(basesoc_rom_bus_dat_r[6]),
    .I1(basesoc_slave_sel_r[0]),
    .I2(spiflash_sr[6]),
    .I3(basesoc_slave_sel_r[3]),
    .I4(basesoc_slave_sel_r[2]),
    .I5(basesoc_bus_wishbone_dat_r[6]),
    .O(N46)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r29 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[6]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[6]),
    .I4(basesoc_done),
    .I5(N46),
    .O(basesoc_shared_dat_r[6])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r15_SW0 (
    .I0(spiflash_sr[22]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[22]),
    .O(N48)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r15 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[22]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[22]),
    .I4(basesoc_done),
    .I5(N48),
    .O(basesoc_shared_dat_r[22])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r6_SW0 (
    .I0(spiflash_sr[14]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[14]),
    .O(N50)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r6 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[14]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[14]),
    .I4(basesoc_done),
    .I5(N50),
    .O(basesoc_shared_dat_r[14])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r24_SW0 (
    .I0(spiflash_sr[30]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[30]),
    .O(N52)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r24 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[30]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[30]),
    .I4(basesoc_done),
    .I5(N52),
    .O(basesoc_shared_dat_r[30])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_basesoc_shared_dat_r1_SW0 (
    .I0(basesoc_rom_bus_dat_r[0]),
    .I1(basesoc_slave_sel_r[0]),
    .I2(spiflash_sr[0]),
    .I3(basesoc_slave_sel_r[3]),
    .I4(basesoc_slave_sel_r[2]),
    .I5(basesoc_bus_wishbone_dat_r[0]),
    .O(N54)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r1 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[0]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[0]),
    .I4(basesoc_done),
    .I5(N54),
    .O(basesoc_shared_dat_r[0])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r8_SW0 (
    .I0(spiflash_sr[16]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[16]),
    .O(N56)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r8 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[16]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[16]),
    .I4(basesoc_done),
    .I5(N56),
    .O(basesoc_shared_dat_r[16])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r31_SW0 (
    .I0(spiflash_sr[8]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[8]),
    .O(N58)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r31 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[8]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[8]),
    .I4(basesoc_done),
    .I5(N58),
    .O(basesoc_shared_dat_r[8])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r17_SW0 (
    .I0(spiflash_sr[24]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[24]),
    .O(N60)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r17 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[24]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[24]),
    .I4(basesoc_done),
    .I5(N60),
    .O(basesoc_shared_dat_r[24])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r4_SW0 (
    .I0(spiflash_sr[12]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[12]),
    .O(N62)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r4 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[12]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[12]),
    .I4(basesoc_done),
    .I5(N62),
    .O(basesoc_shared_dat_r[12])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r21_SW0 (
    .I0(spiflash_sr[28]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[28]),
    .O(N64)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r21 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[28]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[28]),
    .I4(basesoc_done),
    .I5(N64),
    .O(basesoc_shared_dat_r[28])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r5_SW0 (
    .I0(spiflash_sr[13]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[13]),
    .O(N66)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r5 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[13]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[13]),
    .I4(basesoc_done),
    .I5(N66),
    .O(basesoc_shared_dat_r[13])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r22_SW0 (
    .I0(spiflash_sr[29]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[29]),
    .O(N68)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r22 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[29]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[29]),
    .I4(basesoc_done),
    .I5(N68),
    .O(basesoc_shared_dat_r[29])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r32_SW0 (
    .I0(spiflash_sr[9]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(basesoc_rom_bus_dat_r[9]),
    .O(N70)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  Mmux_basesoc_shared_dat_r32 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(basesoc_interface0_wb_sdram_dat_r[9]),
    .I2(basesoc_slave_sel_r[1]),
    .I3(basesoc_sram_bus_dat_r[9]),
    .I4(basesoc_done),
    .I5(N70),
    .O(basesoc_shared_dat_r[9])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>1  (
    .I0(basesoc_count[1]),
    .I1(basesoc_count[0]),
    .I2(basesoc_count[2]),
    .I3(basesoc_count[3]),
    .I4(basesoc_count[4]),
    .I5(basesoc_count[5]),
    .O(basesoc_done_9[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>2  (
    .I0(basesoc_count[7]),
    .I1(basesoc_count[6]),
    .I2(basesoc_count[8]),
    .I3(basesoc_count[9]),
    .I4(basesoc_count[10]),
    .I5(basesoc_count[11]),
    .O(\basesoc_done<19>1_6249 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>3  (
    .I0(basesoc_count[13]),
    .I1(basesoc_count[12]),
    .I2(basesoc_count[14]),
    .I3(basesoc_count[15]),
    .I4(basesoc_count[16]),
    .I5(basesoc_count[17]),
    .O(\basesoc_done<19>2_6250 )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \basesoc_done<19>4  (
    .I0(basesoc_count[19]),
    .I1(basesoc_count[18]),
    .I2(\basesoc_done<19>2_6250 ),
    .I3(basesoc_done_9[19]),
    .I4(\basesoc_done<19>1_6249 ),
    .O(basesoc_done)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed133 (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(multiplexer_state_FSM_FFd1_643),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I3(Mmux_array_muxed131_6252),
    .I4(Mmux_array_muxed13),
    .O(array_muxed1[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed143 (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(multiplexer_state_FSM_FFd1_643),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I3(Mmux_array_muxed141_6254),
    .I4(Mmux_array_muxed14),
    .O(array_muxed1[12])
  );
  LUT6 #(
    .INIT ( 64'hAA8A2A88AAAA2AA8 ))
  array_muxed4_INV_210_o1 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(bankmachine1_state_FSM_FFd1_628),
    .I2(bankmachine1_state_FSM_FFd3_632),
    .I3(bankmachine1_state_FSM_FFd2_629),
    .I4(basesoc_sdram_cmd_valid_mmx_out5),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_1105),
    .O(array_muxed4_INV_210_o1_6255)
  );
  LUT6 #(
    .INIT ( 64'h5545154455551554 ))
  array_muxed4_INV_210_o2 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(bankmachine0_state_FSM_FFd2_624),
    .I2(bankmachine0_state_FSM_FFd3_627),
    .I3(bankmachine0_state_FSM_FFd1_623),
    .I4(basesoc_sdram_cmd_valid_mmx_out4),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_1102),
    .O(array_muxed4_INV_210_o2_6256)
  );
  LUT6 #(
    .INIT ( 64'hAA8A2A88AAAA2AA8 ))
  array_muxed4_INV_210_o3 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(bankmachine3_state_FSM_FFd1_637),
    .I2(bankmachine3_state_FSM_FFd3_640),
    .I3(bankmachine3_state_FSM_FFd2_638),
    .I4(basesoc_sdram_cmd_valid_mmx_out7),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_1111),
    .O(array_muxed4_INV_210_o3_6257)
  );
  LUT6 #(
    .INIT ( 64'h5545154455551554 ))
  array_muxed4_INV_210_o4 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(bankmachine2_state_FSM_FFd2_634),
    .I2(bankmachine2_state_FSM_FFd3_636),
    .I3(bankmachine2_state_FSM_FFd1_633),
    .I4(basesoc_sdram_cmd_valid_mmx_out6),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_1108),
    .O(array_muxed4_INV_210_o4_6258)
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDA8FFFFFFFF ))
  array_muxed4_INV_210_o5 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(array_muxed4_INV_210_o3_6257),
    .I2(array_muxed4_INV_210_o4_6258),
    .I3(array_muxed4_INV_210_o1_6255),
    .I4(array_muxed4_INV_210_o2_6256),
    .I5(rhs_array_muxed6),
    .O(array_muxed4_INV_210_o5_6259)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF7FFFFFFA2AA ))
  array_muxed4_INV_210_o6 (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(basesoc_sdram_cmd_payload_we_516),
    .I2(multiplexer_state_FSM_FFd3_645),
    .I3(basesoc_sdram_cmd_valid),
    .I4(multiplexer_state_FSM_FFd1_643),
    .I5(array_muxed4_INV_210_o5_6259),
    .O(array_muxed4_INV_210_o)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_sdram_timer_done<9>_SW0  (
    .I0(basesoc_sdram_timer_count[3]),
    .I1(basesoc_sdram_timer_count[8]),
    .I2(basesoc_sdram_timer_count[4]),
    .I3(basesoc_sdram_timer_count[9]),
    .I4(basesoc_sdram_timer_count[5]),
    .O(N761)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_sdram_timer_done<9>  (
    .I0(basesoc_sdram_timer_count[1]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[2]),
    .I3(basesoc_sdram_timer_count[7]),
    .I4(basesoc_sdram_timer_count[6]),
    .I5(N761),
    .O(basesoc_sdram_timer_done)
  );
  LUT5 #(
    .INIT ( 32'hF7A2F7F7 ))
  array_muxed2_INV_208_o1 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(_n3669),
    .I2(basesoc_sdram_cmd_valid_mmx_out3),
    .I3(basesoc_sdram_cmd_valid_mmx_out1),
    .I4(_n3517),
    .O(array_muxed2_INV_208_o1_6261)
  );
  LUT5 #(
    .INIT ( 32'hF7A2F7F7 ))
  array_muxed2_INV_208_o2 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(_n3653),
    .I2(basesoc_sdram_cmd_valid_mmx_out2),
    .I3(basesoc_sdram_cmd_valid_mmx_out),
    .I4(_n3408),
    .O(array_muxed2_INV_208_o2_6262)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_sdram_read_available_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine2_cmd_valid),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .O(N781)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  basesoc_sdram_read_available (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I2(N781),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .O(basesoc_sdram_read_available_3188)
  );
  LUT6 #(
    .INIT ( 64'h08080808FF080808 ))
  roundrobin0_grant_roundrobin3_grant_OR_355_o1 (
    .I0(roundrobin0_grant_roundrobin3_grant_OR_352_o12),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_899),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_900),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_352_o11),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_940),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_941),
    .O(roundrobin0_grant_roundrobin3_grant_OR_355_o1_6264)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  roundrobin0_grant_roundrobin3_grant_OR_352_o1 (
    .I0(roundrobin0_grant_roundrobin3_grant_OR_352_o12),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_900),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_899),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_352_o11),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_941),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_940),
    .O(roundrobin0_grant_roundrobin3_grant_OR_352_o1_6265)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we (
    .I0(basesoc_sdram_bankmachine3_req_lock),
    .I1(\n0236<3>1 ),
    .I2(basesoc_sdram_bankmachine2_req_lock),
    .I3(rhs_array_muxed32[9]),
    .I4(N801),
    .I5(rhs_array_muxed32[8]),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1133 (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(multiplexer_state_FSM_FFd1_643),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I3(Mmux_array_muxed1131_6268),
    .I4(Mmux_array_muxed113),
    .O(array_muxed1[9])
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  Mmux_array_muxed122 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I2(basesoc_sdram_bankmachine3_row_open),
    .I3(basesoc_sdram_bankmachine3_auto_precharge),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I5(Mmux_array_muxed12),
    .O(Mmux_array_muxed121_6270)
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  Mmux_array_muxed124 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I2(basesoc_sdram_bankmachine2_row_open),
    .I3(basesoc_sdram_bankmachine2_auto_precharge),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I5(Mmux_array_muxed122_6271),
    .O(Mmux_array_muxed123_6272)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  _n5183_inv1_SW0 (
    .I0(dna_cnt[3]),
    .I1(dna_cnt[2]),
    .O(N821)
  );
  LUT6 #(
    .INIT ( 64'h222AAAAAAAAAAAAA ))
  _n5183_inv1 (
    .I0(dna_cnt[0]),
    .I1(dna_cnt[6]),
    .I2(dna_cnt[1]),
    .I3(N821),
    .I4(dna_cnt[5]),
    .I5(dna_cnt[4]),
    .O(_n5183_inv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Result<6>_SW0  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[4]),
    .O(N841)
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Result<6>  (
    .I0(dna_cnt[6]),
    .I1(dna_cnt[1]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[5]),
    .I4(dna_cnt[3]),
    .I5(N841),
    .O(Result[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT1_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_uart_phy_storage_full_24_1236),
    .I2(basesoc_uart_phy_storage_full_16_1023),
    .O(N861)
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT1  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_uart_phy_storage_full_8_1087),
    .I4(basesoc_uart_phy_storage_full[0]),
    .I5(N861),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT2_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_uart_phy_storage_full_25_1235),
    .I2(basesoc_uart_phy_storage_full_17_1081),
    .O(N881)
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT2  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_uart_phy_storage_full_9_1086),
    .I4(basesoc_uart_phy_storage_full[1]),
    .I5(N881),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT3_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_uart_phy_storage_full_26_1234),
    .I2(basesoc_uart_phy_storage_full_18_1080),
    .O(N901)
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT3  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_uart_phy_storage_full_10_1085),
    .I4(basesoc_uart_phy_storage_full[2]),
    .I5(N901),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT4_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_uart_phy_storage_full_27_1233),
    .I2(basesoc_uart_phy_storage_full_19_1079),
    .O(N921)
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT4  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_uart_phy_storage_full_11_1084),
    .I4(basesoc_uart_phy_storage_full[3]),
    .I5(N921),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT5_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_uart_phy_storage_full_28_1232),
    .I2(basesoc_uart_phy_storage_full_20_1078),
    .O(N941)
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT5  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_uart_phy_storage_full_12_1083),
    .I4(basesoc_uart_phy_storage_full[4]),
    .I5(N941),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT6_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_uart_phy_storage_full_29_1231),
    .I2(basesoc_uart_phy_storage_full_21_1022),
    .O(N961)
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT6  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_uart_phy_storage_full_13_1025),
    .I4(basesoc_uart_phy_storage_full[5]),
    .I5(N961),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT7_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_uart_phy_storage_full_30_1230),
    .I2(basesoc_uart_phy_storage_full_22_1077),
    .O(N981)
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT7  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_uart_phy_storage_full_14_1082),
    .I4(basesoc_uart_phy_storage_full[6]),
    .I5(N981),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT8_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_uart_phy_storage_full_31_1229),
    .I2(basesoc_uart_phy_storage_full_23_1021),
    .O(N1001)
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT8  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_uart_phy_storage_full_15_1024),
    .I4(basesoc_uart_phy_storage_full[7]),
    .I5(N1001),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1093_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT61  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_sdram_command_storage_full[5]),
    .I2(basesoc_sdram_status[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h11EA00EA11400040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT62  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(basesoc_sdram_status[13]),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_sdram_address_storage_full[5]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT61_6284 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT63  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_wrdata_storage_full_13_1151),
    .I2(basesoc_sdram_wrdata_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT62_6285 )
  );
  LUT6 #(
    .INIT ( 64'h2A22222208000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT64  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT62_6285 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT61_6284 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hB931A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT51  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_sdram_address_storage_full_12_1005),
    .I3(basesoc_sdram_wrdata_storage_full[4]),
    .I4(basesoc_sdram_command_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'hEEAEEAAA44044000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT52  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_wrdata_storage_full_12_1152),
    .I4(basesoc_sdram_address_storage_full[4]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT51_6287 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT53  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_status[12]),
    .I2(basesoc_sdram_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT52_6288 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT54  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT52_6288 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT51_6287 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hA282A08022022000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT81  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_wrdata_storage_full_15_1149),
    .I4(basesoc_sdram_address_storage_full[7]),
    .I5(basesoc_sdram_wrdata_storage_full[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT8 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT82  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_status[15]),
    .I2(basesoc_sdram_status[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT81_6290 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT83  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT81_6290 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT8 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hA282A08022022000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT71  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_wrdata_storage_full_14_1150),
    .I4(basesoc_sdram_address_storage_full[6]),
    .I5(basesoc_sdram_wrdata_storage_full[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT7 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT72  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_status[14]),
    .I2(basesoc_sdram_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT71_6292 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT73  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT71_6292 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT7 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hAAC4AA80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT31  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(dna_status[18]),
    .I3(\basesoc_interface_adr[4] ),
    .I4(dna_status[50]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h555500FF55550040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT32  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(dna_status[26]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT31_6294 )
  );
  LUT5 #(
    .INIT ( 32'hAA58AA08 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT33  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(dna_status[10]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(dna_status[34]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT32_6295 )
  );
  LUT6 #(
    .INIT ( 64'h02AA02AA02020200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT34  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(dna_status[42]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT32_6295 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT33_6296 )
  );
  LUT6 #(
    .INIT ( 64'h4000400040000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT35  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(dna_status[2]),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT34_6297 )
  );
  LUT6 #(
    .INIT ( 64'h22202220AAAA2220 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT36  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT33_6296 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT31_6294 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT34_6297 ),
    .I5(\basesoc_interface_adr[3] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0141004001410000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT51  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(dna_status[20]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h4454445040544050 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT52  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(dna_status[52]),
    .I5(dna_status[36]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT51_6299 )
  );
  LUT6 #(
    .INIT ( 64'h20AA208A20A82088 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT53  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(dna_status[12]),
    .I5(dna_status[44]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT52_6300 )
  );
  LUT6 #(
    .INIT ( 64'h4454445455554454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT54  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT5 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT52_6300 ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT51_6299 ),
    .I5(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT53_6301 )
  );
  LUT6 #(
    .INIT ( 64'hA8CEA8CC88CE88CC ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT55  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(dna_status[28]),
    .I5(dna_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT54_6302 )
  );
  LUT6 #(
    .INIT ( 64'h54FF10FF54441000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT56  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT54_6302 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT55_6303 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT57  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT55_6303 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT53_6301 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT61  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(dna_status[37]),
    .I3(dna_status[5]),
    .I4(dna_status[21]),
    .I5(dna_status[53]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT62  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(dna_status[45]),
    .I3(dna_status[13]),
    .I4(dna_status[29]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT61_6305 )
  );
  LUT6 #(
    .INIT ( 64'h1111111010111010 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT63  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT61_6305 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT62_6306 )
  );
  LUT6 #(
    .INIT ( 64'h4545404004404044 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT64  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT63_6307 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT65  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT62_6306 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT63_6307 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h3A323830 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT41  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(dna_status[11]),
    .I4(dna_status[43]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h1F1F1F1F11101010 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT42  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(dna_status[27]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT41_6309 )
  );
  LUT5 #(
    .INIT ( 32'hF2222222 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT43  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT41_6309 ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT42_6310 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAAEEEEA280 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT44  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(dna_status[3]),
    .I3(dna_status[19]),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT43_6311 )
  );
  LUT6 #(
    .INIT ( 64'h1010111000000100 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT45  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(dna_status[51]),
    .I4(\basesoc_interface_adr[3] ),
    .I5(dna_status[35]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT44_6312 )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT46  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT44_6312 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT43_6311 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT42_6310 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hABFF ))
  array_muxed3_INV_209_o1 (
    .I0(bankmachine3_state_FSM_FFd1_637),
    .I1(bankmachine3_state_FSM_FFd2_638),
    .I2(basesoc_sdram_bankmachine3_twtpcon_ready_1111),
    .I3(bankmachine3_state_FSM_FFd3_640),
    .O(array_muxed3_INV_209_o1_6313)
  );
  LUT4 #(
    .INIT ( 16'hABFF ))
  array_muxed3_INV_209_o2 (
    .I0(bankmachine1_state_FSM_FFd1_628),
    .I1(bankmachine1_state_FSM_FFd2_629),
    .I2(basesoc_sdram_bankmachine1_twtpcon_ready_1105),
    .I3(bankmachine1_state_FSM_FFd3_632),
    .O(array_muxed3_INV_209_o2_6314)
  );
  LUT4 #(
    .INIT ( 16'hABFF ))
  array_muxed3_INV_209_o3 (
    .I0(bankmachine0_state_FSM_FFd1_623),
    .I1(bankmachine0_state_FSM_FFd2_624),
    .I2(basesoc_sdram_bankmachine0_twtpcon_ready_1102),
    .I3(bankmachine0_state_FSM_FFd3_627),
    .O(array_muxed3_INV_209_o3_6315)
  );
  LUT6 #(
    .INIT ( 64'hDDDFFFFF888AAAAA ))
  array_muxed3_INV_209_o4 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(bankmachine2_state_FSM_FFd1_633),
    .I2(bankmachine2_state_FSM_FFd2_634),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_1108),
    .I4(bankmachine2_state_FSM_FFd3_636),
    .I5(array_muxed3_INV_209_o3_6315),
    .O(array_muxed3_INV_209_o4_6316)
  );
  LUT6 #(
    .INIT ( 64'hF7D5A280FFFFFFFF ))
  array_muxed3_INV_209_o5 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I2(array_muxed3_INV_209_o1_6313),
    .I3(array_muxed3_INV_209_o2_6314),
    .I4(array_muxed3_INV_209_o4_6316),
    .I5(rhs_array_muxed6),
    .O(array_muxed3_INV_209_o5_6317)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF7FFFFFFA2AA ))
  array_muxed3_INV_209_o6 (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(basesoc_sdram_cmd_payload_ras_609),
    .I2(multiplexer_state_FSM_FFd3_645),
    .I3(basesoc_sdram_cmd_valid),
    .I4(multiplexer_state_FSM_FFd1_643),
    .I5(array_muxed3_INV_209_o5_6317),
    .O(array_muxed3_INV_209_o)
  );
  LUT5 #(
    .INIT ( 32'h27AF77FF ))
  Mmux_rhs_array_muxed1011_SW0 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_bankmachine1_cmd_valid),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_cmd_basesoc_sdram_bankmachine1_cmd_payload_is_read_OR_123_o),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_cmd_basesoc_sdram_bankmachine0_cmd_payload_is_read_OR_121_o),
    .O(N1041)
  );
  LUT6 #(
    .INIT ( 64'hA2020202F7575757 ))
  Mmux_rhs_array_muxed1011 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_3177 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_cmd_basesoc_sdram_bankmachine3_cmd_payload_is_read_OR_127_o),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .I5(N1041),
    .O(rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_slave_sel<1><28>11  (
    .I0(rhs_array_muxed32[21]),
    .I1(rhs_array_muxed32[23]),
    .I2(rhs_array_muxed32[27]),
    .I3(rhs_array_muxed32[20]),
    .I4(rhs_array_muxed32[19]),
    .I5(rhs_array_muxed32[18]),
    .O(\basesoc_slave_sel<1><28>11_6319 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \basesoc_slave_sel<1><28>12  (
    .I0(rhs_array_muxed32[16]),
    .I1(rhs_array_muxed32[17]),
    .I2(rhs_array_muxed32[15]),
    .I3(rhs_array_muxed32[14]),
    .I4(rhs_array_muxed32[13]),
    .O(\basesoc_slave_sel<1><28>12_6320 )
  );
  LUT6 #(
    .INIT ( 64'h0202020257020202 ))
  \cache_state_FSM_FFd3-In2  (
    .I0(cache_state_FSM_FFd3_1466),
    .I1(_n3358[19]),
    .I2(\basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o ),
    .I3(basesoc_slave_sel[4]),
    .I4(\cache_state_FSM_FFd3-In1 ),
    .I5(cache_state_FSM_FFd1_646),
    .O(\cache_state_FSM_FFd3-In2_6322 )
  );
  LUT6 #(
    .INIT ( 64'h8F8F0F8F88880080 ))
  \cache_state_FSM_FFd3-In3  (
    .I0(basesoc_ack),
    .I1(basesoc_cache_967),
    .I2(cache_state_FSM_FFd2_2479),
    .I3(cache_state_FSM_FFd3_1466),
    .I4(cache_state_FSM_FFd1_646),
    .I5(\cache_state_FSM_FFd3-In2_6322 ),
    .O(\cache_state_FSM_FFd3-In )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \spiflash_counter[7]_GND_1_o_equal_916_o<7>_SW0  (
    .I0(spiflash_counter[1]),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[0]),
    .O(N1061)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \spiflash_counter[7]_GND_1_o_equal_916_o<7>  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[6]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[7]),
    .I4(N1061),
    .I5(spiflash_counter[4]),
    .O(\spiflash_counter[7]_GND_1_o_equal_916_o )
  );
  LUT4 #(
    .INIT ( 16'hFEBA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT22  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(dna_status[17]),
    .I3(dna_status[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT21 )
  );
  LUT6 #(
    .INIT ( 64'h08DA08D8088A0888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT25  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(dna_status[49]),
    .I5(dna_status[41]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT24_6326 )
  );
  LUT6 #(
    .INIT ( 64'h44FF40FF44404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT26  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT24_6326 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT25_6327 )
  );
  LUT5 #(
    .INIT ( 32'h0808AA08 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT27  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT23 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT25_6327 ),
    .I4(\basesoc_interface_adr[5] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT11  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(dna_status[48]),
    .I2(dna_status[32]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hBBB99B99AAA88A88 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT12  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(dna_status[16]),
    .I4(dna_status[0]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT1 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT11_6329 )
  );
  LUT6 #(
    .INIT ( 64'hAFAD8F8DAEAC8E8C ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT13  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[40]),
    .I4(dna_status[8]),
    .I5(dna_status[56]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT12_6330 )
  );
  LUT6 #(
    .INIT ( 64'h5410FEBA54105410 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT14  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT12_6330 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT11_6329 ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT13_6331 )
  );
  LUT6 #(
    .INIT ( 64'h8A20A2028A20A200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT15  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(dna_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT14_6332 )
  );
  LUT5 #(
    .INIT ( 32'h0808AA08 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT16  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT13_6331 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT14_6332 ),
    .I4(\basesoc_interface_adr[5] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \multiplexer_state_FSM_FFd2-In2  (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(basesoc_sdram_bankmachine0_twtpcon_ready_1102),
    .I2(bankmachine0_state_FSM_FFd2_624),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1105),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_1108),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_1111),
    .O(\multiplexer_state_FSM_FFd2-In2_6333 )
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \multiplexer_state_FSM_FFd2-In3  (
    .I0(bankmachine0_state_FSM_FFd3_627),
    .I1(bankmachine0_state_FSM_FFd1_623),
    .I2(Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_cmd11),
    .I3(Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_cmd11),
    .I4(\multiplexer_state_FSM_FFd2-In2_6333 ),
    .I5(Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_cmd11),
    .O(\multiplexer_state_FSM_FFd2-In3_6334 )
  );
  LUT5 #(
    .INIT ( 32'hBFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In1_SW0  (
    .I0(bankmachine0_state_FSM_FFd3_627),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_1111),
    .I2(basesoc_sdram_bankmachine1_twtpcon_ready_1105),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_1102),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_1108),
    .O(N108)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In1  (
    .I0(Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_cmd11),
    .I1(Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_cmd11),
    .I2(Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_cmd11),
    .I3(N108),
    .I4(bankmachine0_state_FSM_FFd2_624),
    .I5(bankmachine0_state_FSM_FFd1_623),
    .O(\multiplexer_state_FSM_FFd1-In1_3186 )
  );
  LUT6 #(
    .INIT ( 64'hCCDCDCDC00101010 ))
  \bankmachine0_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_cmd_valid),
    .I1(bankmachine0_state_FSM_FFd2_624),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_817),
    .I3(basesoc_sdram_bankmachine0_row_hit),
    .I4(basesoc_sdram_bankmachine0_row_opened_1100),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_1102),
    .O(N110)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFDFFAAAAA8AA ))
  \bankmachine0_state_FSM_FFd3-In  (
    .I0(bankmachine0_state_FSM_FFd3_627),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I2(\bankmachine0_state_FSM_FFd3-In11 ),
    .I3(bankmachine0_state_FSM_FFd2_624),
    .I4(bankmachine0_state_FSM_FFd1_623),
    .I5(N110),
    .O(\bankmachine0_state_FSM_FFd3-In_2635 )
  );
  LUT6 #(
    .INIT ( 64'h55555111FFFFFBBB ))
  \bankmachine1_state_FSM_FFd3-In_SW0  (
    .I0(bankmachine1_state_FSM_FFd2_629),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_858),
    .I2(basesoc_sdram_bankmachine1_row_opened_1103),
    .I3(basesoc_sdram_bankmachine1_row_hit),
    .I4(basesoc_sdram_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_1105),
    .O(N112)
  );
  LUT6 #(
    .INIT ( 64'hAAAA8AAAAAAADFFF ))
  \bankmachine1_state_FSM_FFd3-In  (
    .I0(bankmachine1_state_FSM_FFd3_632),
    .I1(\bankmachine0_state_FSM_FFd3-In11 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I3(bankmachine1_state_FSM_FFd2_629),
    .I4(bankmachine1_state_FSM_FFd1_628),
    .I5(N112),
    .O(\bankmachine1_state_FSM_FFd3-In_2624 )
  );
  LUT6 #(
    .INIT ( 64'hCCDCDCDC00101010 ))
  \bankmachine2_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_cmd_valid),
    .I1(bankmachine2_state_FSM_FFd2_634),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_899),
    .I3(basesoc_sdram_bankmachine2_row_hit),
    .I4(basesoc_sdram_bankmachine2_row_opened_1106),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_1108),
    .O(N114)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFDFFAAAAA8AA ))
  \bankmachine2_state_FSM_FFd3-In  (
    .I0(bankmachine2_state_FSM_FFd3_636),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I2(\bankmachine2_state_FSM_FFd3-In11 ),
    .I3(bankmachine2_state_FSM_FFd2_634),
    .I4(bankmachine2_state_FSM_FFd1_633),
    .I5(N114),
    .O(\bankmachine2_state_FSM_FFd3-In_2627 )
  );
  LUT6 #(
    .INIT ( 64'h55555111FFFFFBBB ))
  \bankmachine3_state_FSM_FFd3-In_SW0  (
    .I0(bankmachine3_state_FSM_FFd2_638),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_940),
    .I2(basesoc_sdram_bankmachine3_row_opened_1109),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4(basesoc_sdram_cmd_valid),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_1111),
    .O(N116)
  );
  LUT6 #(
    .INIT ( 64'hAAAA8AAAAAAADFFF ))
  \bankmachine3_state_FSM_FFd3-In  (
    .I0(bankmachine3_state_FSM_FFd3_640),
    .I1(\bankmachine2_state_FSM_FFd3-In11 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I3(bankmachine3_state_FSM_FFd2_638),
    .I4(bankmachine3_state_FSM_FFd1_637),
    .I5(N116),
    .O(\bankmachine3_state_FSM_FFd3-In_2630 )
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  \spiflash_counter[7]_PWR_1_o_equal_920_o<7>_SW0  (
    .I0(spiflash_counter[1]),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[0]),
    .O(N118)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \spiflash_counter[7]_PWR_1_o_equal_920_o<7>  (
    .I0(spiflash_counter[6]),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[4]),
    .I3(spiflash_counter[3]),
    .I4(N118),
    .I5(spiflash_counter[2]),
    .O(\spiflash_counter[7]_PWR_1_o_equal_920_o )
  );
  LUT5 #(
    .INIT ( 32'h0E5E0454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT21  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(memdat_3[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_uart_rx_fifo_readable_1095),
    .I4(basesoc_uart_tx_pending_1092),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h7F775D552A220800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT22  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_uart_eventmanager_storage_full[0]),
    .I4(basesoc_uart_tx_trigger),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT21_6342 )
  );
  LUT5 #(
    .INIT ( 32'hB931A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT41  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_rx_pending_1093),
    .I3(basesoc_uart_eventmanager_storage_full[1]),
    .I4(memdat_3[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT42  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_uart_rx_fifo_readable_1095),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \multiplexer_state_FSM_FFd1-In_SW0  (
    .I0(basesoc_sdram_read_available_3188),
    .I1(basesoc_sdram_time0[4]),
    .I2(basesoc_sdram_time0[0]),
    .I3(basesoc_sdram_time0[3]),
    .I4(basesoc_sdram_time0[2]),
    .I5(basesoc_sdram_time0[1]),
    .O(N120)
  );
  LUT6 #(
    .INIT ( 64'hCC44CC44CC54CC44 ))
  \multiplexer_state_FSM_FFd1-In  (
    .I0(multiplexer_state_FSM_FFd2_644),
    .I1(multiplexer_state_FSM_FFd1_643),
    .I2(basesoc_sdram_write_available),
    .I3(multiplexer_state_FSM_FFd3_645),
    .I4(\multiplexer_state_FSM_FFd1-In1_3186 ),
    .I5(N120),
    .O(\multiplexer_state_FSM_FFd1-In_1948 )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine0_state_FSM_FFd2-In3  (
    .I0(bankmachine0_state_FSM_FFd3_627),
    .I1(bankmachine0_state_FSM_FFd1_623),
    .I2(bankmachine0_state_FSM_FFd2_624),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_1102),
    .I4(\bankmachine0_state_FSM_FFd2-In2_6346 ),
    .O(\bankmachine0_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine1_state_FSM_FFd2-In3  (
    .I0(bankmachine1_state_FSM_FFd3_632),
    .I1(bankmachine1_state_FSM_FFd1_628),
    .I2(bankmachine1_state_FSM_FFd2_629),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1105),
    .I4(\bankmachine1_state_FSM_FFd2-In2_6348 ),
    .O(\bankmachine1_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h222222222A222222 ))
  \bankmachine2_state_FSM_FFd2-In2  (
    .I0(\bankmachine2_state_FSM_FFd2-In1_6349 ),
    .I1(basesoc_sdram_bankmachine2_row_opened_1106),
    .I2(\bankmachine2_state_FSM_FFd3-In11 ),
    .I3(basesoc_sdram_bankmachine2_auto_precharge),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .O(\bankmachine2_state_FSM_FFd2-In2_6350 )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine2_state_FSM_FFd2-In3  (
    .I0(bankmachine2_state_FSM_FFd3_636),
    .I1(bankmachine2_state_FSM_FFd1_633),
    .I2(bankmachine2_state_FSM_FFd2_634),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_1108),
    .I4(\bankmachine2_state_FSM_FFd2-In2_6350 ),
    .O(\bankmachine2_state_FSM_FFd2-In )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \bankmachine2_state_FSM_FFd1-In_SW0  (
    .I0(bankmachine2_state_FSM_FFd1_633),
    .I1(basesoc_sdram_bankmachine2_twtpcon_ready_1108),
    .O(N126)
  );
  LUT6 #(
    .INIT ( 64'h0437333704370004 ))
  \bankmachine2_state_FSM_FFd1-In  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(bankmachine2_state_FSM_FFd3_636),
    .I2(\bankmachine2_state_FSM_FFd3-In11 ),
    .I3(N126),
    .I4(bankmachine2_state_FSM_FFd2_634),
    .I5(basesoc_sdram_cmd_valid),
    .O(\bankmachine2_state_FSM_FFd1-In_2629 )
  );
  LUT6 #(
    .INIT ( 64'h2A22222222222222 ))
  \bankmachine3_state_FSM_FFd2-In2  (
    .I0(\bankmachine3_state_FSM_FFd2-In1_6352 ),
    .I1(basesoc_sdram_bankmachine3_row_opened_1109),
    .I2(\bankmachine2_state_FSM_FFd3-In11 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I4(basesoc_sdram_bankmachine3_auto_precharge),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(\bankmachine3_state_FSM_FFd2-In2_6353 )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine3_state_FSM_FFd2-In3  (
    .I0(bankmachine3_state_FSM_FFd3_640),
    .I1(bankmachine3_state_FSM_FFd1_637),
    .I2(bankmachine3_state_FSM_FFd2_638),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_1111),
    .I4(\bankmachine3_state_FSM_FFd2-In2_6353 ),
    .O(\bankmachine3_state_FSM_FFd2-In )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \bankmachine3_state_FSM_FFd1-In_SW0  (
    .I0(bankmachine3_state_FSM_FFd1_637),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_1111),
    .O(N128)
  );
  LUT6 #(
    .INIT ( 64'h4073337340730040 ))
  \bankmachine3_state_FSM_FFd1-In  (
    .I0(\bankmachine2_state_FSM_FFd3-In11 ),
    .I1(bankmachine3_state_FSM_FFd3_640),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I3(N128),
    .I4(bankmachine3_state_FSM_FFd2_638),
    .I5(basesoc_sdram_cmd_valid),
    .O(\bankmachine3_state_FSM_FFd1-In_2632 )
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_925_OUT6_SW0  (
    .I0(spiflash_counter[3]),
    .I1(spiflash_counter[1]),
    .I2(spiflash_counter[0]),
    .O(N130)
  );
  LUT6 #(
    .INIT ( 64'h1010101001101010 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_925_OUT6  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_914_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_920_o ),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[2]),
    .I4(spiflash_counter[4]),
    .I5(N130),
    .O(\spiflash_counter[7]_GND_1_o_mux_925_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hBBBB2AAABBBB7FFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1085_OUT1_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_en_storage_full_1016),
    .I2(N236),
    .I3(spiflash_bitbang_storage_full[1]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(spiflash_bitbang_storage_full[0]),
    .O(N132)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<0>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[0]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[0]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[0]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[0]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>1_6357 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AA8 ))
  \basesoc_csrcon_dat_r<0>2  (
    .I0(basesoc_csrbankarray_sel_r_557),
    .I1(memadr_2[2]),
    .I2(memadr_2[0]),
    .I3(memadr_2[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>2_6358 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<0>3  (
    .I0(\basesoc_csrcon_dat_r<0>1_6357 ),
    .I1(\basesoc_csrcon_dat_r<0>2_6358 ),
    .O(basesoc_csrcon_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<4>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[4]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[4]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[4]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[4]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[4]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[4]),
    .O(N134)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0440 ))
  \basesoc_csrcon_dat_r<4>  (
    .I0(memadr_2[0]),
    .I1(basesoc_csrbankarray_sel_r_557),
    .I2(memadr_2[1]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[4]),
    .I5(N134),
    .O(basesoc_csrcon_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<2>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[2]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[2]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[2]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[2]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[2]),
    .O(\basesoc_csrcon_dat_r<2>1_6360 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0880 ))
  \basesoc_csrcon_dat_r<2>2  (
    .I0(basesoc_csrbankarray_sel_r_557),
    .I1(memadr_2[0]),
    .I2(memadr_2[1]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[2]),
    .O(\basesoc_csrcon_dat_r<2>2_6361 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<2>3  (
    .I0(\basesoc_csrcon_dat_r<2>1_6360 ),
    .I1(\basesoc_csrcon_dat_r<2>2_6361 ),
    .O(basesoc_csrcon_dat_r[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \litedramwishbone2native_state_FSM_FFd2-In_SW0  (
    .I0(cache_state_FSM_FFd3_1466),
    .I1(cache_state_FSM_FFd2_2479),
    .O(N136)
  );
  LUT6 #(
    .INIT ( 64'h155514549DDD9CDC ))
  \litedramwishbone2native_state_FSM_FFd2-In  (
    .I0(litedramwishbone2native_state_FSM_FFd1_647),
    .I1(litedramwishbone2native_state_FSM_FFd2_648),
    .I2(N136),
    .I3(basesoc_port_cmd_ready),
    .I4(cache_state_FSM_FFd1_646),
    .I5(new_master_rdata_valid4_535),
    .O(\litedramwishbone2native_state_FSM_FFd2-In_1949 )
  );
  LUT6 #(
    .INIT ( 64'h0000FF2AFF2AFF2A ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_cmd_basesoc_sdram_bankmachine0_cmd_payload_is_read_OR_121_o),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6363 ),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_cmd_basesoc_sdram_bankmachine1_cmd_payload_is_read_OR_123_o),
    .I5(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6364 )
  );
  LUT6 #(
    .INIT ( 64'h0080808008888888 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In1  (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_cmd_basesoc_sdram_bankmachine1_cmd_payload_is_read_OR_123_o),
    .I1(basesoc_sdram_bankmachine1_cmd_valid),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_cmd_basesoc_sdram_bankmachine0_cmd_payload_is_read_OR_121_o),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6365 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF08880080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In2  (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_cmd_basesoc_sdram_bankmachine3_cmd_payload_is_read_OR_127_o),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_3177 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6365 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_6366 )
  );
  LUT5 #(
    .INIT ( 32'h0C038421 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In11_SW0  (
    .I0(_n3653),
    .I1(basesoc_sdram_choose_req_want_reads),
    .I2(basesoc_sdram_choose_req_want_writes),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I4(basesoc_sdram_cmd_valid_mmx_out6),
    .O(N1381)
  );
  LUT6 #(
    .INIT ( 64'hAFBF0FBAAFBFAFBF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In11  (
    .I0(bankmachine2_state_FSM_FFd1_633),
    .I1(basesoc_sdram_bankmachine2_twtpcon_ready_1108),
    .I2(bankmachine2_state_FSM_FFd3_636),
    .I3(bankmachine2_state_FSM_FFd2_634),
    .I4(basesoc_sdram_cmd_valid_mmx_out2),
    .I5(N1381),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_3177 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  basesoc_sdram_bankmachine1_cmd_payload_is_cmd_basesoc_sdram_bankmachine1_cmd_payload_is_read_OR_123_o1 (
    .I0(multiplexer_state_FSM_FFd3_645),
    .I1(multiplexer_state_FSM_FFd2_644),
    .I2(multiplexer_state_FSM_FFd1_643),
    .I3(_n3517),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I5(basesoc_sdram_cmd_valid_mmx_out5),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_cmd_basesoc_sdram_bankmachine1_cmd_payload_is_read_OR_123_o1_6368)
  );
  LUT6 #(
    .INIT ( 64'h0101FCFC000100FC ))
  basesoc_sdram_bankmachine1_cmd_payload_is_cmd_basesoc_sdram_bankmachine1_cmd_payload_is_read_OR_123_o2 (
    .I0(multiplexer_state_FSM_FFd3_645),
    .I1(multiplexer_state_FSM_FFd2_644),
    .I2(multiplexer_state_FSM_FFd1_643),
    .I3(_n3517),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I5(basesoc_sdram_cmd_valid_mmx_out5),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_cmd_basesoc_sdram_bankmachine1_cmd_payload_is_read_OR_123_o2_6369)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF504A ))
  basesoc_sdram_bankmachine1_cmd_payload_is_cmd_basesoc_sdram_bankmachine1_cmd_payload_is_read_OR_123_o3 (
    .I0(bankmachine1_state_FSM_FFd1_628),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_1105),
    .I2(bankmachine1_state_FSM_FFd3_632),
    .I3(bankmachine1_state_FSM_FFd2_629),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_cmd_basesoc_sdram_bankmachine1_cmd_payload_is_read_OR_123_o1_6368),
    .I5(basesoc_sdram_bankmachine1_cmd_payload_is_cmd_basesoc_sdram_bankmachine1_cmd_payload_is_read_OR_123_o2_6369),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_cmd_basesoc_sdram_bankmachine1_cmd_payload_is_read_OR_123_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  basesoc_sdram_bankmachine3_cmd_payload_is_cmd_basesoc_sdram_bankmachine3_cmd_payload_is_read_OR_127_o1 (
    .I0(multiplexer_state_FSM_FFd3_645),
    .I1(multiplexer_state_FSM_FFd2_644),
    .I2(multiplexer_state_FSM_FFd1_643),
    .I3(_n3669),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I5(basesoc_sdram_cmd_valid_mmx_out7),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_cmd_basesoc_sdram_bankmachine3_cmd_payload_is_read_OR_127_o1_6370)
  );
  LUT6 #(
    .INIT ( 64'h0101FCFC000100FC ))
  basesoc_sdram_bankmachine3_cmd_payload_is_cmd_basesoc_sdram_bankmachine3_cmd_payload_is_read_OR_127_o2 (
    .I0(multiplexer_state_FSM_FFd3_645),
    .I1(multiplexer_state_FSM_FFd2_644),
    .I2(multiplexer_state_FSM_FFd1_643),
    .I3(_n3669),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I5(basesoc_sdram_cmd_valid_mmx_out7),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_cmd_basesoc_sdram_bankmachine3_cmd_payload_is_read_OR_127_o2_6371)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF504A ))
  basesoc_sdram_bankmachine3_cmd_payload_is_cmd_basesoc_sdram_bankmachine3_cmd_payload_is_read_OR_127_o3 (
    .I0(bankmachine3_state_FSM_FFd1_637),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_1111),
    .I2(bankmachine3_state_FSM_FFd3_640),
    .I3(bankmachine3_state_FSM_FFd2_638),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_cmd_basesoc_sdram_bankmachine3_cmd_payload_is_read_OR_127_o1_6370),
    .I5(basesoc_sdram_bankmachine3_cmd_payload_is_cmd_basesoc_sdram_bankmachine3_cmd_payload_is_read_OR_127_o2_6371),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_cmd_basesoc_sdram_bankmachine3_cmd_payload_is_read_OR_127_o)
  );
  LUT6 #(
    .INIT ( 64'h00000000001F1F1F ))
  basesoc_port_cmd_ready1 (
    .I0(rhs_array_muxed32[8]),
    .I1(rhs_array_muxed32[9]),
    .I2(basesoc_port_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I4(\n0236<3>1 ),
    .I5(basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_302_o),
    .O(basesoc_port_cmd_ready1_6372)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_port_cmd_ready5 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .I1(basesoc_port_cmd_ready1_6372),
    .I2(basesoc_port_cmd_ready4_3208),
    .I3(basesoc_port_cmd_ready3_6373),
    .O(basesoc_port_cmd_ready)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(N1401)
  );
  LUT6 #(
    .INIT ( 64'h1010101010101000 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we (
    .I0(basesoc_sdram_bankmachine3_req_lock),
    .I1(rhs_array_muxed32[8]),
    .I2(basesoc_port_cmd_ready4_3208),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I5(N1401),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471)
  );
  LUT6 #(
    .INIT ( 64'h08080808FF080808 ))
  basesoc_sdram_write_available1 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(_n3653),
    .I2(basesoc_sdram_cmd_valid_mmx_out6),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(_n3669),
    .I5(basesoc_sdram_cmd_valid_mmx_out7),
    .O(basesoc_sdram_write_available1_6375)
  );
  LUT6 #(
    .INIT ( 64'h08080808FF080808 ))
  basesoc_sdram_write_available2 (
    .I0(basesoc_sdram_bankmachine0_cmd_valid),
    .I1(_n3408),
    .I2(basesoc_sdram_cmd_valid_mmx_out4),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(_n3517),
    .I5(basesoc_sdram_cmd_valid_mmx_out5),
    .O(basesoc_sdram_write_available2_6376)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  basesoc_sdram_write_available3 (
    .I0(basesoc_sdram_write_available1_6375),
    .I1(basesoc_sdram_write_available2_6376),
    .O(basesoc_sdram_write_available)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  basesoc_sdram_bankmachine0_cmd_payload_is_cmd_basesoc_sdram_bankmachine0_cmd_payload_is_read_OR_121_o1 (
    .I0(multiplexer_state_FSM_FFd3_645),
    .I1(multiplexer_state_FSM_FFd2_644),
    .I2(multiplexer_state_FSM_FFd1_643),
    .I3(_n3408),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I5(basesoc_sdram_cmd_valid_mmx_out4),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_cmd_basesoc_sdram_bankmachine0_cmd_payload_is_read_OR_121_o1_6377)
  );
  LUT6 #(
    .INIT ( 64'h0101FCFC000100FC ))
  basesoc_sdram_bankmachine0_cmd_payload_is_cmd_basesoc_sdram_bankmachine0_cmd_payload_is_read_OR_121_o2 (
    .I0(multiplexer_state_FSM_FFd3_645),
    .I1(multiplexer_state_FSM_FFd2_644),
    .I2(multiplexer_state_FSM_FFd1_643),
    .I3(_n3408),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I5(basesoc_sdram_cmd_valid_mmx_out4),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_cmd_basesoc_sdram_bankmachine0_cmd_payload_is_read_OR_121_o2_6378)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF302C ))
  basesoc_sdram_bankmachine0_cmd_payload_is_cmd_basesoc_sdram_bankmachine0_cmd_payload_is_read_OR_121_o3 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1102),
    .I1(bankmachine0_state_FSM_FFd1_623),
    .I2(bankmachine0_state_FSM_FFd3_627),
    .I3(bankmachine0_state_FSM_FFd2_624),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_cmd_basesoc_sdram_bankmachine0_cmd_payload_is_read_OR_121_o1_6377),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_cmd_basesoc_sdram_bankmachine0_cmd_payload_is_read_OR_121_o2_6378),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_cmd_basesoc_sdram_bankmachine0_cmd_payload_is_read_OR_121_o)
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_twtrcon_valid1 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(basesoc_sdram_cmd_valid_mmx_out5),
    .I2(_n3517),
    .I3(basesoc_sdram_cmd_valid_mmx_out7),
    .I4(_n3669),
    .O(basesoc_sdram_twtrcon_valid1_6379)
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_twtrcon_valid2 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(basesoc_sdram_cmd_valid_mmx_out4),
    .I2(_n3408),
    .I3(basesoc_sdram_cmd_valid_mmx_out6),
    .I4(_n3653),
    .O(basesoc_sdram_twtrcon_valid2_6380)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_x_result272_SW0  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_add_x_4143 ),
    .O(N1421)
  );
  LUT6 #(
    .INIT ( 64'h2020202220202000 ))
  \lm32_cpu/Mmux_x_result272  (
    .I0(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I1(N1421),
    .I2(\lm32_cpu/operand_0_x [15]),
    .I3(\lm32_cpu/condition_x [1]),
    .I4(\lm32_cpu/condition_x [0]),
    .I5(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result272_3228 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result932  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result931 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result933  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result932_6383 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result934  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [8]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I4(\lm32_cpu/Mmux_x_result931 ),
    .I5(\lm32_cpu/Mmux_x_result932_6383 ),
    .O(\lm32_cpu/Mmux_x_result933_6384 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result961  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result96 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result962  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result961_6386 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result963  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [9]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I4(\lm32_cpu/Mmux_x_result96 ),
    .I5(\lm32_cpu/Mmux_x_result961_6386 ),
    .O(\lm32_cpu/Mmux_x_result962_6387 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result964  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [9]),
    .I5(\lm32_cpu/cc [9]),
    .O(\lm32_cpu/Mmux_x_result963_6388 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \lm32_cpu/Mmux_x_result965  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/Mmux_x_result963_6388 ),
    .I2(\lm32_cpu/eba [9]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .I4(\lm32_cpu/Mmux_x_result962_6387 ),
    .I5(\lm32_cpu/adder_result_x[9] ),
    .O(\lm32_cpu/x_result [9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result91  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result9 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result92  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result91_6390 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result93  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [11]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I4(\lm32_cpu/Mmux_x_result9 ),
    .I5(\lm32_cpu/Mmux_x_result91_6390 ),
    .O(\lm32_cpu/Mmux_x_result92_6391 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result94  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [11]),
    .I5(\lm32_cpu/cc [11]),
    .O(\lm32_cpu/Mmux_x_result94_6392 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \lm32_cpu/Mmux_x_result95  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/Mmux_x_result94_6392 ),
    .I2(\lm32_cpu/eba [11]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .I4(\lm32_cpu/Mmux_x_result92_6391 ),
    .I5(\lm32_cpu/adder_result_x[11] ),
    .O(\lm32_cpu/x_result [11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result61  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result6 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result62  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result61_6394 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result64  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [10]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I4(\lm32_cpu/Mmux_x_result6 ),
    .I5(\lm32_cpu/Mmux_x_result61_6394 ),
    .O(\lm32_cpu/Mmux_x_result62_6395 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result65  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [10]),
    .I5(\lm32_cpu/cc [10]),
    .O(\lm32_cpu/Mmux_x_result63 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \lm32_cpu/Mmux_x_result67  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/Mmux_x_result63 ),
    .I2(\lm32_cpu/eba [10]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .I4(\lm32_cpu/Mmux_x_result62_6395 ),
    .I5(\lm32_cpu/adder_result_x[10] ),
    .O(\lm32_cpu/x_result [10])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result181  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [14]),
    .I5(\lm32_cpu/cc [14]),
    .O(\lm32_cpu/Mmux_x_result18 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result183  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result182_6399 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result184  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result183_6400 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result185  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [14]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I4(\lm32_cpu/Mmux_x_result182_6399 ),
    .I5(\lm32_cpu/Mmux_x_result183_6400 ),
    .O(\lm32_cpu/Mmux_x_result184_6401 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result186  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [14]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [14]),
    .I4(\lm32_cpu/Mmux_x_result181_6398 ),
    .I5(\lm32_cpu/Mmux_x_result184_6401 ),
    .O(\lm32_cpu/x_result [14])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result151  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [13]),
    .I5(\lm32_cpu/cc [13]),
    .O(\lm32_cpu/Mmux_x_result15 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result153  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result152_6404 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result154  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result153_6405 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result155  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [13]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I4(\lm32_cpu/Mmux_x_result152_6404 ),
    .I5(\lm32_cpu/Mmux_x_result153_6405 ),
    .O(\lm32_cpu/Mmux_x_result154_6406 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result156  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [13]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [13]),
    .I4(\lm32_cpu/Mmux_x_result151_6403 ),
    .I5(\lm32_cpu/Mmux_x_result154_6406 ),
    .O(\lm32_cpu/x_result [13])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result121  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [12]),
    .I5(\lm32_cpu/cc [12]),
    .O(\lm32_cpu/Mmux_x_result12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result123  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result122_6409 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result124  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result123_6410 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result125  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [12]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I4(\lm32_cpu/Mmux_x_result122_6409 ),
    .I5(\lm32_cpu/Mmux_x_result123_6410 ),
    .O(\lm32_cpu/Mmux_x_result124_6411 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result126  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [12]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [12]),
    .I4(\lm32_cpu/Mmux_x_result121_6408 ),
    .I5(\lm32_cpu/Mmux_x_result124_6411 ),
    .O(\lm32_cpu/x_result [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_193  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_191_6413 ),
    .I2(\lm32_cpu/x_result [17]),
    .O(\lm32_cpu/bypass_data_1 [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_183  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_181_6416 ),
    .I2(\lm32_cpu/x_result [16]),
    .O(\lm32_cpu/bypass_data_1 [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_173  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_171_6419 ),
    .I2(\lm32_cpu/x_result [15]),
    .O(\lm32_cpu/bypass_data_1 [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_163  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_161_6422 ),
    .I2(\lm32_cpu/x_result [14]),
    .O(\lm32_cpu/bypass_data_1 [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_153  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_151_6425 ),
    .I2(\lm32_cpu/x_result [13]),
    .O(\lm32_cpu/bypass_data_1 [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_143  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_141_6428 ),
    .I2(\lm32_cpu/x_result [12]),
    .O(\lm32_cpu/bypass_data_1 [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1323  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1321_6431 ),
    .I2(\lm32_cpu/x_result [9]),
    .O(\lm32_cpu/bypass_data_1 [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1313  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1311_6434 ),
    .I2(\lm32_cpu/x_result [8]),
    .O(\lm32_cpu/bypass_data_1 [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_133  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_133_6437 ),
    .I2(\lm32_cpu/x_result [11]),
    .O(\lm32_cpu/bypass_data_1 [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1303  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1301_6440 ),
    .I2(\lm32_cpu/x_result [7]),
    .O(\lm32_cpu/bypass_data_1 [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1293  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1291_6443 ),
    .I2(\lm32_cpu/x_result [6]),
    .O(\lm32_cpu/bypass_data_1 [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1283  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1281_6446 ),
    .I2(\lm32_cpu/x_result [5]),
    .O(\lm32_cpu/bypass_data_1 [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1273  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1271_6449 ),
    .I2(\lm32_cpu/x_result [4]),
    .O(\lm32_cpu/bypass_data_1 [4])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1253  (
    .I0(\lm32_cpu/x_result [31]),
    .I1(\lm32_cpu/raw_x_1_3608 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1251_6452 ),
    .O(\lm32_cpu/bypass_data_1 [31])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1243  (
    .I0(\lm32_cpu/x_result [30]),
    .I1(\lm32_cpu/raw_x_1_3608 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1241_6455 ),
    .O(\lm32_cpu/bypass_data_1 [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1263  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1261_6458 ),
    .I2(\lm32_cpu/x_result [3]),
    .O(\lm32_cpu/bypass_data_1 [3])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1223  (
    .I0(\lm32_cpu/x_result [29]),
    .I1(\lm32_cpu/raw_x_1_3608 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1221_6461 ),
    .O(\lm32_cpu/bypass_data_1 [29])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1213  (
    .I0(\lm32_cpu/x_result [28]),
    .I1(\lm32_cpu/raw_x_1_3608 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1211_6464 ),
    .O(\lm32_cpu/bypass_data_1 [28])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1203  (
    .I0(\lm32_cpu/x_result [27]),
    .I1(\lm32_cpu/raw_x_1_3608 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1201_6467 ),
    .O(\lm32_cpu/bypass_data_1 [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_124  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_123 ),
    .I2(\lm32_cpu/x_result [10]),
    .O(\lm32_cpu/bypass_data_1 [10])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1193  (
    .I0(\lm32_cpu/x_result [26]),
    .I1(\lm32_cpu/raw_x_1_3608 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1191_6473 ),
    .O(\lm32_cpu/bypass_data_1 [26])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1183  (
    .I0(\lm32_cpu/x_result [25]),
    .I1(\lm32_cpu/raw_x_1_3608 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1181_6476 ),
    .O(\lm32_cpu/bypass_data_1 [25])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1173  (
    .I0(\lm32_cpu/x_result [24]),
    .I1(\lm32_cpu/raw_x_1_3608 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1171_6479 ),
    .O(\lm32_cpu/bypass_data_1 [24])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1163  (
    .I0(\lm32_cpu/x_result [23]),
    .I1(\lm32_cpu/raw_x_1_3608 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1161_6482 ),
    .O(\lm32_cpu/bypass_data_1 [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1153  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1151_6485 ),
    .I2(\lm32_cpu/x_result [22]),
    .O(\lm32_cpu/bypass_data_1 [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1143  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1141_6488 ),
    .I2(\lm32_cpu/x_result [21]),
    .O(\lm32_cpu/bypass_data_1 [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1133  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1131_6491 ),
    .I2(\lm32_cpu/x_result [20]),
    .O(\lm32_cpu/bypass_data_1 [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1233  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1232_6494 ),
    .I2(\lm32_cpu/x_result [2]),
    .O(\lm32_cpu/bypass_data_1 [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1113  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1111_6497 ),
    .I2(\lm32_cpu/x_result [19]),
    .O(\lm32_cpu/bypass_data_1 [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1123  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1121 ),
    .I2(\lm32_cpu/x_result [1]),
    .O(\lm32_cpu/bypass_data_1 [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1103  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1101_6503 ),
    .I2(\lm32_cpu/x_result [18]),
    .O(\lm32_cpu/bypass_data_1 [18])
  );
  LUT6 #(
    .INIT ( 64'h7FBFDFEFF7FBFDFE ))
  \lm32_cpu/raw_x_1_SW0  (
    .I0(\lm32_cpu/write_idx_x [2]),
    .I1(\lm32_cpu/write_idx_x [1]),
    .I2(\lm32_cpu/write_idx_x [0]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [17]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [16]),
    .O(N1461)
  );
  LUT6 #(
    .INIT ( 64'h0000842100000000 ))
  \lm32_cpu/raw_x_1  (
    .I0(\lm32_cpu/write_idx_x [4]),
    .I1(\lm32_cpu/write_idx_x [3]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I4(N1461),
    .I5(\lm32_cpu/write_enable_q_x ),
    .O(\lm32_cpu/raw_x_1_3608 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \lm32_cpu/raw_x_0_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I1(\lm32_cpu/write_idx_x [0]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I3(\lm32_cpu/write_idx_x [1]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I5(\lm32_cpu/write_idx_x [2]),
    .O(N1481)
  );
  LUT6 #(
    .INIT ( 64'h2002000000002002 ))
  \lm32_cpu/raw_x_0  (
    .I0(\lm32_cpu/write_enable_q_x ),
    .I1(N1481),
    .I2(\lm32_cpu/write_idx_x [3]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I5(\lm32_cpu/write_idx_x [4]),
    .O(\lm32_cpu/raw_x_0_3609 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result751  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result75 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result752  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I3(\lm32_cpu/Mmux_x_result75 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [31]),
    .O(\lm32_cpu/Mmux_x_result751_6508 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result753  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [31]),
    .I5(\lm32_cpu/cc [31]),
    .O(\lm32_cpu/Mmux_x_result752_6509 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result721  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result72 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result722  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I3(\lm32_cpu/Mmux_x_result72 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [30]),
    .O(\lm32_cpu/Mmux_x_result721_6511 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result723  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [30]),
    .I5(\lm32_cpu/cc [30]),
    .O(\lm32_cpu/Mmux_x_result722_6512 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result724  (
    .I0(\lm32_cpu/Mmux_x_result722_6512 ),
    .I1(\lm32_cpu/Mmux_x_result721_6511 ),
    .I2(\lm32_cpu/eba [30]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result723_6513 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result725  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [30]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [30]),
    .I4(\lm32_cpu/Mmux_x_result272_3228 ),
    .I5(\lm32_cpu/Mmux_x_result723_6513 ),
    .O(\lm32_cpu/x_result [30])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result661  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result66 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result662  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I3(\lm32_cpu/Mmux_x_result66 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [29]),
    .O(\lm32_cpu/Mmux_x_result661_6515 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result663  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [29]),
    .I5(\lm32_cpu/cc [29]),
    .O(\lm32_cpu/Mmux_x_result662_6516 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result664  (
    .I0(\lm32_cpu/Mmux_x_result662_6516 ),
    .I1(\lm32_cpu/Mmux_x_result661_6515 ),
    .I2(\lm32_cpu/eba [29]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result663_6517 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result665  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [29]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [29]),
    .I4(\lm32_cpu/Mmux_x_result272_3228 ),
    .I5(\lm32_cpu/Mmux_x_result663_6517 ),
    .O(\lm32_cpu/x_result [29])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result631  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result631_6518 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result632  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I3(\lm32_cpu/Mmux_x_result631_6518 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [28]),
    .O(\lm32_cpu/Mmux_x_result632_6519 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result633  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [28]),
    .I5(\lm32_cpu/cc [28]),
    .O(\lm32_cpu/Mmux_x_result633_6520 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result634  (
    .I0(\lm32_cpu/Mmux_x_result633_6520 ),
    .I1(\lm32_cpu/Mmux_x_result632_6519 ),
    .I2(\lm32_cpu/eba [28]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result634_6521 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result635  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [28]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [28]),
    .I4(\lm32_cpu/Mmux_x_result272_3228 ),
    .I5(\lm32_cpu/Mmux_x_result634_6521 ),
    .O(\lm32_cpu/x_result [28])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result571  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result57 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result572  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I3(\lm32_cpu/Mmux_x_result57 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [26]),
    .O(\lm32_cpu/Mmux_x_result571_6523 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result573  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [26]),
    .I5(\lm32_cpu/cc [26]),
    .O(\lm32_cpu/Mmux_x_result572_6524 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result574  (
    .I0(\lm32_cpu/Mmux_x_result572_6524 ),
    .I1(\lm32_cpu/Mmux_x_result571_6523 ),
    .I2(\lm32_cpu/eba [26]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result573_6525 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result575  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [26]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [26]),
    .I4(\lm32_cpu/Mmux_x_result272_3228 ),
    .I5(\lm32_cpu/Mmux_x_result573_6525 ),
    .O(\lm32_cpu/x_result [26])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result541  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result54 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result542  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I3(\lm32_cpu/Mmux_x_result54 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [25]),
    .O(\lm32_cpu/Mmux_x_result541_6527 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result543  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [25]),
    .I5(\lm32_cpu/cc [25]),
    .O(\lm32_cpu/Mmux_x_result542_6528 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result544  (
    .I0(\lm32_cpu/Mmux_x_result542_6528 ),
    .I1(\lm32_cpu/Mmux_x_result541_6527 ),
    .I2(\lm32_cpu/eba [25]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result543_6529 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result545  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [25]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [25]),
    .I4(\lm32_cpu/Mmux_x_result272_3228 ),
    .I5(\lm32_cpu/Mmux_x_result543_6529 ),
    .O(\lm32_cpu/x_result [25])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result511  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result51 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result512  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I3(\lm32_cpu/Mmux_x_result51 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [24]),
    .O(\lm32_cpu/Mmux_x_result511_6531 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result513  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [24]),
    .I5(\lm32_cpu/cc [24]),
    .O(\lm32_cpu/Mmux_x_result512_6532 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result514  (
    .I0(\lm32_cpu/Mmux_x_result512_6532 ),
    .I1(\lm32_cpu/Mmux_x_result511_6531 ),
    .I2(\lm32_cpu/eba [24]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result513_6533 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result515  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [24]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [24]),
    .I4(\lm32_cpu/Mmux_x_result272_3228 ),
    .I5(\lm32_cpu/Mmux_x_result513_6533 ),
    .O(\lm32_cpu/x_result [24])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result481  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result48 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result482  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I3(\lm32_cpu/Mmux_x_result48 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [23]),
    .O(\lm32_cpu/Mmux_x_result481_6535 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result483  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [23]),
    .I5(\lm32_cpu/cc [23]),
    .O(\lm32_cpu/Mmux_x_result482_6536 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result484  (
    .I0(\lm32_cpu/Mmux_x_result482_6536 ),
    .I1(\lm32_cpu/Mmux_x_result481_6535 ),
    .I2(\lm32_cpu/eba [23]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result483_6537 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result485  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [23]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [23]),
    .I4(\lm32_cpu/Mmux_x_result272_3228 ),
    .I5(\lm32_cpu/Mmux_x_result483_6537 ),
    .O(\lm32_cpu/x_result [23])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result451  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result45 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result452  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I3(\lm32_cpu/Mmux_x_result45 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [22]),
    .O(\lm32_cpu/Mmux_x_result451_6539 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result453  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [22]),
    .I5(\lm32_cpu/cc [22]),
    .O(\lm32_cpu/Mmux_x_result452_6540 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result454  (
    .I0(\lm32_cpu/Mmux_x_result452_6540 ),
    .I1(\lm32_cpu/Mmux_x_result451_6539 ),
    .I2(\lm32_cpu/eba [22]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result453_6541 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result455  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [22]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [22]),
    .I4(\lm32_cpu/Mmux_x_result272_3228 ),
    .I5(\lm32_cpu/Mmux_x_result453_6541 ),
    .O(\lm32_cpu/x_result [22])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result421  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result42 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result422  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I3(\lm32_cpu/Mmux_x_result42 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [21]),
    .O(\lm32_cpu/Mmux_x_result421_6543 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result423  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [21]),
    .I5(\lm32_cpu/cc [21]),
    .O(\lm32_cpu/Mmux_x_result422_6544 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result424  (
    .I0(\lm32_cpu/Mmux_x_result422_6544 ),
    .I1(\lm32_cpu/Mmux_x_result421_6543 ),
    .I2(\lm32_cpu/eba [21]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result423_6545 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result425  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [21]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [21]),
    .I4(\lm32_cpu/Mmux_x_result272_3228 ),
    .I5(\lm32_cpu/Mmux_x_result423_6545 ),
    .O(\lm32_cpu/x_result [21])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result391  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result39 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result392  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I3(\lm32_cpu/Mmux_x_result39 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [20]),
    .O(\lm32_cpu/Mmux_x_result391_6547 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result393  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [20]),
    .I5(\lm32_cpu/cc [20]),
    .O(\lm32_cpu/Mmux_x_result392_6548 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result394  (
    .I0(\lm32_cpu/Mmux_x_result392_6548 ),
    .I1(\lm32_cpu/Mmux_x_result391_6547 ),
    .I2(\lm32_cpu/eba [20]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result393_6549 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result395  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [20]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [20]),
    .I4(\lm32_cpu/Mmux_x_result272_3228 ),
    .I5(\lm32_cpu/Mmux_x_result393_6549 ),
    .O(\lm32_cpu/x_result [20])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result331  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result33_6550 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result332  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I3(\lm32_cpu/Mmux_x_result33_6550 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [19]),
    .O(\lm32_cpu/Mmux_x_result331_6551 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result333  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [19]),
    .I5(\lm32_cpu/cc [19]),
    .O(\lm32_cpu/Mmux_x_result332_6552 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result334  (
    .I0(\lm32_cpu/Mmux_x_result332_6552 ),
    .I1(\lm32_cpu/Mmux_x_result331_6551 ),
    .I2(\lm32_cpu/eba [19]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result333_6553 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result335  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [19]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [19]),
    .I4(\lm32_cpu/Mmux_x_result272_3228 ),
    .I5(\lm32_cpu/Mmux_x_result333_6553 ),
    .O(\lm32_cpu/x_result [19])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result301  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result30 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result302  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I3(\lm32_cpu/Mmux_x_result30 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [18]),
    .O(\lm32_cpu/Mmux_x_result301_6555 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result303  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [18]),
    .I5(\lm32_cpu/cc [18]),
    .O(\lm32_cpu/Mmux_x_result302_6556 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result304  (
    .I0(\lm32_cpu/Mmux_x_result302_6556 ),
    .I1(\lm32_cpu/Mmux_x_result301_6555 ),
    .I2(\lm32_cpu/eba [18]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result303_6557 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result305  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [18]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [18]),
    .I4(\lm32_cpu/Mmux_x_result272_3228 ),
    .I5(\lm32_cpu/Mmux_x_result303_6557 ),
    .O(\lm32_cpu/x_result [18])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result241  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result24 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result242  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I3(\lm32_cpu/Mmux_x_result24 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [16]),
    .O(\lm32_cpu/Mmux_x_result241_6559 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result243  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [16]),
    .I5(\lm32_cpu/cc [16]),
    .O(\lm32_cpu/Mmux_x_result242_6560 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result244  (
    .I0(\lm32_cpu/Mmux_x_result242_6560 ),
    .I1(\lm32_cpu/Mmux_x_result241_6559 ),
    .I2(\lm32_cpu/eba [16]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result243_6561 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result245  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [16]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [16]),
    .I4(\lm32_cpu/Mmux_x_result272_3228 ),
    .I5(\lm32_cpu/Mmux_x_result243_6561 ),
    .O(\lm32_cpu/x_result [16])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result211  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result21 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result212  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I3(\lm32_cpu/Mmux_x_result21 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [15]),
    .O(\lm32_cpu/Mmux_x_result211_6563 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result213  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [15]),
    .I5(\lm32_cpu/cc [15]),
    .O(\lm32_cpu/Mmux_x_result212_6564 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result214  (
    .I0(\lm32_cpu/Mmux_x_result212_6564 ),
    .I1(\lm32_cpu/Mmux_x_result211_6563 ),
    .I2(\lm32_cpu/eba [15]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result213_6565 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result215  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [15]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [15]),
    .I4(\lm32_cpu/Mmux_x_result272_3228 ),
    .I5(\lm32_cpu/Mmux_x_result213_6565 ),
    .O(\lm32_cpu/x_result [15])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/raw_w_11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [17]),
    .I1(\lm32_cpu/write_idx_w [1]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [16]),
    .I3(\lm32_cpu/write_idx_w [0]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I5(\lm32_cpu/write_idx_w [2]),
    .O(\lm32_cpu/raw_w_11_6566 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000000000 ))
  \lm32_cpu/raw_w_12  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I1(\lm32_cpu/write_idx_w [4]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I3(\lm32_cpu/write_idx_w [3]),
    .I4(\lm32_cpu/valid_w_4317 ),
    .I5(\lm32_cpu/write_enable_w_4277 ),
    .O(\lm32_cpu/raw_w_12_6567 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/raw_w_13  (
    .I0(\lm32_cpu/raw_w_11_6566 ),
    .I1(\lm32_cpu/raw_w_12_6567 ),
    .O(\lm32_cpu/raw_w_1 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/raw_w_01  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I1(\lm32_cpu/write_idx_w [1]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I3(\lm32_cpu/write_idx_w [0]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I5(\lm32_cpu/write_idx_w [2]),
    .O(\lm32_cpu/raw_w_01_6568 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000000000 ))
  \lm32_cpu/raw_w_02  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I1(\lm32_cpu/write_idx_w [4]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I3(\lm32_cpu/write_idx_w [3]),
    .I4(\lm32_cpu/valid_w_4317 ),
    .I5(\lm32_cpu/write_enable_w_4277 ),
    .O(\lm32_cpu/raw_w_02_6569 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/raw_w_03  (
    .I0(\lm32_cpu/raw_w_01_6568 ),
    .I1(\lm32_cpu/raw_w_02_6569 ),
    .O(\lm32_cpu/raw_w_0 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \lm32_cpu/raw_m_11  (
    .I0(\lm32_cpu/write_idx_m [2]),
    .I1(\lm32_cpu/write_idx_m [0]),
    .I2(\lm32_cpu/write_idx_m [1]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [16]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [17]),
    .O(\lm32_cpu/raw_m_11_6570 )
  );
  LUT6 #(
    .INIT ( 64'h8000400020001000 ))
  \lm32_cpu/raw_m_12  (
    .I0(\lm32_cpu/write_idx_m [3]),
    .I1(\lm32_cpu/write_idx_m [4]),
    .I2(\lm32_cpu/write_enable_m_4011 ),
    .I3(\lm32_cpu/valid_m_4273 ),
    .I4(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [20]),
    .O(\lm32_cpu/raw_m_12_6571 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \lm32_cpu/raw_m_01  (
    .I0(\lm32_cpu/write_idx_m [2]),
    .I1(\lm32_cpu/write_idx_m [0]),
    .I2(\lm32_cpu/write_idx_m [1]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [22]),
    .O(\lm32_cpu/raw_m_01_6572 )
  );
  LUT6 #(
    .INIT ( 64'h8000400020001000 ))
  \lm32_cpu/raw_m_02  (
    .I0(\lm32_cpu/write_idx_m [3]),
    .I1(\lm32_cpu/write_idx_m [4]),
    .I2(\lm32_cpu/write_enable_m_4011 ),
    .I3(\lm32_cpu/valid_m_4273 ),
    .I4(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/raw_m_02_6573 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/raw_m_03  (
    .I0(\lm32_cpu/raw_m_02_6573 ),
    .I1(\lm32_cpu/raw_m_01_6572 ),
    .O(\lm32_cpu/raw_m_0 )
  );
  LUT6 #(
    .INIT ( 64'hB931A820A820A820 ))
  \lm32_cpu/Mmux_x_result601  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/cc [27]),
    .I3(\lm32_cpu/eba [27]),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/im [27]),
    .O(\lm32_cpu/Mmux_x_result60 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result602  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result601_6575 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result603  (
    .I0(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I1(\lm32_cpu/Mmux_x_result601_6575 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [27]),
    .O(\lm32_cpu/Mmux_x_result602_6576 )
  );
  LUT5 #(
    .INIT ( 32'hEAEAFBEA ))
  \lm32_cpu/Mmux_x_result604  (
    .I0(\lm32_cpu/Mmux_x_result262 ),
    .I1(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I2(\lm32_cpu/Mmux_x_result60 ),
    .I3(\lm32_cpu/Mmux_x_result602_6576 ),
    .I4(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .O(\lm32_cpu/Mmux_x_result603_6577 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result605  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [27]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [27]),
    .I4(\lm32_cpu/Mmux_x_result272_3228 ),
    .I5(\lm32_cpu/Mmux_x_result603_6577 ),
    .O(\lm32_cpu/x_result [27])
  );
  LUT6 #(
    .INIT ( 64'hB931A820A820A820 ))
  \lm32_cpu/Mmux_x_result271  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/cc [17]),
    .I3(\lm32_cpu/eba [17]),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/im [17]),
    .O(\lm32_cpu/Mmux_x_result27 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result273  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result271_6579 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result274  (
    .I0(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I1(\lm32_cpu/Mmux_x_result271_6579 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [17]),
    .O(\lm32_cpu/Mmux_x_result273_6580 )
  );
  LUT5 #(
    .INIT ( 32'hEAEAFBEA ))
  \lm32_cpu/Mmux_x_result275  (
    .I0(\lm32_cpu/Mmux_x_result262 ),
    .I1(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I2(\lm32_cpu/Mmux_x_result27 ),
    .I3(\lm32_cpu/Mmux_x_result273_6580 ),
    .I4(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .O(\lm32_cpu/Mmux_x_result274_6581 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result276  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [17]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [17]),
    .I4(\lm32_cpu/Mmux_x_result272_3228 ),
    .I5(\lm32_cpu/Mmux_x_result274_6581 ),
    .O(\lm32_cpu/x_result [17])
  );
  LUT3 #(
    .INIT ( 8'hC8 ))
  \lm32_cpu/stall_m1  (
    .I0(\lm32_cpu/exception_m_1_7073 ),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_1_7074 ),
    .I2(\lm32_cpu/branch_m_4048 ),
    .O(\lm32_cpu/stall_m1_6582 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFBFFFFFF ))
  \lm32_cpu/stall_m2  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_1_7108 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_1_7107 ),
    .I2(\lm32_cpu/load_store_unit/stall_wb_load_4447 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .I4(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I5(\lm32_cpu/stall_m1_6582 ),
    .O(\lm32_cpu/stall_m2_6583 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \lm32_cpu/stall_m3  (
    .I0(\lm32_cpu/load_m_4044 ),
    .I1(\lm32_cpu/load_x_4128 ),
    .I2(\lm32_cpu/store_m_4043 ),
    .O(\lm32_cpu/stall_m3_6584 )
  );
  LUT5 #(
    .INIT ( 32'hFFC8FFC0 ))
  \lm32_cpu/stall_m4  (
    .I0(\lm32_cpu/store_x_4127 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/stall_m3_6584 ),
    .I3(\lm32_cpu/stall_m2_6583 ),
    .I4(\lm32_cpu/interrupt_exception ),
    .O(\lm32_cpu/stall_m )
  );
  LUT6 #(
    .INIT ( 64'h5444545510001011 ))
  \lm32_cpu/Mmux_d_result_02  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/m_result_sel_compare_m_mmx_out ),
    .I3(\lm32_cpu/raw_m_0 ),
    .I4(N1501),
    .I5(\lm32_cpu/x_result [0]),
    .O(\lm32_cpu/d_result_0 [0])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \lm32_cpu/branch_taken_m_SW0  (
    .I0(\lm32_cpu/branch_predict_taken_m_4046 ),
    .I1(\lm32_cpu/condition_met_m_4037 ),
    .O(N1521)
  );
  LUT6 #(
    .INIT ( 64'h00000000FF88FF08 ))
  \lm32_cpu/branch_taken_m  (
    .I0(\lm32_cpu/branch_m_4048 ),
    .I1(\lm32_cpu/valid_m_4273 ),
    .I2(N1521),
    .I3(\lm32_cpu/exception_m_4045 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .I5(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/branch_taken_m_3570 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result814  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [4]),
    .I4(\lm32_cpu/cc [4]),
    .O(\lm32_cpu/Mmux_x_result813_6588 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_x_result815  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I2(\lm32_cpu/Mmux_x_result813_6588 ),
    .I3(\lm32_cpu/Mmux_x_result812 ),
    .I4(\lm32_cpu/adder_result_x[4] ),
    .O(\lm32_cpu/x_result [4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result901  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/operand_1_x [7]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result90 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result902  (
    .I0(\lm32_cpu/operand_1_x [7]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_4125 ),
    .O(\lm32_cpu/Mmux_x_result901_6590 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result903  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/Mmux_x_result901_6590 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I4(\lm32_cpu/Mmux_x_result90 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [7]),
    .O(\lm32_cpu/Mmux_x_result902_6591 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result904  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [7]),
    .I4(\lm32_cpu/cc [7]),
    .O(\lm32_cpu/Mmux_x_result903_6592 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result905  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I3(\lm32_cpu/Mmux_x_result903_6592 ),
    .I4(\lm32_cpu/Mmux_x_result902_6591 ),
    .I5(\lm32_cpu/adder_result_x[7] ),
    .O(\lm32_cpu/x_result [7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result871  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/operand_1_x [6]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result87 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result872  (
    .I0(\lm32_cpu/operand_1_x [6]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_4125 ),
    .O(\lm32_cpu/Mmux_x_result871_6594 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result873  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/Mmux_x_result871_6594 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I4(\lm32_cpu/Mmux_x_result87 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [6]),
    .O(\lm32_cpu/Mmux_x_result872_6595 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result874  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [6]),
    .I4(\lm32_cpu/cc [6]),
    .O(\lm32_cpu/Mmux_x_result873_6596 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result875  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I3(\lm32_cpu/Mmux_x_result873_6596 ),
    .I4(\lm32_cpu/Mmux_x_result872_6595 ),
    .I5(\lm32_cpu/adder_result_x[6] ),
    .O(\lm32_cpu/x_result [6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result841  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/operand_1_x [5]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result84 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result842  (
    .I0(\lm32_cpu/operand_1_x [5]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_4125 ),
    .O(\lm32_cpu/Mmux_x_result841_6598 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result843  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/Mmux_x_result841_6598 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I4(\lm32_cpu/Mmux_x_result84 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [5]),
    .O(\lm32_cpu/Mmux_x_result842_6599 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result844  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [5]),
    .I4(\lm32_cpu/cc [5]),
    .O(\lm32_cpu/Mmux_x_result843_6600 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result845  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I3(\lm32_cpu/Mmux_x_result843_6600 ),
    .I4(\lm32_cpu/Mmux_x_result842_6599 ),
    .I5(\lm32_cpu/adder_result_x[5] ),
    .O(\lm32_cpu/x_result [5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result781  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result78 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result782  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_4125 ),
    .O(\lm32_cpu/Mmux_x_result781_6602 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result783  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/Mmux_x_result781_6602 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I4(\lm32_cpu/Mmux_x_result78 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [3]),
    .O(\lm32_cpu/Mmux_x_result782_6603 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result784  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [3]),
    .I4(\lm32_cpu/cc [3]),
    .O(\lm32_cpu/Mmux_x_result783_6604 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result785  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I3(\lm32_cpu/Mmux_x_result783_6604 ),
    .I4(\lm32_cpu/Mmux_x_result782_6603 ),
    .I5(\lm32_cpu/adder_result_x[3] ),
    .O(\lm32_cpu/x_result [3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result691  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result69 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result692  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_4125 ),
    .O(\lm32_cpu/Mmux_x_result691_6606 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result693  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/Mmux_x_result691_6606 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I4(\lm32_cpu/Mmux_x_result69 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [2]),
    .O(\lm32_cpu/Mmux_x_result692_6607 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result694  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [2]),
    .I4(\lm32_cpu/cc [2]),
    .O(\lm32_cpu/Mmux_x_result693_6608 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result695  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I3(\lm32_cpu/Mmux_x_result693_6608 ),
    .I4(\lm32_cpu/Mmux_x_result692_6607 ),
    .I5(\lm32_cpu/adder_result_x[2] ),
    .O(\lm32_cpu/x_result [2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result361  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/operand_1_x [1]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result36_6609 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result362  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_4125 ),
    .O(\lm32_cpu/Mmux_x_result361_6610 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result363  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/Mmux_x_result361_6610 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I4(\lm32_cpu/Mmux_x_result36_6609 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [1]),
    .O(\lm32_cpu/Mmux_x_result362_6611 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result366  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I3(\lm32_cpu/Mmux_x_result364 ),
    .I4(\lm32_cpu/Mmux_x_result362_6611 ),
    .I5(\lm32_cpu/adder_result_x[1] ),
    .O(\lm32_cpu/x_result [1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result31  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result3 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result32  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_4125 ),
    .O(\lm32_cpu/Mmux_x_result31_6614 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result33  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I2(\lm32_cpu/Mmux_x_result31_6614 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I4(\lm32_cpu/Mmux_x_result3 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [0]),
    .O(\lm32_cpu/Mmux_x_result32_6615 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result34  (
    .I0(\lm32_cpu/csr_x [0]),
    .I1(\lm32_cpu/interrupt_unit/ie_4560 ),
    .I2(\lm32_cpu/interrupt_unit/im [0]),
    .O(\lm32_cpu/Mmux_x_result34_6616 )
  );
  LUT5 #(
    .INIT ( 32'h5E0E5404 ))
  \lm32_cpu/Mmux_x_result35  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/Mmux_x_result34_6616 ),
    .I2(\lm32_cpu/csr_x [1]),
    .I3(basesoc_uart_irq),
    .I4(\lm32_cpu/cc [0]),
    .O(\lm32_cpu/Mmux_x_result35_6617 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result36  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I3(\lm32_cpu/Mmux_x_result35_6617 ),
    .I4(\lm32_cpu/Mmux_x_result32_6615 ),
    .I5(\lm32_cpu/adder_result_x[0] ),
    .O(\lm32_cpu/x_result [0])
  );
  LUT6 #(
    .INIT ( 64'hFF54FF44FF50FF00 ))
  \lm32_cpu/stall_a2  (
    .I0(\lm32_cpu/x_bypass_enable_x_4139 ),
    .I1(\lm32_cpu/read_enable_1_d ),
    .I2(\lm32_cpu/read_enable_0_d ),
    .I3(\lm32_cpu/stall_a1_6618 ),
    .I4(\lm32_cpu/raw_x_01 ),
    .I5(\lm32_cpu/raw_x_11 ),
    .O(\lm32_cpu/stall_a2_6619 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \lm32_cpu/stall_a3  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_q_m ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/load_q_x ),
    .O(\lm32_cpu/stall_a3_6620 )
  );
  LUT6 #(
    .INIT ( 64'hFFF0FFF000008880 ))
  \lm32_cpu/stall_a4  (
    .I0(\lm32_cpu/store_x_4127 ),
    .I1(\lm32_cpu/valid_x_4274 ),
    .I2(\lm32_cpu/scall_d ),
    .I3(\lm32_cpu/eret_d ),
    .I4(\lm32_cpu/kill_x ),
    .I5(\lm32_cpu/stall_a3_6620 ),
    .O(\lm32_cpu/stall_a4_6621 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF8FFF8FFF8F8 ))
  \lm32_cpu/stall_a5  (
    .I0(\lm32_cpu/csr_write_enable_d ),
    .I1(\lm32_cpu/load_q_x ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/kill_d ),
    .I4(\lm32_cpu/stall_a2_6619 ),
    .I5(\lm32_cpu/stall_a4_6621 ),
    .O(\lm32_cpu/stall_a )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/m_result_sel_compare_m1_SW0  (
    .I0(\lm32_cpu/shifter/direction_m_5635 ),
    .I1(\lm32_cpu/shifter/right_shift_result [0]),
    .I2(\lm32_cpu/shifter/right_shift_result [31]),
    .O(N1541)
  );
  LUT5 #(
    .INIT ( 32'hBFAE1504 ))
  \lm32_cpu/m_result_sel_compare_m1  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(N1541),
    .I3(\lm32_cpu/operand_m [0]),
    .I4(\lm32_cpu/condition_met_m_4037 ),
    .O(\lm32_cpu/m_result_sel_compare_m_mmx_out )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result110  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [24]),
    .I2(\lm32_cpu/load_store_unit/data_w [8]),
    .O(\lm32_cpu/Mmux_w_result1 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result111  (
    .I0(\lm32_cpu/load_store_unit/data_w [0]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result1 ),
    .I5(\lm32_cpu/load_store_unit/data_w [16]),
    .O(\lm32_cpu/Mmux_w_result11 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result112  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [16]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [0]),
    .I5(\lm32_cpu/Mmux_w_result11 ),
    .O(\lm32_cpu/Mmux_w_result12 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_w_result113  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I2(\lm32_cpu/multiplier/result [0]),
    .I3(\lm32_cpu/operand_w [0]),
    .I4(\lm32_cpu/Mmux_w_result12 ),
    .O(\lm32_cpu/w_result [0])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result2_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [10]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [26]),
    .O(N1561)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result2  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_5082 ),
    .I2(N1561),
    .I3(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I4(\lm32_cpu/multiplier/result [10]),
    .I5(\lm32_cpu/operand_w [10]),
    .O(\lm32_cpu/w_result [10])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result3_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [11]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [27]),
    .O(N1581)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result3  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_5082 ),
    .I2(N1581),
    .I3(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I4(\lm32_cpu/multiplier/result [11]),
    .I5(\lm32_cpu/operand_w [11]),
    .O(\lm32_cpu/w_result [11])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result4_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [12]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [28]),
    .O(N1601)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result4  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_5082 ),
    .I2(N1601),
    .I3(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I4(\lm32_cpu/multiplier/result [12]),
    .I5(\lm32_cpu/operand_w [12]),
    .O(\lm32_cpu/w_result [12])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result5_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [13]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [29]),
    .O(N1621)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result5  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_5082 ),
    .I2(N1621),
    .I3(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I4(\lm32_cpu/multiplier/result [13]),
    .I5(\lm32_cpu/operand_w [13]),
    .O(\lm32_cpu/w_result [13])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result6_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [14]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [30]),
    .O(N1641)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result6  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_5082 ),
    .I2(N1641),
    .I3(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I4(\lm32_cpu/multiplier/result [14]),
    .I5(\lm32_cpu/operand_w [14]),
    .O(\lm32_cpu/w_result [14])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result7_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [15]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [31]),
    .O(N1661)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result7  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_5082 ),
    .I2(N1661),
    .I3(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I4(\lm32_cpu/multiplier/result [15]),
    .I5(\lm32_cpu/operand_w [15]),
    .O(\lm32_cpu/w_result [15])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/Mmux_w_result81  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/data_w [16]),
    .O(\lm32_cpu/Mmux_w_result8 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result82  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result8 ),
    .O(\lm32_cpu/Mmux_w_result81_6633 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result84  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/Mmux_w_result102_6638 ),
    .I2(\lm32_cpu/Mmux_w_result81_6633 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I4(\lm32_cpu/multiplier/result [16]),
    .I5(\lm32_cpu/operand_w [16]),
    .O(\lm32_cpu/w_result [16])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/Mmux_w_result91  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/data_w [17]),
    .O(\lm32_cpu/Mmux_w_result9 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result92  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result9 ),
    .O(\lm32_cpu/Mmux_w_result91_6635 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result94  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/Mmux_w_result102_6638 ),
    .I2(\lm32_cpu/Mmux_w_result91_6635 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I4(\lm32_cpu/multiplier/result [17]),
    .I5(\lm32_cpu/operand_w [17]),
    .O(\lm32_cpu/w_result [17])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/Mmux_w_result101  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/data_w [18]),
    .O(\lm32_cpu/Mmux_w_result10 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result102  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result10 ),
    .O(\lm32_cpu/Mmux_w_result101_6637 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result104  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/Mmux_w_result102_6638 ),
    .I2(\lm32_cpu/Mmux_w_result101_6637 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I4(\lm32_cpu/multiplier/result [18]),
    .I5(\lm32_cpu/operand_w [18]),
    .O(\lm32_cpu/w_result [18])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/Mmux_w_result114  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/data_w [19]),
    .O(\lm32_cpu/Mmux_w_result111_6639 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result115  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result111_6639 ),
    .O(\lm32_cpu/Mmux_w_result112_6640 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result117  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/Mmux_w_result102_6638 ),
    .I2(\lm32_cpu/Mmux_w_result112_6640 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I4(\lm32_cpu/multiplier/result [19]),
    .I5(\lm32_cpu/operand_w [19]),
    .O(\lm32_cpu/w_result [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result121  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [25]),
    .I2(\lm32_cpu/load_store_unit/data_w [9]),
    .O(\lm32_cpu/Mmux_w_result121_6641 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result122  (
    .I0(\lm32_cpu/load_store_unit/data_w [1]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result121_6641 ),
    .I5(\lm32_cpu/load_store_unit/data_w [17]),
    .O(\lm32_cpu/Mmux_w_result122_6642 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result123  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [17]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [1]),
    .I5(\lm32_cpu/Mmux_w_result122_6642 ),
    .O(\lm32_cpu/Mmux_w_result123_6643 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_w_result124  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I2(\lm32_cpu/multiplier/result [1]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/Mmux_w_result123_6643 ),
    .O(\lm32_cpu/w_result [1])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/Mmux_w_result131  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/data_w [20]),
    .O(\lm32_cpu/Mmux_w_result13 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result132  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result13 ),
    .O(\lm32_cpu/Mmux_w_result131_6645 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result134  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/Mmux_w_result102_6638 ),
    .I2(\lm32_cpu/Mmux_w_result131_6645 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I4(\lm32_cpu/multiplier/result [20]),
    .I5(\lm32_cpu/operand_w [20]),
    .O(\lm32_cpu/w_result [20])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/Mmux_w_result141  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/data_w [21]),
    .O(\lm32_cpu/Mmux_w_result14 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result142  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result14 ),
    .O(\lm32_cpu/Mmux_w_result141_6647 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result144  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/Mmux_w_result102_6638 ),
    .I2(\lm32_cpu/Mmux_w_result141_6647 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I4(\lm32_cpu/multiplier/result [21]),
    .I5(\lm32_cpu/operand_w [21]),
    .O(\lm32_cpu/w_result [21])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/Mmux_w_result151  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/data_w [22]),
    .O(\lm32_cpu/Mmux_w_result15 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result152  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result15 ),
    .O(\lm32_cpu/Mmux_w_result151_6649 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result154  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/Mmux_w_result102_6638 ),
    .I2(\lm32_cpu/Mmux_w_result151_6649 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I4(\lm32_cpu/multiplier/result [22]),
    .I5(\lm32_cpu/operand_w [22]),
    .O(\lm32_cpu/w_result [22])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result16_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I1(\lm32_cpu/operand_w [23]),
    .I2(\lm32_cpu/multiplier/result [23]),
    .O(N1681)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result16  (
    .I0(\lm32_cpu/load_store_unit/data_w [23]),
    .I1(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N1681),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5081 ),
    .O(\lm32_cpu/w_result [23])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result17_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I1(\lm32_cpu/operand_w [24]),
    .I2(\lm32_cpu/multiplier/result [24]),
    .O(N170)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result17  (
    .I0(\lm32_cpu/load_store_unit/data_w [24]),
    .I1(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N170),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5081 ),
    .O(\lm32_cpu/w_result [24])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result18_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I1(\lm32_cpu/operand_w [25]),
    .I2(\lm32_cpu/multiplier/result [25]),
    .O(N172)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result18  (
    .I0(\lm32_cpu/load_store_unit/data_w [25]),
    .I1(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N172),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5081 ),
    .O(\lm32_cpu/w_result [25])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result19_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I1(\lm32_cpu/operand_w [26]),
    .I2(\lm32_cpu/multiplier/result [26]),
    .O(N174)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result19  (
    .I0(\lm32_cpu/load_store_unit/data_w [26]),
    .I1(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N174),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5081 ),
    .O(\lm32_cpu/w_result [26])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result20_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I1(\lm32_cpu/operand_w [27]),
    .I2(\lm32_cpu/multiplier/result [27]),
    .O(N176)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result20  (
    .I0(\lm32_cpu/load_store_unit/data_w [27]),
    .I1(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N176),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5081 ),
    .O(\lm32_cpu/w_result [27])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result21_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I1(\lm32_cpu/operand_w [28]),
    .I2(\lm32_cpu/multiplier/result [28]),
    .O(N178)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result21  (
    .I0(\lm32_cpu/load_store_unit/data_w [28]),
    .I1(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N178),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5081 ),
    .O(\lm32_cpu/w_result [28])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result22_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I1(\lm32_cpu/operand_w [29]),
    .I2(\lm32_cpu/multiplier/result [29]),
    .O(N180)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result22  (
    .I0(\lm32_cpu/load_store_unit/data_w [29]),
    .I1(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N180),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5081 ),
    .O(\lm32_cpu/w_result [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result231  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [26]),
    .I2(\lm32_cpu/load_store_unit/data_w [10]),
    .O(\lm32_cpu/Mmux_w_result23 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result232  (
    .I0(\lm32_cpu/load_store_unit/data_w [2]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result23 ),
    .I5(\lm32_cpu/load_store_unit/data_w [18]),
    .O(\lm32_cpu/Mmux_w_result231_6658 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result233  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [18]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [2]),
    .I5(\lm32_cpu/Mmux_w_result231_6658 ),
    .O(\lm32_cpu/Mmux_w_result232_6659 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_w_result234  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I2(\lm32_cpu/multiplier/result [2]),
    .I3(\lm32_cpu/operand_w [2]),
    .I4(\lm32_cpu/Mmux_w_result232_6659 ),
    .O(\lm32_cpu/w_result [2])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result24_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I1(\lm32_cpu/operand_w [30]),
    .I2(\lm32_cpu/multiplier/result [30]),
    .O(N182)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result24  (
    .I0(\lm32_cpu/load_store_unit/data_w [30]),
    .I1(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N182),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5081 ),
    .O(\lm32_cpu/w_result [30])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result25_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I1(\lm32_cpu/operand_w [31]),
    .I2(\lm32_cpu/multiplier/result [31]),
    .O(N184)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result25  (
    .I0(\lm32_cpu/load_store_unit/data_w [31]),
    .I1(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N184),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5081 ),
    .O(\lm32_cpu/w_result [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result261  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [27]),
    .I2(\lm32_cpu/load_store_unit/data_w [11]),
    .O(\lm32_cpu/Mmux_w_result26 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result262  (
    .I0(\lm32_cpu/load_store_unit/data_w [3]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result26 ),
    .I5(\lm32_cpu/load_store_unit/data_w [19]),
    .O(\lm32_cpu/Mmux_w_result261_6663 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result263  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [19]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [3]),
    .I5(\lm32_cpu/Mmux_w_result261_6663 ),
    .O(\lm32_cpu/Mmux_w_result262_6664 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_w_result264  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I2(\lm32_cpu/multiplier/result [3]),
    .I3(\lm32_cpu/operand_w [3]),
    .I4(\lm32_cpu/Mmux_w_result262_6664 ),
    .O(\lm32_cpu/w_result [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result271  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [28]),
    .I2(\lm32_cpu/load_store_unit/data_w [12]),
    .O(\lm32_cpu/Mmux_w_result27 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result272  (
    .I0(\lm32_cpu/load_store_unit/data_w [4]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result27 ),
    .I5(\lm32_cpu/load_store_unit/data_w [20]),
    .O(\lm32_cpu/Mmux_w_result271_6666 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result273  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [20]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [4]),
    .I5(\lm32_cpu/Mmux_w_result271_6666 ),
    .O(\lm32_cpu/Mmux_w_result272_6667 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_w_result274  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I2(\lm32_cpu/multiplier/result [4]),
    .I3(\lm32_cpu/operand_w [4]),
    .I4(\lm32_cpu/Mmux_w_result272_6667 ),
    .O(\lm32_cpu/w_result [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result281  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [29]),
    .I2(\lm32_cpu/load_store_unit/data_w [13]),
    .O(\lm32_cpu/Mmux_w_result28 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result282  (
    .I0(\lm32_cpu/load_store_unit/data_w [5]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result28 ),
    .I5(\lm32_cpu/load_store_unit/data_w [21]),
    .O(\lm32_cpu/Mmux_w_result281_6669 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result283  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [21]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [5]),
    .I5(\lm32_cpu/Mmux_w_result281_6669 ),
    .O(\lm32_cpu/Mmux_w_result282_6670 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_w_result284  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I2(\lm32_cpu/multiplier/result [5]),
    .I3(\lm32_cpu/operand_w [5]),
    .I4(\lm32_cpu/Mmux_w_result282_6670 ),
    .O(\lm32_cpu/w_result [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result291  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [30]),
    .I2(\lm32_cpu/load_store_unit/data_w [14]),
    .O(\lm32_cpu/Mmux_w_result29 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result292  (
    .I0(\lm32_cpu/load_store_unit/data_w [6]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result29 ),
    .I5(\lm32_cpu/load_store_unit/data_w [22]),
    .O(\lm32_cpu/Mmux_w_result291_6672 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result293  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [22]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [6]),
    .I5(\lm32_cpu/Mmux_w_result291_6672 ),
    .O(\lm32_cpu/Mmux_w_result292_6673 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_w_result294  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I2(\lm32_cpu/multiplier/result [6]),
    .I3(\lm32_cpu/operand_w [6]),
    .I4(\lm32_cpu/Mmux_w_result292_6673 ),
    .O(\lm32_cpu/w_result [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result301  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [31]),
    .I2(\lm32_cpu/load_store_unit/data_w [15]),
    .O(\lm32_cpu/Mmux_w_result30 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result302  (
    .I0(\lm32_cpu/load_store_unit/data_w [7]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result30 ),
    .I5(\lm32_cpu/load_store_unit/data_w [23]),
    .O(\lm32_cpu/Mmux_w_result301_6675 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result303  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [23]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [7]),
    .I5(\lm32_cpu/Mmux_w_result301_6675 ),
    .O(\lm32_cpu/Mmux_w_result302_6676 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_w_result304  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I2(\lm32_cpu/multiplier/result [7]),
    .I3(\lm32_cpu/operand_w [7]),
    .I4(\lm32_cpu/Mmux_w_result302_6676 ),
    .O(\lm32_cpu/w_result [7])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result31_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [8]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [24]),
    .O(N186)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result31  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_5082 ),
    .I2(N186),
    .I3(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I4(\lm32_cpu/multiplier/result [8]),
    .I5(\lm32_cpu/operand_w [8]),
    .O(\lm32_cpu/w_result [8])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result32_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [9]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [25]),
    .O(N188)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result32  (
    .I0(\lm32_cpu/w_result_sel_load_w_4284 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_5082 ),
    .I2(N188),
    .I3(\lm32_cpu/w_result_sel_mul_w_4283 ),
    .I4(\lm32_cpu/multiplier/result [9]),
    .I5(\lm32_cpu/operand_w [9]),
    .O(\lm32_cpu/w_result [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_112  (
    .I0(\lm32_cpu/raw_x_1_3608 ),
    .I1(\lm32_cpu/Mmux_bypass_data_11 ),
    .I2(\lm32_cpu/x_result [0]),
    .O(\lm32_cpu/bypass_data_1 [0])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \lm32_cpu/iflush_SW0  (
    .I0(\lm32_cpu/valid_d_4275 ),
    .I1(\lm32_cpu/stall_a5_7072 ),
    .O(N190)
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  \lm32_cpu/iflush  (
    .I0(\lm32_cpu/csr_write_enable_d ),
    .I1(\lm32_cpu/kill_d ),
    .I2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I5(N190),
    .O(\lm32_cpu/iflush_3862 )
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux1011  (
    .I0(\lm32_cpu/instruction_unit/pc_x [2]),
    .I1(\lm32_cpu/instruction_unit/pc_f [2]),
    .I2(\lm32_cpu/branch_target_d [2]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux101 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux1015  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<0> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [2]),
    .I4(\lm32_cpu/instruction_unit/mux1011_6682 ),
    .I5(\lm32_cpu/instruction_unit/mux101 ),
    .O(\lm32_cpu/instruction_unit/pc_a [2])
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux101101  (
    .I0(\lm32_cpu/instruction_unit/pc_x [5]),
    .I1(\lm32_cpu/instruction_unit/pc_f [5]),
    .I2(\lm32_cpu/branch_target_d [5]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux10110 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux101103  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<3> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [5]),
    .I4(\lm32_cpu/instruction_unit/mux101101_6684 ),
    .I5(\lm32_cpu/instruction_unit/mux10110 ),
    .O(\lm32_cpu/instruction_unit/pc_a [5])
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux101121  (
    .I0(\lm32_cpu/instruction_unit/pc_x [6]),
    .I1(\lm32_cpu/instruction_unit/pc_f [6]),
    .I2(\lm32_cpu/branch_target_d [6]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux10112 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux101123  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<4> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [6]),
    .I4(\lm32_cpu/instruction_unit/mux101121_6686 ),
    .I5(\lm32_cpu/instruction_unit/mux10112 ),
    .O(\lm32_cpu/instruction_unit/pc_a [6])
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux101141  (
    .I0(\lm32_cpu/instruction_unit/pc_x [7]),
    .I1(\lm32_cpu/instruction_unit/pc_f [7]),
    .I2(\lm32_cpu/branch_target_d [7]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux10114 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux101143  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<5> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [7]),
    .I4(\lm32_cpu/instruction_unit/mux101141_6688 ),
    .I5(\lm32_cpu/instruction_unit/mux10114 ),
    .O(\lm32_cpu/instruction_unit/pc_a [7])
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux101161  (
    .I0(\lm32_cpu/instruction_unit/pc_x [8]),
    .I1(\lm32_cpu/instruction_unit/pc_f [8]),
    .I2(\lm32_cpu/branch_target_d [8]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux10116 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux101163  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<6> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [8]),
    .I4(\lm32_cpu/instruction_unit/mux101161_6690 ),
    .I5(\lm32_cpu/instruction_unit/mux10116 ),
    .O(\lm32_cpu/instruction_unit/pc_a [8])
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux101181  (
    .I0(\lm32_cpu/instruction_unit/pc_x [9]),
    .I1(\lm32_cpu/instruction_unit/pc_f [9]),
    .I2(\lm32_cpu/branch_target_d [9]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux10118 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux101183  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<7> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [9]),
    .I4(\lm32_cpu/instruction_unit/mux101181_6692 ),
    .I5(\lm32_cpu/instruction_unit/mux10118 ),
    .O(\lm32_cpu/instruction_unit/pc_a [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux10121  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [30]),
    .I3(\lm32_cpu/instruction_unit/pc_f [30]),
    .I4(\lm32_cpu/instruction_unit/pc_x [30]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux1012 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux10123  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<28> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [30]),
    .I4(\lm32_cpu/instruction_unit/mux10121_6694 ),
    .I5(\lm32_cpu/instruction_unit/mux1012 ),
    .O(\lm32_cpu/instruction_unit/pc_a [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux10141  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [31]),
    .I3(\lm32_cpu/instruction_unit/pc_f [31]),
    .I4(\lm32_cpu/instruction_unit/pc_x [31]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux1014 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux10143  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<29> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [31]),
    .I4(\lm32_cpu/instruction_unit/mux10141_6696 ),
    .I5(\lm32_cpu/instruction_unit/mux1014 ),
    .O(\lm32_cpu/instruction_unit/pc_a [31])
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux10161  (
    .I0(\lm32_cpu/instruction_unit/pc_x [3]),
    .I1(\lm32_cpu/instruction_unit/pc_f [3]),
    .I2(\lm32_cpu/branch_target_d [3]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux1016 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux10163  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<1> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [3]),
    .I4(\lm32_cpu/instruction_unit/mux10161_6698 ),
    .I5(\lm32_cpu/instruction_unit/mux1016 ),
    .O(\lm32_cpu/instruction_unit/pc_a [3])
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux10181  (
    .I0(\lm32_cpu/instruction_unit/pc_x [4]),
    .I1(\lm32_cpu/instruction_unit/pc_f [4]),
    .I2(\lm32_cpu/branch_target_d [4]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux1018 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux10183  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<2> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [4]),
    .I4(\lm32_cpu/instruction_unit/mux10181_6700 ),
    .I5(\lm32_cpu/instruction_unit/mux1018 ),
    .O(\lm32_cpu/instruction_unit/pc_a [4])
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux3111  (
    .I0(\lm32_cpu/instruction_unit/pc_x [10]),
    .I1(\lm32_cpu/instruction_unit/pc_f [10]),
    .I2(\lm32_cpu/branch_target_d [10]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux311 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux3113  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<8> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [10]),
    .I4(\lm32_cpu/instruction_unit/mux3111_6702 ),
    .I5(\lm32_cpu/instruction_unit/mux311 ),
    .O(\lm32_cpu/instruction_unit/pc_a [10])
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux3311  (
    .I0(\lm32_cpu/instruction_unit/pc_x [11]),
    .I1(\lm32_cpu/instruction_unit/pc_f [11]),
    .I2(\lm32_cpu/branch_target_d [11]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux331 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux3313  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<9> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [11]),
    .I4(\lm32_cpu/instruction_unit/mux3311_6704 ),
    .I5(\lm32_cpu/instruction_unit/mux331 ),
    .O(\lm32_cpu/instruction_unit/pc_a [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux3511  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [12]),
    .I3(\lm32_cpu/instruction_unit/pc_f [12]),
    .I4(\lm32_cpu/instruction_unit/pc_x [12]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux351 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux3513  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<10> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [12]),
    .I4(\lm32_cpu/instruction_unit/mux3511_6706 ),
    .I5(\lm32_cpu/instruction_unit/mux351 ),
    .O(\lm32_cpu/instruction_unit/pc_a [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux3711  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [13]),
    .I3(\lm32_cpu/instruction_unit/pc_f [13]),
    .I4(\lm32_cpu/instruction_unit/pc_x [13]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux371 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux3713  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<11> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [13]),
    .I4(\lm32_cpu/instruction_unit/mux3711_6708 ),
    .I5(\lm32_cpu/instruction_unit/mux371 ),
    .O(\lm32_cpu/instruction_unit/pc_a [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux3911  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [14]),
    .I3(\lm32_cpu/instruction_unit/pc_f [14]),
    .I4(\lm32_cpu/instruction_unit/pc_x [14]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux391 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux3913  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<12> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [14]),
    .I4(\lm32_cpu/instruction_unit/mux3911_6710 ),
    .I5(\lm32_cpu/instruction_unit/mux391 ),
    .O(\lm32_cpu/instruction_unit/pc_a [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4111  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [15]),
    .I3(\lm32_cpu/instruction_unit/pc_f [15]),
    .I4(\lm32_cpu/instruction_unit/pc_x [15]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux411 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux4113  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<13> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [15]),
    .I4(\lm32_cpu/instruction_unit/mux4111_6712 ),
    .I5(\lm32_cpu/instruction_unit/mux411 ),
    .O(\lm32_cpu/instruction_unit/pc_a [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4311  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [16]),
    .I3(\lm32_cpu/instruction_unit/pc_f [16]),
    .I4(\lm32_cpu/instruction_unit/pc_x [16]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux431 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux4313  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<14> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [16]),
    .I4(\lm32_cpu/instruction_unit/mux4311_6714 ),
    .I5(\lm32_cpu/instruction_unit/mux431 ),
    .O(\lm32_cpu/instruction_unit/pc_a [16])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4511  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [17]),
    .I3(\lm32_cpu/instruction_unit/pc_f [17]),
    .I4(\lm32_cpu/instruction_unit/pc_x [17]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux451 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux4513  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<15> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [17]),
    .I4(\lm32_cpu/instruction_unit/mux4511_6716 ),
    .I5(\lm32_cpu/instruction_unit/mux451 ),
    .O(\lm32_cpu/instruction_unit/pc_a [17])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4711  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [18]),
    .I3(\lm32_cpu/instruction_unit/pc_f [18]),
    .I4(\lm32_cpu/instruction_unit/pc_x [18]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux471 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux4713  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<16> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [18]),
    .I4(\lm32_cpu/instruction_unit/mux4711_6718 ),
    .I5(\lm32_cpu/instruction_unit/mux471 ),
    .O(\lm32_cpu/instruction_unit/pc_a [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4911  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [19]),
    .I3(\lm32_cpu/instruction_unit/pc_f [19]),
    .I4(\lm32_cpu/instruction_unit/pc_x [19]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux491 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux4913  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<17> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [19]),
    .I4(\lm32_cpu/instruction_unit/mux4911_6720 ),
    .I5(\lm32_cpu/instruction_unit/mux491 ),
    .O(\lm32_cpu/instruction_unit/pc_a [19])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5111  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [20]),
    .I3(\lm32_cpu/instruction_unit/pc_f [20]),
    .I4(\lm32_cpu/instruction_unit/pc_x [20]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux511 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux5113  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<18> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [20]),
    .I4(\lm32_cpu/instruction_unit/mux5111_6722 ),
    .I5(\lm32_cpu/instruction_unit/mux511 ),
    .O(\lm32_cpu/instruction_unit/pc_a [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5311  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [21]),
    .I3(\lm32_cpu/instruction_unit/pc_f [21]),
    .I4(\lm32_cpu/instruction_unit/pc_x [21]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux531 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux5313  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<19> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [21]),
    .I4(\lm32_cpu/instruction_unit/mux5311_6724 ),
    .I5(\lm32_cpu/instruction_unit/mux531 ),
    .O(\lm32_cpu/instruction_unit/pc_a [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5511  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [22]),
    .I3(\lm32_cpu/instruction_unit/pc_f [22]),
    .I4(\lm32_cpu/instruction_unit/pc_x [22]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux551 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux5513  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<20> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [22]),
    .I4(\lm32_cpu/instruction_unit/mux5511_6726 ),
    .I5(\lm32_cpu/instruction_unit/mux551 ),
    .O(\lm32_cpu/instruction_unit/pc_a [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5711  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [23]),
    .I3(\lm32_cpu/instruction_unit/pc_f [23]),
    .I4(\lm32_cpu/instruction_unit/pc_x [23]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux571 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux5713  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<21> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [23]),
    .I4(\lm32_cpu/instruction_unit/mux5711_6728 ),
    .I5(\lm32_cpu/instruction_unit/mux571 ),
    .O(\lm32_cpu/instruction_unit/pc_a [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5911  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [24]),
    .I3(\lm32_cpu/instruction_unit/pc_f [24]),
    .I4(\lm32_cpu/instruction_unit/pc_x [24]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux591 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux5913  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<22> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [24]),
    .I4(\lm32_cpu/instruction_unit/mux5911_6730 ),
    .I5(\lm32_cpu/instruction_unit/mux591 ),
    .O(\lm32_cpu/instruction_unit/pc_a [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux911  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [25]),
    .I3(\lm32_cpu/instruction_unit/pc_f [25]),
    .I4(\lm32_cpu/instruction_unit/pc_x [25]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux91 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux913  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<23> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [25]),
    .I4(\lm32_cpu/instruction_unit/mux911_6732 ),
    .I5(\lm32_cpu/instruction_unit/mux91 ),
    .O(\lm32_cpu/instruction_unit/pc_a [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux931  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [26]),
    .I3(\lm32_cpu/instruction_unit/pc_f [26]),
    .I4(\lm32_cpu/instruction_unit/pc_x [26]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux93 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux933  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<24> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [26]),
    .I4(\lm32_cpu/instruction_unit/mux931_6734 ),
    .I5(\lm32_cpu/instruction_unit/mux93 ),
    .O(\lm32_cpu/instruction_unit/pc_a [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux951  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [27]),
    .I3(\lm32_cpu/instruction_unit/pc_f [27]),
    .I4(\lm32_cpu/instruction_unit/pc_x [27]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux95 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux953  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<25> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [27]),
    .I4(\lm32_cpu/instruction_unit/mux951_6736 ),
    .I5(\lm32_cpu/instruction_unit/mux95 ),
    .O(\lm32_cpu/instruction_unit/pc_a [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux971  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [28]),
    .I3(\lm32_cpu/instruction_unit/pc_f [28]),
    .I4(\lm32_cpu/instruction_unit/pc_x [28]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux97 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux973  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<26> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [28]),
    .I4(\lm32_cpu/instruction_unit/mux971_6738 ),
    .I5(\lm32_cpu/instruction_unit/mux97 ),
    .O(\lm32_cpu/instruction_unit/pc_a [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux991  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [29]),
    .I3(\lm32_cpu/instruction_unit/pc_f [29]),
    .I4(\lm32_cpu/instruction_unit/pc_x [29]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux99 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF888 ))
  \lm32_cpu/instruction_unit/mux993  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<27> ),
    .I2(\lm32_cpu/instruction_unit/mux1015_4596 ),
    .I3(\lm32_cpu/instruction_unit/restart_address [29]),
    .I4(\lm32_cpu/instruction_unit/mux991_6740 ),
    .I5(\lm32_cpu/instruction_unit/mux99 ),
    .O(\lm32_cpu/instruction_unit/pc_a [29])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_SW0  (
    .I0(\lm32_cpu/instruction_unit/icache_refill_ready_4815 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_offset [2]),
    .O(N192)
  );
  LUT6 #(
    .INIT ( 64'h2A1A2A1A2A1AAA9A ))
  \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_offset [3]),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I3(N192),
    .I4(\lm32_cpu/instruction_unit/icache/miss ),
    .I5(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_4984 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o<7>_SW0  (
    .I0(\lm32_cpu/instruction_unit/icache/flush_set [7]),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [6]),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set [5]),
    .O(N194)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o<7>  (
    .I0(\lm32_cpu/instruction_unit/icache/flush_set [1]),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [0]),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set [2]),
    .I3(\lm32_cpu/instruction_unit/icache/flush_set [3]),
    .I4(\lm32_cpu/instruction_unit/icache/flush_set [4]),
    .I5(N194),
    .O(\lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/load_store_unit/load_data_w<1>1_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [0]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_5203 ),
    .O(N196)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8000 ))
  \lm32_cpu/load_store_unit/load_data_w<1>1  (
    .I0(\lm32_cpu/load_store_unit/data_w [15]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(N196),
    .I4(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I5(\lm32_cpu/load_store_unit/load_data_w<17>2_5082 ),
    .O(\lm32_cpu/load_store_unit/load_data_w<1>1_5081 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/load_store_unit/load_data_w<17>2_SW0  (
    .I0(\lm32_cpu/load_store_unit/data_w [15]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_5203 ),
    .O(N198)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF80 ))
  \lm32_cpu/load_store_unit/load_data_w<17>2  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(N198),
    .I2(\lm32_cpu/load_store_unit/load_data_w<25>31 ),
    .I3(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I4(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I5(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/load_store_unit/load_data_w<17>2_5082 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_SW0  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .O(N2021)
  );
  LUT6 #(
    .INIT ( 64'hFAF0F0F0FA30F030 ))
  \lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o  (
    .I0(\lm32_cpu/load_store_unit/dcache_refill_ready_5238 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I4(N2021),
    .I5(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_5423 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11  (
    .I0(\lm32_cpu/load_store_unit/dcache/flush_set [6]),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/flush_set [5]),
    .I3(\lm32_cpu/load_store_unit/dcache/flush_set [4]),
    .I4(\lm32_cpu/load_store_unit/dcache/flush_set [3]),
    .I5(\lm32_cpu/load_store_unit/dcache/flush_set [2]),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11_6746 )
  );
  LUT6 #(
    .INIT ( 64'hAEAEAEAEAEAEBFAE ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .I2(\lm32_cpu/dflush_m_4036 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11_6746 ),
    .I4(\lm32_cpu/load_store_unit/dcache/flush_set [0]),
    .I5(\lm32_cpu/load_store_unit/dcache/flush_set [1]),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12_6747 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/shifter/Sh30_SW0  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_0_x [31]),
    .I2(\lm32_cpu/operand_0_x [0]),
    .O(N2041)
  );
  LUT5 #(
    .INIT ( 32'hBFAE1504 ))
  \lm32_cpu/shifter/Sh30  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(N2041),
    .I3(\lm32_cpu/shifter/right_shift_operand [30]),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh30_5596 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1281  (
    .I0(\lm32_cpu/direction_x_4125 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [31]),
    .I3(\lm32_cpu/operand_0_x [29]),
    .I4(\lm32_cpu/operand_0_x [2]),
    .I5(\lm32_cpu/operand_0_x [0]),
    .O(\lm32_cpu/shifter/Sh1281_6749 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1282  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh110 ),
    .I3(\lm32_cpu/shifter/Sh810 ),
    .I4(\lm32_cpu/shifter/Sh710 ),
    .I5(\lm32_cpu/shifter/Sh1281_6749 ),
    .O(\lm32_cpu/shifter/Sh1282_6750 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1283  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh641 ),
    .I3(\lm32_cpu/shifter/Sh801 ),
    .I4(\lm32_cpu/shifter/Sh761 ),
    .I5(\lm32_cpu/shifter/Sh1282_6750 ),
    .O(\lm32_cpu/shifter/Sh128 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh143  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh791 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N2061),
    .I5(\lm32_cpu/shifter/Sh751 ),
    .O(\lm32_cpu/shifter/Sh143_5573 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh142  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh781 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N2081),
    .I5(\lm32_cpu/shifter/Sh741 ),
    .O(\lm32_cpu/shifter/Sh142_5574 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh141  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh771 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N2101),
    .I5(\lm32_cpu/shifter/Sh731 ),
    .O(\lm32_cpu/shifter/Sh141_5575 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh140  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh761 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N2121),
    .I5(\lm32_cpu/shifter/Sh721 ),
    .O(\lm32_cpu/shifter/Sh140_5576 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh139_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh31 ),
    .I3(\lm32_cpu/shifter/Sh27 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N2141)
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh139  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh751 ),
    .I3(\lm32_cpu/shifter/Sh711 ),
    .I4(N2141),
    .O(\lm32_cpu/shifter/Sh139_5577 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh138_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh30_5596 ),
    .I3(\lm32_cpu/shifter/Sh26 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N2161)
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh138  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh741 ),
    .I3(\lm32_cpu/shifter/Sh701 ),
    .I4(N2161),
    .O(\lm32_cpu/shifter/Sh138_5578 )
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \lm32_cpu/shifter/Sh129_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh810 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh102 ),
    .I4(\lm32_cpu/shifter/Sh111 ),
    .I5(\lm32_cpu/shifter/Sh110 ),
    .O(N2181)
  );
  LUT6 #(
    .INIT ( 64'hDAD08A80DFD58F85 ))
  \lm32_cpu/shifter/Sh129  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh811 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh771 ),
    .I4(\lm32_cpu/shifter/Sh651 ),
    .I5(N2181),
    .O(\lm32_cpu/shifter/Sh129_5587 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh137_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh29 ),
    .I3(\lm32_cpu/shifter/Sh25 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N2201)
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh137  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh731 ),
    .I3(\lm32_cpu/shifter/Sh691 ),
    .I4(N2201),
    .O(\lm32_cpu/shifter/Sh137_5579 )
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \lm32_cpu/shifter/Sh131_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh101 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh112 ),
    .I4(\lm32_cpu/shifter/Sh32 ),
    .I5(\lm32_cpu/shifter/Sh210 ),
    .O(N2221)
  );
  LUT6 #(
    .INIT ( 64'hDAD08A80DFD58F85 ))
  \lm32_cpu/shifter/Sh131  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh831 ),
    .I2(\lm32_cpu/operand_1_x [4]),
    .I3(\lm32_cpu/shifter/Sh671 ),
    .I4(\lm32_cpu/shifter/Sh791 ),
    .I5(N2221),
    .O(\lm32_cpu/shifter/Sh131_5585 )
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \lm32_cpu/shifter/Sh130_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh102 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh101 ),
    .I4(\lm32_cpu/shifter/Sh210 ),
    .I5(\lm32_cpu/shifter/Sh111 ),
    .O(N2241)
  );
  LUT6 #(
    .INIT ( 64'hDAD08A80DFD58F85 ))
  \lm32_cpu/shifter/Sh130  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh821 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh781 ),
    .I4(\lm32_cpu/shifter/Sh661 ),
    .I5(N2241),
    .O(\lm32_cpu/shifter/Sh130_5586 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<5>1_SW0  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [3]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [0]),
    .O(N2261)
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8FFFFFFFFFF ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<5>1  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [5]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I2(N2261),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I4(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles5 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n011611  (
    .I0(\lm32_cpu/mc_arithmetic/b [25]),
    .I1(\lm32_cpu/mc_arithmetic/b [26]),
    .I2(\lm32_cpu/mc_arithmetic/b [24]),
    .I3(\lm32_cpu/mc_arithmetic/b [23]),
    .I4(\lm32_cpu/mc_arithmetic/b [22]),
    .I5(\lm32_cpu/mc_arithmetic/b [21]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n01161 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n011612  (
    .I0(\lm32_cpu/mc_arithmetic/b [1]),
    .I1(\lm32_cpu/mc_arithmetic/b [20]),
    .I2(\lm32_cpu/mc_arithmetic/b [19]),
    .I3(\lm32_cpu/mc_arithmetic/b [18]),
    .I4(\lm32_cpu/mc_arithmetic/b [17]),
    .I5(\lm32_cpu/mc_arithmetic/b [16]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n011611_6763 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n011613  (
    .I0(\lm32_cpu/mc_arithmetic/b [14]),
    .I1(\lm32_cpu/mc_arithmetic/b [15]),
    .I2(\lm32_cpu/mc_arithmetic/b [13]),
    .I3(\lm32_cpu/mc_arithmetic/b [12]),
    .I4(\lm32_cpu/mc_arithmetic/b [11]),
    .I5(\lm32_cpu/mc_arithmetic/b [10]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n011612_6764 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \lm32_cpu/mc_arithmetic/Mmux__n011614  (
    .I0(\lm32_cpu/mc_arithmetic/Mmux__n011612_6764 ),
    .I1(\lm32_cpu/mc_arithmetic/Mmux__n011611_6763 ),
    .I2(\lm32_cpu/mc_arithmetic/b [0]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux__n01161 ),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n011613_6765 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n011615  (
    .I0(\lm32_cpu/mc_arithmetic/b [7]),
    .I1(\lm32_cpu/mc_arithmetic/b [8]),
    .I2(\lm32_cpu/mc_arithmetic/b [6]),
    .I3(\lm32_cpu/mc_arithmetic/b [5]),
    .I4(\lm32_cpu/mc_arithmetic/b [4]),
    .I5(\lm32_cpu/mc_arithmetic/b [3]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n011614_6766 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n011616  (
    .I0(\lm32_cpu/mc_arithmetic/b [30]),
    .I1(\lm32_cpu/mc_arithmetic/b [31]),
    .I2(\lm32_cpu/mc_arithmetic/b [2]),
    .I3(\lm32_cpu/mc_arithmetic/b [29]),
    .I4(\lm32_cpu/mc_arithmetic/b [28]),
    .I5(\lm32_cpu/mc_arithmetic/b [27]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n011615_6767 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/valid_d_4275 ),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEFFFFFFFFFF ))
  \lm32_cpu/decoder/eret_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(N2301)
  );
  LUT6 #(
    .INIT ( 64'h0000000000800000 ))
  \lm32_cpu/decoder/eret  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I5(N2301),
    .O(\lm32_cpu/eret_d )
  );
  LUT5 #(
    .INIT ( 32'hDED6FEF7 ))
  \lm32_cpu/decoder/Mmux_immediate102_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(N2341)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/decoder/Mmux_immediate102  (
    .I0(\lm32_cpu/decoder/Mmux_immediate101 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(N2341),
    .O(\lm32_cpu/decoder/Mmux_immediate102_6094 )
  );
  IBUF   serial_rx_IBUF (
    .I(serial_rx),
    .O(serial_rx_IBUF_0)
  );
  IBUF   user_sw0_IBUF (
    .I(user_sw0),
    .O(user_sw0_IBUF_2)
  );
  IBUF   user_sw1_IBUF (
    .I(user_sw1),
    .O(user_sw1_IBUF_3)
  );
  IBUF   user_sw2_IBUF (
    .I(user_sw2),
    .O(user_sw2_IBUF_4)
  );
  IBUF   user_sw3_IBUF (
    .I(user_sw3),
    .O(user_sw3_IBUF_5)
  );
  IOBUF   spiflash2x_dq_1_IOBUF (
    .I(spiflash_o[1]),
    .T(spiflash_oe_inv),
    .O(N236),
    .IO(spiflash2x_dq[1])
  );
  IOBUF   spiflash2x_dq_0_IOBUF (
    .I(spiflash_o[0]),
    .T(spiflash_oe_inv),
    .O(N237),
    .IO(spiflash2x_dq[0])
  );
  OBUF   sdram_a_12_OBUF (
    .I(sdram_a_12_479),
    .O(sdram_a[12])
  );
  OBUF   sdram_a_11_OBUF (
    .I(sdram_a_11_480),
    .O(sdram_a[11])
  );
  OBUF   sdram_a_10_OBUF (
    .I(sdram_a_10_481),
    .O(sdram_a[10])
  );
  OBUF   sdram_a_9_OBUF (
    .I(sdram_a_9_482),
    .O(sdram_a[9])
  );
  OBUF   sdram_a_8_OBUF (
    .I(sdram_a_8_483),
    .O(sdram_a[8])
  );
  OBUF   sdram_a_7_OBUF (
    .I(sdram_a_7_484),
    .O(sdram_a[7])
  );
  OBUF   sdram_a_6_OBUF (
    .I(sdram_a_6_485),
    .O(sdram_a[6])
  );
  OBUF   sdram_a_5_OBUF (
    .I(sdram_a_5_486),
    .O(sdram_a[5])
  );
  OBUF   sdram_a_4_OBUF (
    .I(sdram_a_4_487),
    .O(sdram_a[4])
  );
  OBUF   sdram_a_3_OBUF (
    .I(sdram_a_3_488),
    .O(sdram_a[3])
  );
  OBUF   sdram_a_2_OBUF (
    .I(sdram_a_2_489),
    .O(sdram_a[2])
  );
  OBUF   sdram_a_1_OBUF (
    .I(sdram_a_1_490),
    .O(sdram_a[1])
  );
  OBUF   sdram_a_0_OBUF (
    .I(sdram_a_0_491),
    .O(sdram_a[0])
  );
  OBUF   sdram_ba_1_OBUF (
    .I(sdram_ba_1_492),
    .O(sdram_ba[1])
  );
  OBUF   sdram_ba_0_OBUF (
    .I(sdram_ba_0_493),
    .O(sdram_ba[0])
  );
  OBUF   sdram_dm_1_OBUF (
    .I(sdram_dm_0_495),
    .O(sdram_dm[1])
  );
  OBUF   sdram_dm_0_OBUF (
    .I(sdram_dm_0_495),
    .O(sdram_dm[0])
  );
  OBUF   serial_tx_OBUF (
    .I(serial_tx_OBUF_1091),
    .O(serial_tx)
  );
  OBUF   sdram_clock_OBUF (
    .I(sdram_clock_OBUF_146),
    .O(sdram_clock)
  );
  OBUF   user_led0_OBUF (
    .I(leds_storage_full[0]),
    .O(user_led0)
  );
  OBUF   user_led1_OBUF (
    .I(leds_storage_full[1]),
    .O(user_led1)
  );
  OBUF   user_led2_OBUF (
    .I(leds_storage_full[2]),
    .O(user_led2)
  );
  OBUF   user_led3_OBUF (
    .I(leds_storage_full[3]),
    .O(user_led3)
  );
  OBUF   user_led4_OBUF (
    .I(leds_storage_full[4]),
    .O(user_led4)
  );
  OBUF   user_led5_OBUF (
    .I(leds_storage_full[5]),
    .O(user_led5)
  );
  OBUF   user_led6_OBUF (
    .I(leds_storage_full[6]),
    .O(user_led6)
  );
  OBUF   user_led7_OBUF (
    .I(leds_storage_full[7]),
    .O(user_led7)
  );
  OBUF   spiflash2x_cs_n_OBUF (
    .I(spiflash2x_cs_n_OBUF_1483),
    .O(spiflash2x_cs_n)
  );
  OBUF   spiflash2x_clk_OBUF (
    .I(spiflash2x_clk_OBUF_1476),
    .O(spiflash2x_clk)
  );
  OBUF   sdram_we_n_OBUF (
    .I(sdram_we_n_OBUF_607),
    .O(sdram_we_n)
  );
  OBUF   sdram_ras_n_OBUF (
    .I(sdram_ras_n_OBUF_606),
    .O(sdram_ras_n)
  );
  OBUF   sdram_cas_n_OBUF (
    .I(sdram_cas_n_OBUF_605),
    .O(sdram_cas_n)
  );
  OBUF   sdram_cs_n_OBUF (
    .I(sdram_cs_n_OBUF_608),
    .O(sdram_cs_n)
  );
  OBUF   sdram_cke_OBUF (
    .I(sdram_cke_OBUF_494),
    .O(sdram_cke)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_busy (
    .C(sys_clk),
    .D(basesoc_uart_phy_rx_busy_glue_set_6828),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_busy_38)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_ras (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_payload_ras_glue_set_6829),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_ras_609)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_pending (
    .C(sys_clk),
    .D(basesoc_uart_tx_pending_glue_set_6830),
    .R(sys_rst),
    .Q(basesoc_uart_tx_pending_1092)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_busy (
    .C(sys_clk),
    .D(basesoc_uart_phy_tx_busy_glue_set_6831),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_busy_1090)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_pending (
    .C(sys_clk),
    .D(basesoc_uart_rx_pending_glue_set_6832),
    .R(sys_rst),
    .Q(basesoc_uart_rx_pending_1093)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_dq_oe (
    .C(sys_clk),
    .D(spiflash_dq_oe_glue_set_6833),
    .R(sys_rst),
    .Q(spiflash_dq_oe_1097)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_readable (
    .C(sys_clk),
    .D(basesoc_uart_rx_fifo_readable_glue_set_6834),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_readable_1095)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_zero_pending (
    .C(sys_clk),
    .D(basesoc_timer0_zero_pending_glue_set_6835),
    .R(sys_rst),
    .Q(basesoc_timer0_zero_pending_1096)
  );
  FDS #(
    .INIT ( 1'b1 ))
  spiflash_cs_n (
    .C(sys_clk),
    .D(spiflash_cs_n_glue_rst_6836),
    .S(sys_rst),
    .Q(spiflash_cs_n_1098)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bus_ack (
    .C(sys_clk),
    .D(spiflash_bus_ack_glue_set_6837),
    .R(sys_rst),
    .Q(spiflash_bus_ack_1099)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_glue_set_6838),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row_opened_1100)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_6839),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_ready_1102)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_6840),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_ready_1105)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_6841),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_ready_1111)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_6842),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_ready_1108)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_twtrcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_ready_glue_rst_6843),
    .S(sys_rst),
    .Q(basesoc_sdram_twtrcon_ready_1119)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_grant (
    .C(sys_clk),
    .D(basesoc_grant_glue_set_6844),
    .R(sys_rst),
    .Q(basesoc_grant_1120)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_readable (
    .C(sys_clk),
    .D(basesoc_uart_tx_fifo_readable_glue_set_6845),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_readable_1094)
  );
  FDR   sdram_cas_n_5284 (
    .C(sys_clk),
    .D(sdram_cas_n_glue_set_6846),
    .R(sys_rst),
    .Q(sdram_cas_n_OBUF_605)
  );
  FDR   sdram_cs_n_5285 (
    .C(sys_clk),
    .D(sdram_cs_n_glue_set_6847),
    .R(sys_rst),
    .Q(sdram_cs_n_OBUF_608)
  );
  FDR   sdram_ras_n_5286 (
    .C(sys_clk),
    .D(sdram_ras_n_glue_set_6848),
    .R(sys_rst),
    .Q(sdram_ras_n_OBUF_606)
  );
  FDR   sdram_we_n_5287 (
    .C(sys_clk),
    .D(sdram_we_n_glue_set_6849),
    .R(sys_rst),
    .Q(sdram_we_n_OBUF_607)
  );
  FDS   serial_tx_5288 (
    .C(sys_clk),
    .D(serial_tx_glue_rst_6850),
    .S(sys_rst),
    .Q(serial_tx_OBUF_1091)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_opened_glue_set_6851),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row_opened_1103)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_opened_glue_set_6852),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row_opened_1106)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_opened_glue_set_6853),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row_opened_1109)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_twtpcon_count_0_glue_set_6854),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_twtpcon_count_1_glue_set_6855),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_twtpcon_count_0_glue_set_6856),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_twtpcon_count_1_glue_set_6857),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_twtpcon_count_0_glue_set_6858),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_twtpcon_count_1_glue_set_6859),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_twtpcon_count_0_glue_set_6860),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_twtpcon_count_1_glue_set_6861),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_0_glue_set_6862),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_1_glue_set_6863),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_2_glue_set_6864),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_3_glue_set_6865),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_4 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_4_glue_set_6866),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_0_glue_set_6867),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_1_glue_set_6868),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_2_glue_set_6869),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_3_glue_set_6870),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[3])
  );
  FDR   \lm32_cpu/write_enable_m  (
    .C(sys_clk),
    .D(\lm32_cpu/write_enable_m_glue_set_6871 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/write_enable_m_4011 )
  );
  FDR   \lm32_cpu/instruction_unit/i_cyc_o  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/i_cyc_o_glue_set_6872 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_cyc_o_143 )
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_3  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_3_glue_set_6873 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [3])
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_2_glue_set_6874 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [2])
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_1_glue_set_6875 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [1])
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_0  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_0_glue_set_6876 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [0])
  );
  FDR   \lm32_cpu/load_store_unit/d_cyc_o  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_cyc_o_glue_set_6878 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_cyc_o_144 )
  );
  FDR   \lm32_cpu/load_store_unit/stall_wb_load  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/stall_wb_load_glue_set_6880 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/stall_wb_load_4447 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/stall_wb_load_glue_ce  (
    .I0(\lm32_cpu/load_store_unit/_n0361_inv ),
    .I1(\lm32_cpu/load_store_unit/stall_wb_load_4447 ),
    .I2(Mram_mem_27),
    .O(\lm32_cpu/load_store_unit/stall_wb_load_glue_ce_6879 )
  );
  FDR   \lm32_cpu/load_store_unit/d_we_o  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_we_o_glue_set_6881 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/d_we_o_145 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<0>_rt  (
    .I0(basesoc_timer0_value[0]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_cy<0>_rt_6882 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt  (
    .I0(basesoc_ctrl_bus_errors[1]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_6883 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt  (
    .I0(basesoc_ctrl_bus_errors[2]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_6884 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt  (
    .I0(basesoc_ctrl_bus_errors[3]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_6885 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt  (
    .I0(basesoc_ctrl_bus_errors[4]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_6886 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt  (
    .I0(basesoc_ctrl_bus_errors[5]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_6887 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt  (
    .I0(basesoc_ctrl_bus_errors[6]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_6888 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt  (
    .I0(basesoc_ctrl_bus_errors[7]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_6889 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt  (
    .I0(basesoc_ctrl_bus_errors[8]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_6890 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt  (
    .I0(basesoc_ctrl_bus_errors[9]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_6891 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt  (
    .I0(basesoc_ctrl_bus_errors[10]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_6892 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt  (
    .I0(basesoc_ctrl_bus_errors[11]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_6893 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt  (
    .I0(basesoc_ctrl_bus_errors[12]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_6894 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt  (
    .I0(basesoc_ctrl_bus_errors[13]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_6895 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt  (
    .I0(basesoc_ctrl_bus_errors[14]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_6896 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt  (
    .I0(basesoc_ctrl_bus_errors[15]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_6897 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt  (
    .I0(basesoc_ctrl_bus_errors[16]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_6898 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt  (
    .I0(basesoc_ctrl_bus_errors[17]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_6899 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt  (
    .I0(basesoc_ctrl_bus_errors[18]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_6900 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt  (
    .I0(basesoc_ctrl_bus_errors[19]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_6901 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt  (
    .I0(basesoc_ctrl_bus_errors[20]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_6902 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt  (
    .I0(basesoc_ctrl_bus_errors[21]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_6903 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt  (
    .I0(basesoc_ctrl_bus_errors[22]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_6904 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt  (
    .I0(basesoc_ctrl_bus_errors[23]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_6905 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt  (
    .I0(basesoc_ctrl_bus_errors[24]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_6906 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt  (
    .I0(basesoc_ctrl_bus_errors[25]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_6907 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt  (
    .I0(basesoc_ctrl_bus_errors[26]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_6908 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt  (
    .I0(basesoc_ctrl_bus_errors[27]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_6909 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt  (
    .I0(basesoc_ctrl_bus_errors[28]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_6910 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt  (
    .I0(basesoc_ctrl_bus_errors[29]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_6911 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt  (
    .I0(basesoc_ctrl_bus_errors[30]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_6912 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<30>_rt  (
    .I0(\lm32_cpu/Result<30>_FRB_3473 ),
    .O(\lm32_cpu/Mcount_cc_cy<30>_rt_6913 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<29>_rt  (
    .I0(\lm32_cpu/Result<29>_FRB_3474 ),
    .O(\lm32_cpu/Mcount_cc_cy<29>_rt_6914 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<28>_rt  (
    .I0(\lm32_cpu/Result<28>_FRB_3475 ),
    .O(\lm32_cpu/Mcount_cc_cy<28>_rt_6915 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<27>_rt  (
    .I0(\lm32_cpu/Result<27>_FRB_3476 ),
    .O(\lm32_cpu/Mcount_cc_cy<27>_rt_6916 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<26>_rt  (
    .I0(\lm32_cpu/Result<26>_FRB_3477 ),
    .O(\lm32_cpu/Mcount_cc_cy<26>_rt_6917 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<25>_rt  (
    .I0(\lm32_cpu/Result<25>_FRB_3478 ),
    .O(\lm32_cpu/Mcount_cc_cy<25>_rt_6918 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<24>_rt  (
    .I0(\lm32_cpu/Result<24>_FRB_3479 ),
    .O(\lm32_cpu/Mcount_cc_cy<24>_rt_6919 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<23>_rt  (
    .I0(\lm32_cpu/Result<23>_FRB_3480 ),
    .O(\lm32_cpu/Mcount_cc_cy<23>_rt_6920 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<22>_rt  (
    .I0(\lm32_cpu/Result<22>_FRB_3481 ),
    .O(\lm32_cpu/Mcount_cc_cy<22>_rt_6921 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<21>_rt  (
    .I0(\lm32_cpu/Result<21>_FRB_3482 ),
    .O(\lm32_cpu/Mcount_cc_cy<21>_rt_6922 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<20>_rt  (
    .I0(\lm32_cpu/Result<20>_FRB_3483 ),
    .O(\lm32_cpu/Mcount_cc_cy<20>_rt_6923 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<19>_rt  (
    .I0(\lm32_cpu/Result<19>_FRB_3484 ),
    .O(\lm32_cpu/Mcount_cc_cy<19>_rt_6924 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<18>_rt  (
    .I0(\lm32_cpu/Result<18>_FRB_3485 ),
    .O(\lm32_cpu/Mcount_cc_cy<18>_rt_6925 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<17>_rt  (
    .I0(\lm32_cpu/Result<17>_FRB_3486 ),
    .O(\lm32_cpu/Mcount_cc_cy<17>_rt_6926 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<16>_rt  (
    .I0(\lm32_cpu/Result<16>_FRB_3487 ),
    .O(\lm32_cpu/Mcount_cc_cy<16>_rt_6927 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<15>_rt  (
    .I0(\lm32_cpu/Result<15>_FRB_3488 ),
    .O(\lm32_cpu/Mcount_cc_cy<15>_rt_6928 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<14>_rt  (
    .I0(\lm32_cpu/Result<14>_FRB_3489 ),
    .O(\lm32_cpu/Mcount_cc_cy<14>_rt_6929 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<13>_rt  (
    .I0(\lm32_cpu/Result<13>_FRB_3490 ),
    .O(\lm32_cpu/Mcount_cc_cy<13>_rt_6930 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<12>_rt  (
    .I0(\lm32_cpu/Result<12>_FRB_3491 ),
    .O(\lm32_cpu/Mcount_cc_cy<12>_rt_6931 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<11>_rt  (
    .I0(\lm32_cpu/Result<11>_FRB_3492 ),
    .O(\lm32_cpu/Mcount_cc_cy<11>_rt_6932 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<10>_rt  (
    .I0(\lm32_cpu/Result<10>_FRB_3493 ),
    .O(\lm32_cpu/Mcount_cc_cy<10>_rt_6933 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<9>_rt  (
    .I0(\lm32_cpu/Result<9>_FRB_3494 ),
    .O(\lm32_cpu/Mcount_cc_cy<9>_rt_6934 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<8>_rt  (
    .I0(\lm32_cpu/Result<8>_FRB_3495 ),
    .O(\lm32_cpu/Mcount_cc_cy<8>_rt_6935 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<7>_rt  (
    .I0(\lm32_cpu/Result<7>_FRB_3496 ),
    .O(\lm32_cpu/Mcount_cc_cy<7>_rt_6936 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<6>_rt  (
    .I0(\lm32_cpu/Result<6>_FRB_3497 ),
    .O(\lm32_cpu/Mcount_cc_cy<6>_rt_6937 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<5>_rt  (
    .I0(\lm32_cpu/Result<5>_FRB_3498 ),
    .O(\lm32_cpu/Mcount_cc_cy<5>_rt_6938 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<4>_rt  (
    .I0(\lm32_cpu/Result<4>_FRB_3499 ),
    .O(\lm32_cpu/Mcount_cc_cy<4>_rt_6939 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<3>_rt  (
    .I0(\lm32_cpu/Result<3>_FRB_3500 ),
    .O(\lm32_cpu/Mcount_cc_cy<3>_rt_6940 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<2>_rt  (
    .I0(\lm32_cpu/Result<2>_FRB_3501 ),
    .O(\lm32_cpu/Mcount_cc_cy<2>_rt_6941 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<1>_rt  (
    .I0(\lm32_cpu/Result<1>_FRB_3502 ),
    .O(\lm32_cpu/Mcount_cc_cy<1>_rt_6942 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [30]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt_6943 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [29]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt_6944 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [28]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt_6945 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [27]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt_6946 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [26]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt_6947 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [25]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt_6948 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [24]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt_6949 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [23]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt_6950 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [22]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt_6951 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [21]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt_6952 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [20]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt_6953 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [19]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt_6954 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [18]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt_6955 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [17]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt_6956 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [16]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt_6957 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [15]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt_6958 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [14]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt_6959 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [13]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt_6960 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [12]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt_6961 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [11]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt_6962 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [10]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt_6963 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [9]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt_6964 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [8]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt_6965 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [7]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt_6966 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [6]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt_6967 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [5]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt_6968 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [4]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt_6969 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [3]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt_6970 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt  (
    .I0(\lm32_cpu/instruction_unit/icache/flush_set [0]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_6971 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt  (
    .I0(\lm32_cpu/load_store_unit/dcache/flush_set [0]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_6972 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt  (
    .I0(basesoc_ctrl_bus_errors[31]),
    .O(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_6973 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_xor<31>_rt  (
    .I0(\lm32_cpu/Result<31>_FRB_3472 ),
    .O(\lm32_cpu/Mcount_cc_xor<31>_rt_6974 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [31]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>_rt_6975 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_clk (
    .C(sys_clk),
    .D(spiflash_clk_rstpot_6976),
    .R(sys_rst),
    .Q(spiflash_clk_781)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_ack (
    .C(sys_clk),
    .D(basesoc_bus_wishbone_ack_rstpot_6977),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_ack_665)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  spiflash_bitbang_en_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank4_bitbang_en0_re),
    .I1(spiflash_bitbang_en_storage_full_1016),
    .I2(basesoc_interface_dat_w[0]),
    .O(spiflash_bitbang_en_storage_full_rstpot_6978)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_en_storage_full (
    .C(sys_clk),
    .D(spiflash_bitbang_en_storage_full_rstpot_6978),
    .R(sys_rst),
    .Q(spiflash_bitbang_en_storage_full_1016)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_en_storage_full (
    .C(sys_clk),
    .D(basesoc_timer0_en_storage_full_rstpot_6979),
    .R(sys_rst),
    .Q(basesoc_timer0_en_storage_full_1017)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_eventmanager_storage_full (
    .C(sys_clk),
    .D(basesoc_timer0_eventmanager_storage_full_rstpot_6980),
    .R(sys_rst),
    .Q(basesoc_timer0_eventmanager_storage_full_1018)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_cache (
    .C(sys_clk),
    .D(basesoc_cache_rstpot_6981),
    .R(sys_rst),
    .Q(basesoc_cache_967)
  );
  FDR   \lm32_cpu/valid_m  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_m_rstpot_6982 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/valid_m_4273 )
  );
  FDR   \lm32_cpu/valid_d  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_d_rstpot_6983 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/valid_d_4275 )
  );
  FDR   \lm32_cpu/valid_x  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_x_rstpot_6984 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/valid_x_4274 )
  );
  FDR   \lm32_cpu/interrupt_unit/ie  (
    .C(sys_clk),
    .D(\lm32_cpu/interrupt_unit/ie_rstpot_6985 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/ie_4560 )
  );
  FDR   \lm32_cpu/interrupt_unit/eie  (
    .C(sys_clk),
    .D(\lm32_cpu/interrupt_unit/eie_rstpot_6986 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/interrupt_unit/eie_4561 )
  );
  FDR   \lm32_cpu/load_store_unit/wb_load_complete  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_load_complete_rstpot_6987 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/wb_load_complete_5202 )
  );
  FDR   \lm32_cpu/valid_f  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_f_rstpot_6988 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/valid_f_4012 )
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_sram_bus_ack (
    .C(sys_clk),
    .D(basesoc_sram_bus_ack_rstpot_6989),
    .Q(basesoc_sram_bus_ack_315)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_we (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_payload_we_rstpot_6990),
    .Q(basesoc_sdram_cmd_payload_we_516)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_6991),
    .Q(basesoc_interface_we_620)
  );
  FD   \lm32_cpu/dflush_m  (
    .C(sys_clk),
    .D(\lm32_cpu/dflush_m_rstpot1_6992 ),
    .Q(\lm32_cpu/dflush_m_4036 )
  );
  FDS   \lm32_cpu/Result<0>_FRB  (
    .C(sys_clk),
    .D(N2721),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<0>_FRB_3503 )
  );
  FDR   \lm32_cpu/Result<1>_FRB  (
    .C(sys_clk),
    .D(N2731),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<1>_FRB_3502 )
  );
  FDR   \lm32_cpu/Result<2>_FRB  (
    .C(sys_clk),
    .D(N2741),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<2>_FRB_3501 )
  );
  FDR   \lm32_cpu/Result<3>_FRB  (
    .C(sys_clk),
    .D(N2751),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<3>_FRB_3500 )
  );
  FDR   \lm32_cpu/Result<4>_FRB  (
    .C(sys_clk),
    .D(N2761),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<4>_FRB_3499 )
  );
  FDR   \lm32_cpu/Result<5>_FRB  (
    .C(sys_clk),
    .D(N2771),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<5>_FRB_3498 )
  );
  FDR   \lm32_cpu/Result<6>_FRB  (
    .C(sys_clk),
    .D(N2781),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<6>_FRB_3497 )
  );
  FDR   \lm32_cpu/Result<7>_FRB  (
    .C(sys_clk),
    .D(N2791),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<7>_FRB_3496 )
  );
  FDR   \lm32_cpu/Result<8>_FRB  (
    .C(sys_clk),
    .D(N2801),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<8>_FRB_3495 )
  );
  FDR   \lm32_cpu/Result<9>_FRB  (
    .C(sys_clk),
    .D(N2811),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<9>_FRB_3494 )
  );
  FDR   \lm32_cpu/Result<10>_FRB  (
    .C(sys_clk),
    .D(N2821),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<10>_FRB_3493 )
  );
  FDR   \lm32_cpu/Result<11>_FRB  (
    .C(sys_clk),
    .D(N2831),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<11>_FRB_3492 )
  );
  FDR   \lm32_cpu/Result<12>_FRB  (
    .C(sys_clk),
    .D(N2841),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<12>_FRB_3491 )
  );
  FDR   \lm32_cpu/Result<13>_FRB  (
    .C(sys_clk),
    .D(N2851),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<13>_FRB_3490 )
  );
  FDR   \lm32_cpu/Result<14>_FRB  (
    .C(sys_clk),
    .D(N2861),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<14>_FRB_3489 )
  );
  FDR   \lm32_cpu/Result<15>_FRB  (
    .C(sys_clk),
    .D(N2871),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<15>_FRB_3488 )
  );
  FDR   \lm32_cpu/Result<16>_FRB  (
    .C(sys_clk),
    .D(N2881),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<16>_FRB_3487 )
  );
  FDR   \lm32_cpu/Result<17>_FRB  (
    .C(sys_clk),
    .D(N2891),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<17>_FRB_3486 )
  );
  FDR   \lm32_cpu/Result<18>_FRB  (
    .C(sys_clk),
    .D(N2901),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<18>_FRB_3485 )
  );
  FDR   \lm32_cpu/Result<19>_FRB  (
    .C(sys_clk),
    .D(N2911),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<19>_FRB_3484 )
  );
  FDR   \lm32_cpu/Result<20>_FRB  (
    .C(sys_clk),
    .D(N2921),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<20>_FRB_3483 )
  );
  FDR   \lm32_cpu/Result<21>_FRB  (
    .C(sys_clk),
    .D(N2931),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<21>_FRB_3482 )
  );
  FDR   \lm32_cpu/Result<22>_FRB  (
    .C(sys_clk),
    .D(N2941),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<22>_FRB_3481 )
  );
  FDR   \lm32_cpu/Result<23>_FRB  (
    .C(sys_clk),
    .D(N2951),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<23>_FRB_3480 )
  );
  FDR   \lm32_cpu/Result<24>_FRB  (
    .C(sys_clk),
    .D(N2961),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<24>_FRB_3479 )
  );
  FDR   \lm32_cpu/Result<25>_FRB  (
    .C(sys_clk),
    .D(N2971),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<25>_FRB_3478 )
  );
  FDR   \lm32_cpu/Result<26>_FRB  (
    .C(sys_clk),
    .D(N298),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<26>_FRB_3477 )
  );
  FDR   \lm32_cpu/Result<27>_FRB  (
    .C(sys_clk),
    .D(N299),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<27>_FRB_3476 )
  );
  FDR   \lm32_cpu/Result<28>_FRB  (
    .C(sys_clk),
    .D(N300),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<28>_FRB_3475 )
  );
  FDR   \lm32_cpu/Result<29>_FRB  (
    .C(sys_clk),
    .D(N3011),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<29>_FRB_3474 )
  );
  FDR   \lm32_cpu/Result<30>_FRB  (
    .C(sys_clk),
    .D(N302),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<30>_FRB_3473 )
  );
  FDR   \lm32_cpu/Result<31>_FRB  (
    .C(sys_clk),
    .D(N304),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/Result<31>_FRB_3472 )
  );
  FDSE   \lm32_cpu/w_result_sel_mul_m_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/exception_x ),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/w_result_sel_mul_m_BRB0_7026 )
  );
  FDE   \lm32_cpu/w_result_sel_mul_m_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/w_result_sel_mul_x ),
    .Q(\lm32_cpu/w_result_sel_mul_m_BRB1_7027 )
  );
  FDE   \lm32_cpu/w_result_sel_load_m_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_x_4128 ),
    .Q(\lm32_cpu/w_result_sel_load_m_BRB1_7028 )
  );
  FDRE   \lm32_cpu/branch_predict_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bi_unconditional ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_predict_x_BRB0_7029 )
  );
  FDRE   \lm32_cpu/branch_predict_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bi_conditional ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_predict_x_BRB1_7030 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_en_0_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_storage_full[0]),
    .R(sys_rst),
    .Q(ddrphy_rddata_en_0_BRB0_7031)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_en_0_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_command_storage_full[5]),
    .R(sys_rst),
    .Q(ddrphy_rddata_en_0_BRB2_7032)
  );
  FDSE   \lm32_cpu/m_result_sel_shift_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [30]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB0_7033 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB1_7034 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [28]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB2_7035 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [27]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB3_7036 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [29]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB4_7037 )
  );
  FDE   \lm32_cpu/m_result_sel_compare_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [30]),
    .Q(\lm32_cpu/m_result_sel_compare_x_BRB1_7038 )
  );
  FDRE   \lm32_cpu/branch_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/branch_x_BRB0_7039 )
  );
  FDE   \lm32_cpu/branch_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [31]),
    .Q(\lm32_cpu/branch_x_BRB1_7040 )
  );
  FDRE   \lm32_cpu/m_bypass_enable_x_BRB4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/m_bypass_enable_x_BRB4_7041 )
  );
  FDSE   \lm32_cpu/w_result_sel_mul_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .S(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/w_result_sel_mul_x_BRB0_7042 )
  );
  FDE   \lm32_cpu/w_result_sel_mul_x_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/decoder/load1_6092 ),
    .Q(\lm32_cpu/w_result_sel_mul_x_BRB2_7043 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_en_1_BRB0 (
    .C(sys_clk),
    .D(ddrphy_rddata_en_0_BRB0_7031),
    .R(sys_rst),
    .Q(ddrphy_rddata_en_1_BRB0_7044)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_en_1_BRB2 (
    .C(sys_clk),
    .D(ddrphy_rddata_en_0_BRB2_7032),
    .R(sys_rst),
    .Q(ddrphy_rddata_en_1_BRB2_7045)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_en_2_BRB0 (
    .C(sys_clk),
    .D(ddrphy_rddata_en_1_BRB0_7044),
    .R(sys_rst),
    .Q(ddrphy_rddata_en_2_BRB0_7046)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_en_2_BRB2 (
    .C(sys_clk),
    .D(ddrphy_rddata_en_1_BRB2_7045),
    .R(sys_rst),
    .Q(ddrphy_rddata_en_2_BRB2_7048)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_6 (
    .C(sys_clk),
    .D(Mram_mem_27),
    .PRE(xilinxasyncresetsynchronizerimpl),
    .Q(xilinxasyncresetsynchronizerimpl_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_1_7 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl),
    .Q(sys_rst)
  );
  LUT6 #(
    .INIT ( 64'h0A000A000000CCCC ))
  \lm32_cpu/valid_x_rstpot  (
    .I0(\lm32_cpu/valid_x_4274 ),
    .I1(\lm32_cpu/valid_d_4275 ),
    .I2(\lm32_cpu/kill_x ),
    .I3(\lm32_cpu/stall_x ),
    .I4(\lm32_cpu/kill_d ),
    .I5(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/valid_x_rstpot_6984 )
  );
  LUT6 #(
    .INIT ( 64'hD8D8DDD8FAFAFFFA ))
  \lm32_cpu/load_store_unit/d_cyc_o_glue_ce  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_609_o ),
    .I2(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_612_o ),
    .I3(\lm32_cpu/store_q_m ),
    .I4(\lm32_cpu/stall_m ),
    .I5(basesoc_lm32_dbus_ack),
    .O(\lm32_cpu/load_store_unit/d_cyc_o_glue_ce_6877 )
  );
  LUT6 #(
    .INIT ( 64'h5151510040404000 ))
  \lm32_cpu/dflush_m_rstpot1  (
    .I0(sys_rst_basesoc_lm32_reset_OR_539_o),
    .I1(\lm32_cpu/instruction_unit/stall_m_inv ),
    .I2(\lm32_cpu/csr_x[2]_PWR_10_o_equal_186_o ),
    .I3(\lm32_cpu/csr_write_enable_k_q_x ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/dflush_m_4036 ),
    .O(\lm32_cpu/dflush_m_rstpot1_6992 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  spiflash_dq_oe_glue_set (
    .I0(\spiflash_counter[7]_GND_1_o_equal_916_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I2(spiflash_dq_oe_1097),
    .O(spiflash_dq_oe_glue_set_6833)
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  spiflash_cs_n_glue_rst (
    .I0(spiflash_cs_n_1098),
    .I1(sys_rst),
    .I2(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o ),
    .I3(\spiflash_counter[7]_PWR_1_o_equal_917_o ),
    .O(spiflash_cs_n_glue_rst_6836)
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/write_enable_m_glue_set  (
    .I0(\lm32_cpu/instruction_unit/stall_m_inv ),
    .I1(\lm32_cpu/write_enable_x_4137 ),
    .I2(\lm32_cpu/write_enable_m_4011 ),
    .I3(\lm32_cpu/exception_x ),
    .I4(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/write_enable_m_glue_set_6871 )
  );
  LUT4 #(
    .INIT ( 16'h2F22 ))
  basesoc_uart_tx_pending_glue_set (
    .I0(basesoc_uart_tx_old_trigger_411),
    .I1(basesoc_uart_tx_trigger),
    .I2(basesoc_uart_tx_clear),
    .I3(basesoc_uart_tx_pending_1092),
    .O(basesoc_uart_tx_pending_glue_set_6830)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  basesoc_uart_rx_pending_glue_set (
    .I0(basesoc_uart_rx_old_trigger_412),
    .I1(basesoc_uart_rx_fifo_readable_1095),
    .I2(basesoc_uart_rx_clear),
    .I3(basesoc_uart_rx_pending_1093),
    .O(basesoc_uart_rx_pending_glue_set_6832)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  basesoc_timer0_zero_pending_glue_set (
    .I0(basesoc_timer0_zero_trigger_INV_176_o),
    .I1(basesoc_timer0_zero_old_trigger_445),
    .I2(basesoc_timer0_zero_clear_1623),
    .I3(basesoc_timer0_zero_pending_1096),
    .O(basesoc_timer0_zero_pending_glue_set_6835)
  );
  LUT5 #(
    .INIT ( 32'h14141450 ))
  basesoc_cache_rstpot (
    .I0(cache_state_FSM_FFd3_1466),
    .I1(basesoc_ack),
    .I2(basesoc_cache_967),
    .I3(cache_state_FSM_FFd1_646),
    .I4(cache_state_FSM_FFd2_2479),
    .O(basesoc_cache_rstpot_6981)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \lm32_cpu/valid_d_rstpot_SW0  (
    .I0(\lm32_cpu/valid_f_4012 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/kill_f ),
    .O(N3541)
  );
  LUT6 #(
    .INIT ( 64'h00AA00AA00000303 ))
  \lm32_cpu/valid_d_rstpot  (
    .I0(\lm32_cpu/valid_d_4275 ),
    .I1(\lm32_cpu/icache_refill_request ),
    .I2(\lm32_cpu/branch_taken_m_3570 ),
    .I3(\lm32_cpu/kill_d ),
    .I4(N3541),
    .I5(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/valid_d_rstpot_6983 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_3_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_3_glue_set_6873 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_2_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_2_glue_set_6874 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_1_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_1_glue_set_6875 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_0_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_0_glue_set_6876 )
  );
  LUT3 #(
    .INIT ( 8'h4F ))
  basesoc_uart_rx_fifo_readable_glue_set (
    .I0(basesoc_uart_rx_clear),
    .I1(basesoc_uart_rx_fifo_readable_1095),
    .I2(n0075),
    .O(basesoc_uart_rx_fifo_readable_glue_set_6834)
  );
  LUT4 #(
    .INIT ( 16'h2272 ))
  basesoc_uart_phy_tx_busy_glue_set (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(Mmux_GND_1_o_GND_1_o_MUX_261_o11),
    .I2(basesoc_uart_tx_fifo_readable_1094),
    .I3(basesoc_uart_phy_sink_ready_343),
    .O(basesoc_uart_phy_tx_busy_glue_set_6831)
  );
  LUT3 #(
    .INIT ( 8'h4F ))
  basesoc_uart_tx_fifo_readable_glue_set (
    .I0(basesoc_uart_phy_sink_ready_343),
    .I1(basesoc_uart_tx_fifo_readable_1094),
    .I2(n0055),
    .O(basesoc_uart_tx_fifo_readable_glue_set_6845)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  basesoc_sdram_cmd_payload_we_rstpot (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(refresher_state_FSM_FFd2_621),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[2]),
    .I4(\refresher_state_FSM_FFd2-In1 ),
    .I5(sys_rst),
    .O(basesoc_sdram_cmd_payload_we_rstpot_6990)
  );
  LUT6 #(
    .INIT ( 64'h0000040004000000 ))
  \lm32_cpu/decoder/Mmux_x_result_sel_mc_arith1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(\lm32_cpu/x_result_sel_mc_arith_d )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  basesoc_interface_we_rstpot (
    .I0(basesoc_counter[1]),
    .I1(sys_rst),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/load_store_unit/d_we_o_145 ),
    .I4(basesoc_counter[0]),
    .O(basesoc_interface_we_rstpot_6991)
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<4>11  (
    .I0(basesoc_uart_tx_fifo_level0[4]),
    .I1(basesoc_uart_tx_fifo_wrport_we),
    .I2(Mcount_basesoc_uart_tx_fifo_level0_lut[3]),
    .I3(basesoc_uart_tx_fifo_level0[3]),
    .I4(Mcount_basesoc_uart_tx_fifo_level0_cy[2]),
    .O(Result[4])
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/interrupt_unit/eie_rstpot  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/interrupt_unit/eie_4561 ),
    .I2(\lm32_cpu/eret_k_q_x ),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I5(\lm32_cpu/interrupt_unit/eie_ie_MUX_1396_o ),
    .O(\lm32_cpu/interrupt_unit/eie_rstpot_6986 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAEAAAA ))
  \lm32_cpu/load_store_unit/stall_wb_load_glue_set  (
    .I0(\lm32_cpu/load_store_unit/stall_wb_load_glue_ce_6879 ),
    .I1(\lm32_cpu/adder_result_x[31] ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I4(\lm32_cpu/load_q_x ),
    .I5(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/load_store_unit/stall_wb_load_glue_set_6880 )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<16>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [18]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [16]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [16])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<17>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [19]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [17]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [17])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<18>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [20]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [18])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<19>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [21]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [19])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<20>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [22]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [20]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [20])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<21>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [23]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [21]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [21])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<22>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [24]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [22]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [22])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<23>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [25]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [23]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [23])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<24>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [24])
  );
  LUT6 #(
    .INIT ( 64'hAEAAAAAAA2AAAAAA ))
  basesoc_timer0_en_storage_full_rstpot (
    .I0(basesoc_timer0_en_storage_full_1017),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_423_o),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ),
    .I5(basesoc_interface_dat_w[0]),
    .O(basesoc_timer0_en_storage_full_rstpot_6979)
  );
  LUT6 #(
    .INIT ( 64'hAEAAAAAAA2AAAAAA ))
  basesoc_timer0_eventmanager_storage_full_rstpot (
    .I0(basesoc_timer0_eventmanager_storage_full_1018),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_423_o),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ),
    .I5(basesoc_interface_dat_w[0]),
    .O(basesoc_timer0_eventmanager_storage_full_rstpot_6980)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  spiflash_clk_rstpot (
    .I0(spiflash_i1[0]),
    .I1(spiflash_clk_781),
    .O(spiflash_clk_rstpot_6976)
  );
  LUT5 #(
    .INIT ( 32'h08800F80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In5_SW0  (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_cmd_basesoc_sdram_bankmachine3_cmd_payload_is_read_OR_127_o),
    .I1(basesoc_sdram_bankmachine3_cmd_valid),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_3177 ),
    .O(N3561)
  );
  LUT5 #(
    .INIT ( 32'hFFFFBA8A ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In5  (
    .I0(N3561),
    .I1(_n3425),
    .I2(rhs_array_muxed6),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6364 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h1110111011105554 ))
  Mmux_array_muxed125 (
    .I0(multiplexer_state_FSM_FFd1_643),
    .I1(multiplexer_state_FSM_FFd2_644),
    .I2(Mmux_array_muxed121_6270),
    .I3(Mmux_array_muxed123_6272),
    .I4(multiplexer_state_FSM_FFd3_645),
    .I5(basesoc_sdram_dfi_p0_cs_n_310),
    .O(array_muxed1[10])
  );
  LUT4 #(
    .INIT ( 16'hEFAB ))
  sdram_cas_n_glue_set (
    .I0(_n5092),
    .I1(basesoc_sdram_storage_full[0]),
    .I2(basesoc_sdram_command_storage_full[2]),
    .I3(basesoc_sdram_dfi_p0_cas_n_602),
    .O(sdram_cas_n_glue_set_6846)
  );
  LUT4 #(
    .INIT ( 16'hEFAB ))
  sdram_cs_n_glue_set (
    .I0(_n5092),
    .I1(basesoc_sdram_storage_full[0]),
    .I2(basesoc_sdram_command_storage_full[0]),
    .I3(basesoc_sdram_dfi_p0_cs_n_310),
    .O(sdram_cs_n_glue_set_6847)
  );
  LUT4 #(
    .INIT ( 16'hEFAB ))
  sdram_ras_n_glue_set (
    .I0(_n5092),
    .I1(basesoc_sdram_storage_full[0]),
    .I2(basesoc_sdram_command_storage_full[3]),
    .I3(basesoc_sdram_dfi_p0_ras_n_603),
    .O(sdram_ras_n_glue_set_6848)
  );
  LUT4 #(
    .INIT ( 16'hEFAB ))
  sdram_we_n_glue_set (
    .I0(_n5092),
    .I1(basesoc_sdram_storage_full[0]),
    .I2(basesoc_sdram_command_storage_full[1]),
    .I3(basesoc_sdram_dfi_p0_we_n_604),
    .O(sdram_we_n_glue_set_6849)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFECFF ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In23_SW0  (
    .I0(\lm32_cpu/valid_d_4275 ),
    .I1(\lm32_cpu/instruction_unit/icache/way_match ),
    .I2(\lm32_cpu/branch_predict_taken_d ),
    .I3(\lm32_cpu/instruction_unit/icache_read_enable_f ),
    .I4(\lm32_cpu/stall_a ),
    .I5(\lm32_cpu/iflush1 ),
    .O(N3581)
  );
  LUT6 #(
    .INIT ( 64'hFFDCDCDC77545454 ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In23  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 ),
    .I4(\lm32_cpu/instruction_unit/icache_refill_ready_4815 ),
    .I5(N3581),
    .O(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \lm32_cpu/exception_x_stall_x_AND_1719_o1  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/exception_x ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/valid_x_4274 ),
    .O(\lm32_cpu/exception_x_stall_x_AND_1719_o )
  );
  LUT6 #(
    .INIT ( 64'h7FFF2AFFFFFFFFFF ))
  \bankmachine2_state_FSM_FFd3-In111  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_bankmachine3_cmd_valid),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_cmd_basesoc_sdram_bankmachine3_cmd_payload_is_read_OR_127_o),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_3177 ),
    .I5(_n3425),
    .O(\bankmachine2_state_FSM_FFd3-In11 )
  );
  LUT6 #(
    .INIT ( 64'h08080808FF080808 ))
  roundrobin0_grant_roundrobin3_grant_OR_355_o3_SW0 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_817),
    .I1(roundrobin0_grant_roundrobin3_grant_OR_352_o14),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_818),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_858),
    .I4(roundrobin0_grant_roundrobin3_grant_OR_352_o13),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_859),
    .O(N3621)
  );
  LUT5 #(
    .INIT ( 32'h08080800 ))
  roundrobin0_grant_roundrobin3_grant_OR_355_o3 (
    .I0(rhs_array_muxed6),
    .I1(_n3425),
    .I2(basesoc_sdram_cmd_valid),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_355_o1_6264),
    .I4(N3621),
    .O(roundrobin0_grant_roundrobin3_grant_OR_355_o)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  roundrobin0_grant_roundrobin3_grant_OR_352_o3_SW0 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_818),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_817),
    .I2(roundrobin0_grant_roundrobin3_grant_OR_352_o14),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_859),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_858),
    .I5(roundrobin0_grant_roundrobin3_grant_OR_352_o13),
    .O(N364)
  );
  LUT5 #(
    .INIT ( 32'h08080800 ))
  roundrobin0_grant_roundrobin3_grant_OR_352_o3 (
    .I0(rhs_array_muxed6),
    .I1(_n3425),
    .I2(basesoc_sdram_cmd_valid),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_352_o1_6265),
    .I4(N364),
    .O(roundrobin0_grant_roundrobin3_grant_OR_352_o)
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0181  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0141 ),
    .I3(\lm32_cpu/x_result [23]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [23]),
    .O(\lm32_cpu/d_result_0 [23])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0191  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0151 ),
    .I3(\lm32_cpu/x_result [24]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [24]),
    .O(\lm32_cpu/d_result_0 [24])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0201  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0161 ),
    .I3(\lm32_cpu/x_result [25]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [25]),
    .O(\lm32_cpu/d_result_0 [25])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0211  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0171 ),
    .I3(\lm32_cpu/x_result [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [26]),
    .O(\lm32_cpu/d_result_0 [26])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0221  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0181 ),
    .I3(\lm32_cpu/x_result [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [27]),
    .O(\lm32_cpu/d_result_0 [27])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0231  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0191 ),
    .I3(\lm32_cpu/x_result [28]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [28]),
    .O(\lm32_cpu/d_result_0 [28])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0241  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0201 ),
    .I3(\lm32_cpu/x_result [29]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [29]),
    .O(\lm32_cpu/d_result_0 [29])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0261  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0212 ),
    .I3(\lm32_cpu/x_result [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [30]),
    .O(\lm32_cpu/d_result_0 [30])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0271  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0221 ),
    .I3(\lm32_cpu/x_result [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [31]),
    .O(\lm32_cpu/d_result_0 [31])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_035  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0281 ),
    .I3(\lm32_cpu/x_result [10]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [10]),
    .O(\lm32_cpu/d_result_0 [10])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_041  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0291 ),
    .I3(\lm32_cpu/x_result [11]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [11]),
    .O(\lm32_cpu/d_result_0 [11])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_051  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_021 ),
    .I3(\lm32_cpu/x_result [12]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [12]),
    .O(\lm32_cpu/d_result_0 [12])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_061  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_031 ),
    .I3(\lm32_cpu/x_result [13]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [13]),
    .O(\lm32_cpu/d_result_0 [13])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_071  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_041 ),
    .I3(\lm32_cpu/x_result [14]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [14]),
    .O(\lm32_cpu/d_result_0 [14])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_081  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_051 ),
    .I3(\lm32_cpu/x_result [15]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [15]),
    .O(\lm32_cpu/d_result_0 [15])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_091  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_061 ),
    .I3(\lm32_cpu/x_result [16]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [16]),
    .O(\lm32_cpu/d_result_0 [16])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0101  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_071 ),
    .I3(\lm32_cpu/x_result [17]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [17]),
    .O(\lm32_cpu/d_result_0 [17])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0111  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_081 ),
    .I3(\lm32_cpu/x_result [18]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [18]),
    .O(\lm32_cpu/d_result_0 [18])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0121  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_091 ),
    .I3(\lm32_cpu/x_result [19]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [19]),
    .O(\lm32_cpu/d_result_0 [19])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0151  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0101 ),
    .I3(\lm32_cpu/x_result [20]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [20]),
    .O(\lm32_cpu/d_result_0 [20])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0161  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_01112_6489 ),
    .I3(\lm32_cpu/x_result [21]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [21]),
    .O(\lm32_cpu/d_result_0 [21])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0171  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0131 ),
    .I3(\lm32_cpu/x_result [22]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [22]),
    .O(\lm32_cpu/d_result_0 [22])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0251  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0110 ),
    .I3(\lm32_cpu/x_result [2]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [2]),
    .O(\lm32_cpu/d_result_0 [2])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0281  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0111 ),
    .I3(\lm32_cpu/x_result [3]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [3]),
    .O(\lm32_cpu/d_result_0 [3])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0291  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0121 ),
    .I3(\lm32_cpu/x_result [4]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [4]),
    .O(\lm32_cpu/d_result_0 [4])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0301  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0231 ),
    .I3(\lm32_cpu/x_result [5]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [5]),
    .O(\lm32_cpu/d_result_0 [5])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0311  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0241 ),
    .I3(\lm32_cpu/x_result [6]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [6]),
    .O(\lm32_cpu/d_result_0 [6])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0321  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0251 ),
    .I3(\lm32_cpu/x_result [7]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [7]),
    .O(\lm32_cpu/d_result_0 [7])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0331  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0261 ),
    .I3(\lm32_cpu/x_result [8]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [8]),
    .O(\lm32_cpu/d_result_0 [8])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0341  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3609 ),
    .I2(\lm32_cpu/raw_x_0271 ),
    .I3(\lm32_cpu/x_result [9]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [9]),
    .O(\lm32_cpu/d_result_0 [9])
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \lm32_cpu/modulus_q_d_SW1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I4(\lm32_cpu/valid_d_4275 ),
    .O(N366)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  \lm32_cpu/modulus_q_d  (
    .I0(\lm32_cpu/branch_taken_m_3570 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/icache_refill_request ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(N366),
    .O(\lm32_cpu/modulus_q_d_3645 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>9 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>9 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<2>11  (
    .I0(basesoc_uart_tx_fifo_wrport_we),
    .I1(basesoc_uart_tx_fifo_level0[2]),
    .I2(basesoc_uart_tx_fifo_level0[0]),
    .I3(basesoc_uart_tx_fifo_level0[1]),
    .O(\Result<2>2_2008 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>18 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>12 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>14 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<1>11  (
    .I0(basesoc_uart_tx_fifo_wrport_we),
    .I1(basesoc_uart_tx_fifo_level0[0]),
    .I2(basesoc_uart_tx_fifo_level0[1]),
    .O(\Result<1>2 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>18 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>12 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>14 )
  );
  LUT6 #(
    .INIT ( 64'h2222002022222222 ))
  \lm32_cpu/mc_arithmetic/Mmux__n011618  (
    .I0(\lm32_cpu/mc_arithmetic/Mmux__n011613_6765 ),
    .I1(N368),
    .I2(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .O(\lm32_cpu/mc_arithmetic/_n0116 )
  );
  LUT6 #(
    .INIT ( 64'h1010001010000000 ))
  basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_508_o11 (
    .I0(basesoc_rom_bus_ack_314),
    .I1(rhs_array_muxed32[22]),
    .I2(\basesoc_slave_sel<1><28>1 ),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .O(basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_508_o)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  basesoc_port_cmd_ready3_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(N370)
  );
  LUT6 #(
    .INIT ( 64'h0000000470707074 ))
  basesoc_port_cmd_ready3 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(\n0491<3>1 ),
    .I2(rhs_array_muxed32[8]),
    .I3(N370),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_940),
    .I5(basesoc_sdram_bankmachine2_req_lock),
    .O(basesoc_port_cmd_ready3_6373)
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  basesoc_timer0_zero_clear_SW1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(basesoc_interface_dat_w[0]),
    .I2(basesoc_interface_we_620),
    .O(N372)
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  basesoc_timer0_zero_clear (
    .I0(N372),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_csrbankarray_csrbank5_sel),
    .O(basesoc_timer0_zero_clear_1623)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(\basesoc_interface_adr[0] ),
    .I5(basesoc_interface_we_620),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank3_dfii_control0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_620),
    .O(basesoc_csrbankarray_csrbank3_dfii_control0_re)
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<1>11  (
    .I0(basesoc_uart_rx_fifo_wrport_we),
    .I1(basesoc_uart_rx_fifo_level0[0]),
    .I2(basesoc_uart_rx_fifo_level0[1]),
    .O(\Result<1>5 )
  );
  LUT4 #(
    .INIT ( 16'h88D8 ))
  _n5137_inv1 (
    .I0(basesoc_uart_phy_tx_busy_1090),
    .I1(basesoc_uart_phy_uart_clk_txen_376),
    .I2(basesoc_uart_tx_fifo_readable_1094),
    .I3(basesoc_uart_phy_sink_ready_343),
    .O(_n5137_inv)
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  Mmux_basesoc_port_cmd_payload_addr121 (
    .I0(litedramwishbone2native_state_FSM_FFd1_647),
    .I1(litedramwishbone2native_state_FSM_FFd2_648),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .O(\basesoc_port_cmd_payload_addr[1] )
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  Mmux_basesoc_port_cmd_payload_addr171 (
    .I0(litedramwishbone2native_state_FSM_FFd1_647),
    .I1(litedramwishbone2native_state_FSM_FFd2_648),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .O(\basesoc_port_cmd_payload_addr[2] )
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  Mmux_basesoc_port_cmd_payload_addr181 (
    .I0(litedramwishbone2native_state_FSM_FFd1_647),
    .I1(litedramwishbone2native_state_FSM_FFd2_648),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .O(\basesoc_port_cmd_payload_addr[3] )
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  Mmux_basesoc_port_cmd_payload_addr191 (
    .I0(litedramwishbone2native_state_FSM_FFd1_647),
    .I1(litedramwishbone2native_state_FSM_FFd2_648),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .O(\basesoc_port_cmd_payload_addr[4] )
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  Mmux_basesoc_port_cmd_payload_addr201 (
    .I0(litedramwishbone2native_state_FSM_FFd1_647),
    .I1(litedramwishbone2native_state_FSM_FFd2_648),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .O(\basesoc_port_cmd_payload_addr[5] )
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  Mmux_basesoc_port_cmd_payload_addr211 (
    .I0(litedramwishbone2native_state_FSM_FFd1_647),
    .I1(litedramwishbone2native_state_FSM_FFd2_648),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .O(\basesoc_port_cmd_payload_addr[6] )
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  Mmux_basesoc_port_cmd_payload_addr221 (
    .I0(litedramwishbone2native_state_FSM_FFd1_647),
    .I1(litedramwishbone2native_state_FSM_FFd2_648),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [8]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [8]),
    .O(\basesoc_port_cmd_payload_addr[7] )
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  Mmux_basesoc_port_cmd_payload_addr231 (
    .I0(litedramwishbone2native_state_FSM_FFd1_647),
    .I1(litedramwishbone2native_state_FSM_FFd2_648),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [9]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [9]),
    .O(\basesoc_port_cmd_payload_addr[8] )
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  Mmux_basesoc_port_cmd_payload_addr31 (
    .I0(litedramwishbone2native_state_FSM_FFd1_647),
    .I1(litedramwishbone2native_state_FSM_FFd2_648),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(\basesoc_port_cmd_payload_addr[11] )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/load_q_x1  (
    .I0(\lm32_cpu/load_x_4128 ),
    .I1(\lm32_cpu/valid_x_4274 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I4(\lm32_cpu/stall_m41 ),
    .O(\lm32_cpu/load_q_x )
  );
  LUT5 #(
    .INIT ( 32'hC8400000 ))
  basesoc_sdram_twtrcon_valid3 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(_n3425),
    .I2(basesoc_sdram_twtrcon_valid2_6380),
    .I3(basesoc_sdram_twtrcon_valid1_6379),
    .I4(rhs_array_muxed6),
    .O(basesoc_sdram_twtrcon_valid)
  );
  LUT5 #(
    .INIT ( 32'h75555555 ))
  basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_899),
    .I1(basesoc_sdram_cmd_valid),
    .I2(_n3425),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_352_o12),
    .I4(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce)
  );
  LUT5 #(
    .INIT ( 32'h75555555 ))
  basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_858),
    .I1(basesoc_sdram_cmd_valid),
    .I2(_n3425),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_352_o13),
    .I4(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \lm32_cpu/branch_m_exception_m_OR_506_o1  (
    .I0(\lm32_cpu/branch_m_4048 ),
    .I1(\lm32_cpu/valid_m_4273 ),
    .I2(\lm32_cpu/condition_met_m_4037 ),
    .I3(\lm32_cpu/branch_predict_taken_m_4046 ),
    .I4(\lm32_cpu/branch_predict_m_4047 ),
    .I5(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/branch_m_exception_m_OR_506_o )
  );
  LUT6 #(
    .INIT ( 64'h5000555540004444 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(_n3425),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_cmd_basesoc_sdram_bankmachine3_cmd_payload_is_read_OR_127_o),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_3177 ),
    .I5(N1041),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6363 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \lm32_cpu/instruction_unit/_n0211_inv1  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(basesoc_grant_1120),
    .I2(basesoc_shared_ack),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .O(\lm32_cpu/instruction_unit/_n0211_inv )
  );
  LUT6 #(
    .INIT ( 64'h2020202020207520 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd1-In1  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/kill_x ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .I3(\lm32_cpu/modulus_q_d_3645 ),
    .I4(\lm32_cpu/stall_a ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_217_o12 (
    .I0(cache_state_FSM_FFd2_2479),
    .I1(rhs_array_muxed37),
    .I2(cache_state_FSM_FFd3_1466),
    .I3(\basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o ),
    .I4(\cache_state_FSM_FFd3-In1 ),
    .I5(basesoc_slave_sel[4]),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_217_o)
  );
  LUT6 #(
    .INIT ( 64'h0700070007000707 ))
  \lm32_cpu/instruction_unit/stall_d_inv1  (
    .I0(\lm32_cpu/csr_write_enable_d ),
    .I1(\lm32_cpu/load_q_x ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/kill_d ),
    .I4(\lm32_cpu/stall_a2_6619 ),
    .I5(\lm32_cpu/stall_a4_6621 ),
    .O(\lm32_cpu/instruction_unit/icache/enable )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \lm32_cpu/load_store_unit/_n0410<0>1  (
    .I0(\lm32_cpu/load_store_unit/data_w [31]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_5203 ),
    .I2(\lm32_cpu/operand_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/operand_w [1]),
    .I5(\lm32_cpu/load_store_unit/size_w [1]),
    .O(\lm32_cpu/load_store_unit/_n0410 [0])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o1  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(basesoc_grant_1120),
    .I2(basesoc_shared_ack),
    .O(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_956_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/load_store_unit/_n0310_inv1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(basesoc_grant_1120),
    .I2(basesoc_shared_ack),
    .O(\lm32_cpu/load_store_unit/_n0310_inv )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux1013  (
    .I0(\lm32_cpu/branch_target_m [2]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I2(\lm32_cpu/exception_m_4045 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3570 ),
    .O(\lm32_cpu/instruction_unit/mux1011_6682 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux101102  (
    .I0(\lm32_cpu/branch_target_m [5]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I2(\lm32_cpu/exception_m_4045 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3570 ),
    .O(\lm32_cpu/instruction_unit/mux101101_6684 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux101122  (
    .I0(\lm32_cpu/branch_target_m [6]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I2(\lm32_cpu/exception_m_4045 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3570 ),
    .O(\lm32_cpu/instruction_unit/mux101121_6686 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux101142  (
    .I0(\lm32_cpu/branch_target_m [7]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I2(\lm32_cpu/exception_m_4045 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3570 ),
    .O(\lm32_cpu/instruction_unit/mux101141_6688 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux101162  (
    .I0(\lm32_cpu/branch_target_m [8]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I2(\lm32_cpu/exception_m_4045 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3570 ),
    .O(\lm32_cpu/instruction_unit/mux101161_6690 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux101182  (
    .I0(\lm32_cpu/branch_target_m [9]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I2(\lm32_cpu/exception_m_4045 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3570 ),
    .O(\lm32_cpu/instruction_unit/mux101181_6692 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux10162  (
    .I0(\lm32_cpu/branch_target_m [3]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I2(\lm32_cpu/exception_m_4045 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3570 ),
    .O(\lm32_cpu/instruction_unit/mux10161_6698 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux10182  (
    .I0(\lm32_cpu/branch_target_m [4]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I2(\lm32_cpu/exception_m_4045 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3570 ),
    .O(\lm32_cpu/instruction_unit/mux10181_6700 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux3112  (
    .I0(\lm32_cpu/branch_target_m [10]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I2(\lm32_cpu/exception_m_4045 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3570 ),
    .O(\lm32_cpu/instruction_unit/mux3111_6702 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux3312  (
    .I0(\lm32_cpu/branch_target_m [11]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I2(\lm32_cpu/exception_m_4045 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3570 ),
    .O(\lm32_cpu/instruction_unit/mux3311_6704 )
  );
  LUT4 #(
    .INIT ( 16'h8A20 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT231  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(basesoc_grant_1120),
    .I2(basesoc_shared_ack),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h82888888 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT261  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I2(basesoc_grant_1120),
    .I3(basesoc_shared_ack),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \lm32_cpu/load_store_unit/Mmux_GND_9_o_GND_9_o_MUX_1040_o11  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/load_store_unit/dcache/refilling_4448 ),
    .O(\lm32_cpu/load_store_unit/GND_9_o_GND_9_o_MUX_1040_o )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \basesoc_csrbankarray_csrbank6_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_csrbank6_sel)
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/csr_write_enable_k_q_x1  (
    .I0(\lm32_cpu/csr_write_enable_x_4116 ),
    .I1(\lm32_cpu/valid_x_4274 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I4(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/csr_write_enable_k_q_x )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT141  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [23]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0141 ),
    .I4(\lm32_cpu/branch_target_d [23]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT151  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [24]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0151 ),
    .I4(\lm32_cpu/branch_target_d [24]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT161  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [25]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0161 ),
    .I4(\lm32_cpu/branch_target_d [25]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT171  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [26]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0171 ),
    .I4(\lm32_cpu/branch_target_d [26]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT181  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [27]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0181 ),
    .I4(\lm32_cpu/branch_target_d [27]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT191  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [28]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0191 ),
    .I4(\lm32_cpu/branch_target_d [28]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT201  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [29]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0201 ),
    .I4(\lm32_cpu/branch_target_d [29]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT211  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [30]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0212 ),
    .I4(\lm32_cpu/branch_target_d [30]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT221  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [31]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0221 ),
    .I4(\lm32_cpu/branch_target_d [31]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_array_muxed121 (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I2
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o )
,
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_858),
    .I4(basesoc_sdram_bankmachine1_row_close),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .O(Mmux_array_muxed12)
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_array_muxed123 (
    .I0(basesoc_sdram_bankmachine0_row_open),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I2
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o )
,
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_817),
    .I4(basesoc_sdram_bankmachine0_row_close),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .O(Mmux_array_muxed122_6271)
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  \lm32_cpu/load_store_unit/dcache/_n0149_inv1  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I2(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I3(\lm32_cpu/load_q_m ),
    .I4(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I5(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/load_store_unit/dcache/_n0149_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000080 ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In13  (
    .I0(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .I2(\lm32_cpu/load_q_m ),
    .I3(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12_6747 ),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In1 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \basesoc_slave_sel<1><28>2  (
    .I0(rhs_array_muxed32[12]),
    .I1(\basesoc_slave_sel<1><28>11_6319 ),
    .I2(rhs_array_muxed32[28]),
    .I3(\basesoc_slave_sel<4><28>1_3161 ),
    .I4(rhs_array_muxed32[22]),
    .I5(\basesoc_slave_sel<1><28>12_6320 ),
    .O(basesoc_slave_sel[1])
  );
  LUT6 #(
    .INIT ( 64'h8000000080000080 ))
  \lm32_cpu/Mmux_w_result83  (
    .I0(\lm32_cpu/load_store_unit/data_w [15]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/sign_extend_w_5203 ),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/size_w [1]),
    .I5(\lm32_cpu/operand_w [0]),
    .O(\lm32_cpu/Mmux_w_result102_6638 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/eret_k_q_x1  (
    .I0(\lm32_cpu/eret_x_4117 ),
    .I1(\lm32_cpu/valid_x_4274 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I4(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/eret_k_q_x )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT110  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [2]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0110 ),
    .I4(\lm32_cpu/branch_target_d [2]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT210  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [12]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_021 ),
    .I4(\lm32_cpu/branch_target_d [12]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT31  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [13]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_031 ),
    .I4(\lm32_cpu/branch_target_d [13]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT41  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [14]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_041 ),
    .I4(\lm32_cpu/branch_target_d [14]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT51  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [15]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_051 ),
    .I4(\lm32_cpu/branch_target_d [15]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT61  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [16]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_061 ),
    .I4(\lm32_cpu/branch_target_d [16]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT71  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [17]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_071 ),
    .I4(\lm32_cpu/branch_target_d [17]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT81  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [18]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_081 ),
    .I4(\lm32_cpu/branch_target_d [18]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT91  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [19]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_091 ),
    .I4(\lm32_cpu/branch_target_d [19]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT101  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [20]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0101 ),
    .I4(\lm32_cpu/branch_target_d [20]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT111  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [21]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_01112_6489 ),
    .I4(\lm32_cpu/branch_target_d [21]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT121  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [3]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0111 ),
    .I4(\lm32_cpu/branch_target_d [3]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT131  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [22]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0131 ),
    .I4(\lm32_cpu/branch_target_d [22]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT231  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [4]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0121 ),
    .I4(\lm32_cpu/branch_target_d [4]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT241  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [5]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0231 ),
    .I4(\lm32_cpu/branch_target_d [5]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT251  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [6]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0241 ),
    .I4(\lm32_cpu/branch_target_d [6]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT261  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [7]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0251 ),
    .I4(\lm32_cpu/branch_target_d [7]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT271  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [8]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0261 ),
    .I4(\lm32_cpu/branch_target_d [8]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT281  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [9]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0271 ),
    .I4(\lm32_cpu/branch_target_d [9]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT291  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [10]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0281 ),
    .I4(\lm32_cpu/branch_target_d [10]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT301  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [11]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/raw_x_0291 ),
    .I4(\lm32_cpu/branch_target_d [11]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux10122  (
    .I0(\lm32_cpu/branch_target_m [30]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux10121_6694 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux10142  (
    .I0(\lm32_cpu/branch_target_m [31]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux10141_6696 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux3512  (
    .I0(\lm32_cpu/branch_target_m [12]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux3511_6706 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux3712  (
    .I0(\lm32_cpu/branch_target_m [13]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux3711_6708 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux3912  (
    .I0(\lm32_cpu/branch_target_m [14]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux3911_6710 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux4112  (
    .I0(\lm32_cpu/branch_target_m [15]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux4111_6712 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux4312  (
    .I0(\lm32_cpu/branch_target_m [16]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux4311_6714 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux4512  (
    .I0(\lm32_cpu/branch_target_m [17]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux4511_6716 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux4712  (
    .I0(\lm32_cpu/branch_target_m [18]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux4711_6718 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux4912  (
    .I0(\lm32_cpu/branch_target_m [19]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux4911_6720 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux5112  (
    .I0(\lm32_cpu/branch_target_m [20]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux5111_6722 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux5312  (
    .I0(\lm32_cpu/branch_target_m [21]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux5311_6724 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux5512  (
    .I0(\lm32_cpu/branch_target_m [22]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux5511_6726 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux5712  (
    .I0(\lm32_cpu/branch_target_m [23]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux5711_6728 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux5912  (
    .I0(\lm32_cpu/branch_target_m [24]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux5911_6730 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux912  (
    .I0(\lm32_cpu/branch_target_m [25]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux911_6732 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux932  (
    .I0(\lm32_cpu/branch_target_m [26]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux931_6734 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux952  (
    .I0(\lm32_cpu/branch_target_m [27]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux951_6736 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux972  (
    .I0(\lm32_cpu/branch_target_m [28]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux971_6738 )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/instruction_unit/mux992  (
    .I0(\lm32_cpu/branch_target_m [29]),
    .I1(\lm32_cpu/branch_taken_m_3570 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .O(\lm32_cpu/instruction_unit/mux991_6740 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  \basesoc_slave_sel<4><28>1  (
    .I0(rhs_array_muxed32[23]),
    .I1(rhs_array_muxed32[28]),
    .I2(rhs_array_muxed32[27]),
    .I3(rhs_array_muxed32[26]),
    .I4(rhs_array_muxed32[25]),
    .I5(rhs_array_muxed32[24]),
    .O(basesoc_slave_sel[4])
  );
  LUT4 #(
    .INIT ( 16'h5510 ))
  \lm32_cpu/load_store_unit/_n0343_inv1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/stall_m2_6583 ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_612_o ),
    .O(\lm32_cpu/load_store_unit/_n0343_inv )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1481  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh801 ),
    .I5(\lm32_cpu/shifter/Sh24 ),
    .O(\lm32_cpu/shifter/Sh148 )
  );
  LUT5 #(
    .INIT ( 32'h59555555 ))
  \Mcount_basesoc_uart_tx_fifo_level0_lut<3>1  (
    .I0(basesoc_uart_tx_fifo_level0[3]),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(basesoc_uart_tx_trigger),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ),
    .I4(basesoc_interface_we_620),
    .O(Mcount_basesoc_uart_tx_fifo_level0_lut[3])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable)
  );
  LUT5 #(
    .INIT ( 32'h01115555 ))
  \lm32_cpu/stall_m_inv1  (
    .I0(\lm32_cpu/stall_m2_6583 ),
    .I1(\lm32_cpu/stall_m3_6584 ),
    .I2(\lm32_cpu/interrupt_exception ),
    .I3(\lm32_cpu/store_x_4127 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .O(\lm32_cpu/instruction_unit/stall_m_inv )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_191  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [17]),
    .I4(\lm32_cpu/shifter/right_shift_result [14]),
    .I5(\lm32_cpu/operand_m [17]),
    .O(\lm32_cpu/Mmux_bypass_data_19 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_181  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [16]),
    .I4(\lm32_cpu/shifter/right_shift_result [15]),
    .I5(\lm32_cpu/operand_m [16]),
    .O(\lm32_cpu/Mmux_bypass_data_18 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_171  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [15]),
    .I4(\lm32_cpu/shifter/right_shift_result [16]),
    .I5(\lm32_cpu/operand_m [15]),
    .O(\lm32_cpu/Mmux_bypass_data_17 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_161  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [14]),
    .I4(\lm32_cpu/shifter/right_shift_result [17]),
    .I5(\lm32_cpu/operand_m [14]),
    .O(\lm32_cpu/Mmux_bypass_data_16 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_151  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [13]),
    .I4(\lm32_cpu/shifter/right_shift_result [18]),
    .I5(\lm32_cpu/operand_m [13]),
    .O(\lm32_cpu/Mmux_bypass_data_15 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_141  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [12]),
    .I4(\lm32_cpu/shifter/right_shift_result [19]),
    .I5(\lm32_cpu/operand_m [12]),
    .O(\lm32_cpu/Mmux_bypass_data_14 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1321  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [9]),
    .I4(\lm32_cpu/shifter/right_shift_result [22]),
    .I5(\lm32_cpu/operand_m [9]),
    .O(\lm32_cpu/Mmux_bypass_data_132_6430 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1311  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [8]),
    .I4(\lm32_cpu/shifter/right_shift_result [23]),
    .I5(\lm32_cpu/operand_m [8]),
    .O(\lm32_cpu/Mmux_bypass_data_131_6433 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_131  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [11]),
    .I4(\lm32_cpu/shifter/right_shift_result [20]),
    .I5(\lm32_cpu/operand_m [11]),
    .O(\lm32_cpu/Mmux_bypass_data_13 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1301  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [7]),
    .I4(\lm32_cpu/shifter/right_shift_result [24]),
    .I5(\lm32_cpu/operand_m [7]),
    .O(\lm32_cpu/Mmux_bypass_data_130 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1291  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [6]),
    .I4(\lm32_cpu/shifter/right_shift_result [25]),
    .I5(\lm32_cpu/operand_m [6]),
    .O(\lm32_cpu/Mmux_bypass_data_129 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1281  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [5]),
    .I4(\lm32_cpu/shifter/right_shift_result [26]),
    .I5(\lm32_cpu/operand_m [5]),
    .O(\lm32_cpu/Mmux_bypass_data_128 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1271  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [4]),
    .I4(\lm32_cpu/shifter/right_shift_result [27]),
    .I5(\lm32_cpu/operand_m [4]),
    .O(\lm32_cpu/Mmux_bypass_data_127 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1251  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [31]),
    .I4(\lm32_cpu/shifter/right_shift_result [0]),
    .I5(\lm32_cpu/operand_m [31]),
    .O(\lm32_cpu/Mmux_bypass_data_125 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1241  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [30]),
    .I4(\lm32_cpu/shifter/right_shift_result [1]),
    .I5(\lm32_cpu/operand_m [30]),
    .O(\lm32_cpu/Mmux_bypass_data_124_6454 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1261  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [3]),
    .I4(\lm32_cpu/shifter/right_shift_result [28]),
    .I5(\lm32_cpu/operand_m [3]),
    .O(\lm32_cpu/Mmux_bypass_data_126 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1221  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [29]),
    .I4(\lm32_cpu/shifter/right_shift_result [2]),
    .I5(\lm32_cpu/operand_m [29]),
    .O(\lm32_cpu/Mmux_bypass_data_122_6460 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1211  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [28]),
    .I4(\lm32_cpu/shifter/right_shift_result [3]),
    .I5(\lm32_cpu/operand_m [28]),
    .O(\lm32_cpu/Mmux_bypass_data_121_6463 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1201  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [27]),
    .I4(\lm32_cpu/shifter/right_shift_result [4]),
    .I5(\lm32_cpu/operand_m [27]),
    .O(\lm32_cpu/Mmux_bypass_data_120 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_121  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [10]),
    .I4(\lm32_cpu/shifter/right_shift_result [21]),
    .I5(\lm32_cpu/operand_m [10]),
    .O(\lm32_cpu/Mmux_bypass_data_12 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1191  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [26]),
    .I4(\lm32_cpu/shifter/right_shift_result [5]),
    .I5(\lm32_cpu/operand_m [26]),
    .O(\lm32_cpu/Mmux_bypass_data_119 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1181  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [25]),
    .I4(\lm32_cpu/shifter/right_shift_result [6]),
    .I5(\lm32_cpu/operand_m [25]),
    .O(\lm32_cpu/Mmux_bypass_data_118 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1171  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [24]),
    .I4(\lm32_cpu/shifter/right_shift_result [7]),
    .I5(\lm32_cpu/operand_m [24]),
    .O(\lm32_cpu/Mmux_bypass_data_117 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1161  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [23]),
    .I4(\lm32_cpu/shifter/right_shift_result [8]),
    .I5(\lm32_cpu/operand_m [23]),
    .O(\lm32_cpu/Mmux_bypass_data_116 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1151  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [22]),
    .I4(\lm32_cpu/shifter/right_shift_result [9]),
    .I5(\lm32_cpu/operand_m [22]),
    .O(\lm32_cpu/Mmux_bypass_data_115 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1141  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [21]),
    .I4(\lm32_cpu/shifter/right_shift_result [10]),
    .I5(\lm32_cpu/operand_m [21]),
    .O(\lm32_cpu/Mmux_bypass_data_114 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1131  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [20]),
    .I4(\lm32_cpu/shifter/right_shift_result [11]),
    .I5(\lm32_cpu/operand_m [20]),
    .O(\lm32_cpu/Mmux_bypass_data_113 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1231  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [2]),
    .I4(\lm32_cpu/shifter/right_shift_result [29]),
    .I5(\lm32_cpu/operand_m [2]),
    .O(\lm32_cpu/Mmux_bypass_data_1231_6493 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1111  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [19]),
    .I4(\lm32_cpu/shifter/right_shift_result [12]),
    .I5(\lm32_cpu/operand_m [19]),
    .O(\lm32_cpu/Mmux_bypass_data_111_6496 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1101  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [18]),
    .I4(\lm32_cpu/shifter/right_shift_result [13]),
    .I5(\lm32_cpu/operand_m [18]),
    .O(\lm32_cpu/Mmux_bypass_data_110 )
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n5177_inv1 (
    .I0(basesoc_uart_rx_fifo_wrport_we),
    .I1(basesoc_uart_rx_fifo_readable_1095),
    .I2(basesoc_uart_rx_clear),
    .I3(n0075),
    .O(_n5177_inv)
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  basesoc_uart_rx_fifo_do_read1 (
    .I0(n0075),
    .I1(basesoc_uart_rx_fifo_readable_1095),
    .I2(basesoc_uart_rx_clear),
    .O(basesoc_uart_rx_fifo_do_read)
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_d_result_0141  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I2(\lm32_cpu/shifter/direction_m_5635 ),
    .I3(\lm32_cpu/shifter/right_shift_result [1]),
    .I4(\lm32_cpu/shifter/right_shift_result [30]),
    .I5(\lm32_cpu/operand_m [1]),
    .O(\lm32_cpu/Mmux_bypass_data_112_6500 )
  );
  LUT6 #(
    .INIT ( 64'h1F0F100011011000 ))
  \lm32_cpu/shifter/Sh311  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/direction_x_4125 ),
    .I3(\lm32_cpu/operand_0_x [0]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .I5(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/shifter/Sh31 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1511  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh831 ),
    .I5(\lm32_cpu/shifter/Sh27 ),
    .O(\lm32_cpu/shifter/Sh151 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1501  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh821 ),
    .I5(\lm32_cpu/shifter/Sh26 ),
    .O(\lm32_cpu/shifter/Sh150 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1491  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh811 ),
    .I5(\lm32_cpu/shifter/Sh25 ),
    .O(\lm32_cpu/shifter/Sh149 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable)
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  \lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_612_o1  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5163 ),
    .I1(\lm32_cpu/exception_m_4045 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/valid_m_4273 ),
    .I4(\lm32_cpu/load_m_4044 ),
    .I5(\lm32_cpu/load_store_unit/wb_load_complete_5202 ),
    .O(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_612_o )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh140_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh281_5542 ),
    .I3(\lm32_cpu/shifter/Sh271_5519 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N2121)
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<25>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [27]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [25])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<26>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [26])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<27>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [27])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/load_store_unit/dcache_select_x1  (
    .I0(\lm32_cpu/adder_op_x_n_4126 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [31]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [31]),
    .O(\lm32_cpu/load_store_unit/dcache_select_x )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<28>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [28])
  );
  LUT5 #(
    .INIT ( 32'hFFFFEEFE ))
  \lm32_cpu/load_store_unit/_n0299_inv1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/stall_m2_6583 ),
    .I4(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_612_o ),
    .O(\lm32_cpu/load_store_unit/_n0299_inv )
  );
  LUT6 #(
    .INIT ( 64'h4444B44444444444 ))
  _n5170_inv1 (
    .I0(n0055),
    .I1(basesoc_uart_tx_fifo_do_read),
    .I2(basesoc_interface_we_620),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .I4(basesoc_uart_tx_trigger),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ),
    .O(_n5170_inv)
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  Mmux_basesoc_cache_write_from_slave11 (
    .I0(cache_state_FSM_FFd1_646),
    .I1(litedramwishbone2native_state_FSM_FFd1_647),
    .I2(litedramwishbone2native_state_FSM_FFd2_648),
    .I3(new_master_rdata_valid4_535),
    .I4(new_master_wdata_ready_534),
    .O(basesoc_cache_write_from_slave)
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<29>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [29])
  );
  LUT6 #(
    .INIT ( 64'hEFEEFFFE01001110 ))
  \lm32_cpu/shifter/Sh142_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/right_shift_operand [30]),
    .I4(N2041),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(N2081)
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh141_SW0  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/operand_1_x [1]),
    .I3(\lm32_cpu/operand_1_x [3]),
    .I4(\lm32_cpu/shifter/Sh281_5542 ),
    .I5(\lm32_cpu/shifter/right_shift_operand [30]),
    .O(N2101)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_88  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine3_state_FSM_FFd3_640),
    .I2(bankmachine3_state_FSM_FFd2_638),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(\basesoc_sdram_choose_req_grant<1>_88_3057 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_717  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine2_state_FSM_FFd3_636),
    .I2(bankmachine2_state_FSM_FFd2_634),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(\basesoc_sdram_choose_req_grant<1>_717_3058 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_716  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine1_state_FSM_FFd3_632),
    .I2(bankmachine1_state_FSM_FFd2_629),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(\basesoc_sdram_choose_req_grant<1>_716_3059 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_68  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine0_state_FSM_FFd3_627),
    .I2(bankmachine0_state_FSM_FFd2_624),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(\basesoc_sdram_choose_req_grant<1>_68_3060 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_715  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine2_state_FSM_FFd3_636),
    .I2(bankmachine2_state_FSM_FFd2_634),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .O(\basesoc_sdram_choose_req_grant<1>_715_3061 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_67  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine0_state_FSM_FFd3_627),
    .I2(bankmachine0_state_FSM_FFd2_624),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .O(\basesoc_sdram_choose_req_grant<1>_67_3062 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_86  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine3_state_FSM_FFd3_640),
    .I2(bankmachine3_state_FSM_FFd2_638),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant<1>_86_3063 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_713  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine2_state_FSM_FFd3_636),
    .I2(bankmachine2_state_FSM_FFd2_634),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant<1>_713_3064 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_712  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine1_state_FSM_FFd3_632),
    .I2(bankmachine1_state_FSM_FFd2_629),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant<1>_712_3065 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_66  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine0_state_FSM_FFd3_627),
    .I2(bankmachine0_state_FSM_FFd2_624),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant<1>_66_3066 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_711  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .I1(bankmachine2_state_FSM_FFd3_636),
    .I2(bankmachine2_state_FSM_FFd2_634),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O(\basesoc_sdram_choose_req_grant<1>_711_3067 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_65  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .I1(bankmachine0_state_FSM_FFd3_627),
    .I2(bankmachine0_state_FSM_FFd2_624),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O(\basesoc_sdram_choose_req_grant<1>_65_3068 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_84  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine3_state_FSM_FFd3_640),
    .I2(bankmachine3_state_FSM_FFd2_638),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(\basesoc_sdram_choose_req_grant<1>_84_3069 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_79  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine2_state_FSM_FFd3_636),
    .I2(bankmachine2_state_FSM_FFd2_634),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(\basesoc_sdram_choose_req_grant<1>_79_3070 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_78  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine1_state_FSM_FFd3_632),
    .I2(bankmachine1_state_FSM_FFd2_629),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(\basesoc_sdram_choose_req_grant<1>_78_3071 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_64  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine0_state_FSM_FFd3_627),
    .I2(bankmachine0_state_FSM_FFd2_624),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(\basesoc_sdram_choose_req_grant<1>_64_3072 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_83  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine3_state_FSM_FFd3_640),
    .I2(bankmachine3_state_FSM_FFd2_638),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(\basesoc_sdram_choose_req_grant<1>_83_3073 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_77  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine2_state_FSM_FFd3_636),
    .I2(bankmachine2_state_FSM_FFd2_634),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(\basesoc_sdram_choose_req_grant<1>_77_3074 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_76  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine1_state_FSM_FFd3_632),
    .I2(bankmachine1_state_FSM_FFd2_629),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(\basesoc_sdram_choose_req_grant<1>_76_3075 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_63  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine0_state_FSM_FFd3_627),
    .I2(bankmachine0_state_FSM_FFd2_624),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(\basesoc_sdram_choose_req_grant<1>_63_3076 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_82  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine3_state_FSM_FFd3_640),
    .I2(bankmachine3_state_FSM_FFd2_638),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(\basesoc_sdram_choose_req_grant<1>_82_3077 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_75  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine2_state_FSM_FFd3_636),
    .I2(bankmachine2_state_FSM_FFd2_634),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(\basesoc_sdram_choose_req_grant<1>_75_3078 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_74  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine1_state_FSM_FFd3_632),
    .I2(bankmachine1_state_FSM_FFd2_629),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(\basesoc_sdram_choose_req_grant<1>_74_3079 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_62  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine0_state_FSM_FFd3_627),
    .I2(bankmachine0_state_FSM_FFd2_624),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(\basesoc_sdram_choose_req_grant<1>_62_3080 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_81  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine3_state_FSM_FFd3_640),
    .I2(bankmachine3_state_FSM_FFd2_638),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(\basesoc_sdram_choose_req_grant<1>_81_3081 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_73  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine2_state_FSM_FFd3_636),
    .I2(bankmachine2_state_FSM_FFd2_634),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(\basesoc_sdram_choose_req_grant<1>_73_3082 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_72  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine1_state_FSM_FFd3_632),
    .I2(bankmachine1_state_FSM_FFd2_629),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(\basesoc_sdram_choose_req_grant<1>_72_3083 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_61  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine0_state_FSM_FFd3_627),
    .I2(bankmachine0_state_FSM_FFd2_624),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(\basesoc_sdram_choose_req_grant<1>_61_3084 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_8  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine3_state_FSM_FFd3_640),
    .I2(bankmachine3_state_FSM_FFd2_638),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(\basesoc_sdram_choose_req_grant<1>_8_3085 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_71  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine2_state_FSM_FFd3_636),
    .I2(bankmachine2_state_FSM_FFd2_634),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(\basesoc_sdram_choose_req_grant<1>_71_3086 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_7  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine1_state_FSM_FFd3_632),
    .I2(bankmachine1_state_FSM_FFd2_629),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(\basesoc_sdram_choose_req_grant<1>_7_3087 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \basesoc_sdram_choose_req_grant<1>_6  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine0_state_FSM_FFd3_627),
    .I2(bankmachine0_state_FSM_FFd2_624),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(\basesoc_sdram_choose_req_grant<1>_6_3088 )
  );
  LUT5 #(
    .INIT ( 32'h51555555 ))
  \_n5092<0>1  (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_we_620),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT2151 ),
    .O(_n5092)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  Mmux_GND_1_o_GND_1_o_MUX_261_o111 (
    .I0(basesoc_uart_phy_tx_bitcount[1]),
    .I1(basesoc_uart_phy_tx_bitcount[3]),
    .I2(basesoc_uart_phy_tx_bitcount[2]),
    .I3(basesoc_uart_phy_uart_clk_txen_376),
    .I4(basesoc_uart_phy_tx_busy_1090),
    .I5(basesoc_uart_phy_tx_bitcount[0]),
    .O(Mmux_GND_1_o_GND_1_o_MUX_261_o11)
  );
  LUT6 #(
    .INIT ( 64'h0002000200000002 ))
  \bankmachine0_state_FSM_FFd2-In1  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_817),
    .I1(bankmachine0_state_FSM_FFd2_624),
    .I2(bankmachine0_state_FSM_FFd3_627),
    .I3(refresher_state_FSM_FFd2_621),
    .I4(refresher_state_FSM_FFd1_622),
    .I5(basesoc_sdram_generator_done_517),
    .O(\bankmachine0_state_FSM_FFd2-In1_6345 )
  );
  LUT6 #(
    .INIT ( 64'h0002000200000002 ))
  \bankmachine1_state_FSM_FFd2-In1  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_858),
    .I1(bankmachine1_state_FSM_FFd2_629),
    .I2(bankmachine1_state_FSM_FFd3_632),
    .I3(refresher_state_FSM_FFd2_621),
    .I4(refresher_state_FSM_FFd1_622),
    .I5(basesoc_sdram_generator_done_517),
    .O(\bankmachine1_state_FSM_FFd2-In1_6347 )
  );
  LUT6 #(
    .INIT ( 64'h0002000200000002 ))
  \bankmachine2_state_FSM_FFd2-In1  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_899),
    .I1(bankmachine2_state_FSM_FFd2_634),
    .I2(bankmachine2_state_FSM_FFd3_636),
    .I3(refresher_state_FSM_FFd2_621),
    .I4(refresher_state_FSM_FFd1_622),
    .I5(basesoc_sdram_generator_done_517),
    .O(\bankmachine2_state_FSM_FFd2-In1_6349 )
  );
  LUT6 #(
    .INIT ( 64'h0002000200000002 ))
  \bankmachine3_state_FSM_FFd2-In1  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_940),
    .I1(bankmachine3_state_FSM_FFd2_638),
    .I2(bankmachine3_state_FSM_FFd3_640),
    .I3(refresher_state_FSM_FFd2_621),
    .I4(refresher_state_FSM_FFd1_622),
    .I5(basesoc_sdram_generator_done_517),
    .O(\bankmachine3_state_FSM_FFd2-In1_6352 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_csrbank7_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank7_sel)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  basesoc_csrbankarray_csrbank0_leds_out0_re1 (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_csrbankarray_csrbank0_sel<13>1 ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(basesoc_interface_we_620),
    .O(basesoc_csrbankarray_csrbank0_leds_out0_re)
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  basesoc_csrbankarray_csrbank5_load3_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(basesoc_csrbankarray_csrbank5_sel),
    .I3(basesoc_interface_we_620),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ),
    .O(basesoc_csrbankarray_csrbank5_load3_re)
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  basesoc_csrbankarray_csrbank5_load1_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(basesoc_csrbankarray_csrbank5_sel),
    .I3(basesoc_interface_we_620),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT2151 ),
    .O(basesoc_csrbankarray_csrbank5_load1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(basesoc_interface_we_620),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_interface_we_620),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  basesoc_csrbankarray_csrbank5_load0_re1 (
    .I0(basesoc_interface_we_620),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_csrbankarray_csrbank5_sel),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT2151 ),
    .O(basesoc_csrbankarray_csrbank5_load0_re)
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank3_sel),
    .I5(basesoc_interface_we_620),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank3_sel),
    .I5(basesoc_interface_we_620),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re1 (
    .I0(basesoc_interface_we_620),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank3_sel),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re)
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_590_o1  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/store_m_4043 ),
    .I3(\lm32_cpu/valid_m_4273 ),
    .I4(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .O(\lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_590_o )
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT11  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_csrbankarray_csrbank0_sel<13>1 ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(xilinxmultiregimpl1_regs1[0]),
    .I5(leds_storage_full[0]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT21  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_csrbankarray_csrbank0_sel<13>1 ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(xilinxmultiregimpl1_regs1[1]),
    .I5(leds_storage_full[1]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT31  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_csrbankarray_csrbank0_sel<13>1 ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(xilinxmultiregimpl1_regs1[2]),
    .I5(leds_storage_full[2]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT41  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_csrbankarray_csrbank0_sel<13>1 ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(xilinxmultiregimpl1_regs1[3]),
    .I5(leds_storage_full[3]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT51  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_csrbankarray_csrbank0_sel<13>1 ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(leds_storage_full[4]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT61  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_csrbankarray_csrbank0_sel<13>1 ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(leds_storage_full[5]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT71  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_csrbankarray_csrbank0_sel<13>1 ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(leds_storage_full[6]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT81  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_csrbankarray_csrbank0_sel<13>1 ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(leds_storage_full[7]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1073_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  basesoc_timer0_zero_trigger1 (
    .I0(basesoc_timer0_zero_trigger_INV_176_o_8[31]),
    .I1(\basesoc_timer0_zero_trigger_INV_176_o<31>1_6130 ),
    .I2(\basesoc_timer0_zero_trigger_INV_176_o<31>2_6131 ),
    .I3(\basesoc_timer0_zero_trigger_INV_176_o<31>3_6132 ),
    .I4(\basesoc_timer0_zero_trigger_INV_176_o<31>4_6133 ),
    .I5(\basesoc_timer0_zero_trigger_INV_176_o<31>5_6134 ),
    .O(basesoc_timer0_zero_trigger)
  );
  LUT6 #(
    .INIT ( 64'h4544555401001110 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT11  (
    .I0(\lm32_cpu/exception_m_4045 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4053 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4052 ),
    .I3(\lm32_cpu/operand_m [0]),
    .I4(N1541),
    .I5(\lm32_cpu/condition_met_m_4037 ),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \lm32_cpu/interrupt_unit/Mmux_eie_ie_MUX_1396_o11  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/exception_w_4276 ),
    .I2(\lm32_cpu/valid_w_4317 ),
    .I3(\lm32_cpu/interrupt_unit/ie_4560 ),
    .O(\lm32_cpu/interrupt_unit/eie_ie_MUX_1396_o )
  );
  LUT6 #(
    .INIT ( 64'h1010001010000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT41  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_sdram_status[3]),
    .I5(basesoc_sdram_status[11]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h1010001010000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT31  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_sdram_status[2]),
    .I5(basesoc_sdram_status[10]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1080_OUT3 )
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \lm32_cpu/instruction_unit/_n0204_inv1  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I2(\lm32_cpu/instruction_unit/icache_refill_ready_4815 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .O(\lm32_cpu/instruction_unit/_n0204_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0100 ))
  \lm32_cpu/instruction_unit/_n0201_inv1  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refilling_4448 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .O(\lm32_cpu/instruction_unit/_n0201_inv )
  );
  LUT6 #(
    .INIT ( 64'h444444444444F444 ))
  \refresher_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_generator_done_517),
    .I1(refresher_state_FSM_FFd1_622),
    .I2(multiplexer_state_FSM_FFd2_644),
    .I3(refresher_state_FSM_FFd2_621),
    .I4(multiplexer_state_FSM_FFd3_645),
    .I5(multiplexer_state_FSM_FFd1_643),
    .O(\refresher_state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT11  (
    .I0(spiflash_sr[0]),
    .I1(spiflash_clk_781),
    .I2(spiflash_i1[0]),
    .I3(spiflash_dqi[0]),
    .O(\spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT21  (
    .I0(spiflash_sr[1]),
    .I1(spiflash_clk_781),
    .I2(spiflash_i1[0]),
    .I3(spiflash_dqi[1]),
    .O(\spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT31  (
    .I0(spiflash_sr[2]),
    .I1(spiflash_clk_781),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[0]),
    .O(\spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT41  (
    .I0(spiflash_sr[3]),
    .I1(spiflash_clk_781),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[1]),
    .O(\spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT51  (
    .I0(spiflash_sr[4]),
    .I1(spiflash_clk_781),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[2]),
    .O(\spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT61  (
    .I0(spiflash_sr[5]),
    .I1(spiflash_clk_781),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[3]),
    .O(\spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT71  (
    .I0(spiflash_sr[6]),
    .I1(spiflash_clk_781),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[4]),
    .O(\spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT81  (
    .I0(spiflash_sr[7]),
    .I1(spiflash_clk_781),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[5]),
    .O(\spiflash_sr[31]_spiflash_sr[29]_mux_911_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h5545 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<0>11  (
    .I0(basesoc_uart_phy_tx_bitcount[0]),
    .I1(basesoc_uart_phy_sink_ready_343),
    .I2(basesoc_uart_tx_fifo_readable_1094),
    .I3(basesoc_uart_phy_tx_busy_1090),
    .O(Mcount_basesoc_uart_phy_tx_bitcount)
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT11  (
    .I0(basesoc_uart_phy_tx_reg[1]),
    .I1(basesoc_uart_phy_tx_busy_1090),
    .I2(basesoc_uart_tx_fifo_readable_1094),
    .I3(basesoc_uart_phy_sink_ready_343),
    .I4(memdat_1[0]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT21  (
    .I0(basesoc_uart_phy_tx_reg[2]),
    .I1(basesoc_uart_phy_tx_busy_1090),
    .I2(basesoc_uart_tx_fifo_readable_1094),
    .I3(basesoc_uart_phy_sink_ready_343),
    .I4(memdat_1[1]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT31  (
    .I0(basesoc_uart_phy_tx_reg[3]),
    .I1(basesoc_uart_phy_tx_busy_1090),
    .I2(basesoc_uart_tx_fifo_readable_1094),
    .I3(basesoc_uart_phy_sink_ready_343),
    .I4(memdat_1[2]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT41  (
    .I0(basesoc_uart_phy_tx_reg[4]),
    .I1(basesoc_uart_phy_tx_busy_1090),
    .I2(basesoc_uart_tx_fifo_readable_1094),
    .I3(basesoc_uart_phy_sink_ready_343),
    .I4(memdat_1[3]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT51  (
    .I0(basesoc_uart_phy_tx_reg[5]),
    .I1(basesoc_uart_phy_tx_busy_1090),
    .I2(basesoc_uart_tx_fifo_readable_1094),
    .I3(basesoc_uart_phy_sink_ready_343),
    .I4(memdat_1[4]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT61  (
    .I0(basesoc_uart_phy_tx_reg[6]),
    .I1(basesoc_uart_phy_tx_busy_1090),
    .I2(basesoc_uart_tx_fifo_readable_1094),
    .I3(basesoc_uart_phy_sink_ready_343),
    .I4(memdat_1[5]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT71  (
    .I0(basesoc_uart_phy_tx_reg[7]),
    .I1(basesoc_uart_phy_tx_busy_1090),
    .I2(basesoc_uart_tx_fifo_readable_1094),
    .I3(basesoc_uart_phy_sink_ready_343),
    .I4(memdat_1[6]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT81  (
    .I0(basesoc_uart_phy_sink_ready_343),
    .I1(basesoc_uart_phy_tx_busy_1090),
    .I2(basesoc_uart_tx_fifo_readable_1094),
    .I3(memdat_1[7]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_857_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h00EFEF00 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<1>11  (
    .I0(basesoc_uart_phy_sink_ready_343),
    .I1(basesoc_uart_phy_tx_busy_1090),
    .I2(basesoc_uart_tx_fifo_readable_1094),
    .I3(basesoc_uart_phy_tx_bitcount[0]),
    .I4(basesoc_uart_phy_tx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_tx_bitcount1)
  );
  LUT6 #(
    .INIT ( 64'h00EFEF00EF00EF00 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<2>11  (
    .I0(basesoc_uart_phy_sink_ready_343),
    .I1(basesoc_uart_phy_tx_busy_1090),
    .I2(basesoc_uart_tx_fifo_readable_1094),
    .I3(basesoc_uart_phy_tx_bitcount[2]),
    .I4(basesoc_uart_phy_tx_bitcount[0]),
    .I5(basesoc_uart_phy_tx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_tx_bitcount2)
  );
  LUT6 #(
    .INIT ( 64'h5555D5D7FF55DDD7 ))
  \lm32_cpu/adder_op_d_INV_319_o1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/adder_op_d_INV_319_o )
  );
  LUT6 #(
    .INIT ( 64'hE0E0E0E0E0E0E00E ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<3>11  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/cycles [3]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I5(\lm32_cpu/mc_arithmetic/cycles [2]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles3 )
  );
  LUT5 #(
    .INIT ( 32'hE0E0E00E ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<2>11  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [1]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles2 )
  );
  LUT4 #(
    .INIT ( 16'hE00E ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<1>11  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [1]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles1 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<0>11  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles )
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  basesoc_bus_wishbone_ack_rstpot (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .I2(basesoc_bus_wishbone_ack_665),
    .O(basesoc_bus_wishbone_ack_rstpot_6977)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  Mmux_basesoc_port_cmd_payload_addr110 (
    .I0(litedramwishbone2native_state_FSM_FFd2_648),
    .I1(litedramwishbone2native_state_FSM_FFd1_647),
    .I2(basesoc_cache_967),
    .O(\basesoc_port_cmd_payload_addr[0] )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  Mmux_basesoc_port_cmd_payload_we11 (
    .I0(litedramwishbone2native_state_FSM_FFd1_647),
    .I1(cache_state_FSM_FFd3_1466),
    .I2(litedramwishbone2native_state_FSM_FFd2_648),
    .I3(cache_state_FSM_FFd2_2479),
    .O(basesoc_port_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result935_SW0  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [8]),
    .I5(\lm32_cpu/cc [8]),
    .O(N374)
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result935  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [8]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [8]),
    .I4(N374),
    .I5(\lm32_cpu/Mmux_x_result933_6384 ),
    .O(\lm32_cpu/x_result [8])
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result755_SW0  (
    .I0(\lm32_cpu/Mmux_x_result752_6509 ),
    .I1(\lm32_cpu/Mmux_x_result751_6508 ),
    .I2(\lm32_cpu/Mmux_x_result113 ),
    .I3(\lm32_cpu/eba [31]),
    .O(N376)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result755  (
    .I0(\lm32_cpu/x_result_sel_add_x_4143 ),
    .I1(\lm32_cpu/adder_op_x_n_4126 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [31]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [31]),
    .I4(\lm32_cpu/Mmux_x_result272_3228 ),
    .I5(N376),
    .O(\lm32_cpu/x_result [31])
  );
  LUT6 #(
    .INIT ( 64'hFF5FF55544044000 ))
  \lm32_cpu/load_store_unit/byte_enable_x<4>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_4126 ),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [0])
  );
  LUT6 #(
    .INIT ( 64'h555FF5FF00044044 ))
  \lm32_cpu/load_store_unit/byte_enable_x<2>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_4126 ),
    .I3(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [2])
  );
  LUT6 #(
    .INIT ( 64'hFF5FF55511011000 ))
  \lm32_cpu/load_store_unit/byte_enable_x<3>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_4126 ),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [1])
  );
  LUT6 #(
    .INIT ( 64'h555FF5FF00011011 ))
  \lm32_cpu/load_store_unit/byte_enable_x<1>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_4126 ),
    .I3(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [3])
  );
  LUT6 #(
    .INIT ( 64'hEAAA0000C0000000 ))
  \lm32_cpu/interrupt_unit/interrupt_exception1  (
    .I0(\lm32_cpu/interrupt_unit/im [0]),
    .I1(\lm32_cpu/interrupt_unit/im [1]),
    .I2(basesoc_timer0_eventmanager_storage_full_1018),
    .I3(basesoc_timer0_zero_pending_1096),
    .I4(\lm32_cpu/interrupt_unit/ie_4560 ),
    .I5(basesoc_uart_irq),
    .O(\lm32_cpu/interrupt_exception )
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n5226_inv1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(_n5226_inv)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n5212_inv1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(_n5212_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid12 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_817),
    .I1(basesoc_sdram_bankmachine0_row_opened_1100),
    .I2(basesoc_sdram_generator_done_517),
    .I3(refresher_state_FSM_FFd1_622),
    .I4(refresher_state_FSM_FFd2_621),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out)
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid111 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_858),
    .I1(basesoc_sdram_bankmachine1_row_opened_1103),
    .I2(basesoc_sdram_generator_done_517),
    .I3(refresher_state_FSM_FFd1_622),
    .I4(refresher_state_FSM_FFd2_621),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out1)
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  \lm32_cpu/load_store_unit/d_cyc_o_glue_set  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_glue_ce_6877 ),
    .O(\lm32_cpu/load_store_unit/d_cyc_o_glue_set_6878 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_899),
    .I1(basesoc_sdram_bankmachine2_row_opened_1106),
    .I2(basesoc_sdram_generator_done_517),
    .I3(refresher_state_FSM_FFd1_622),
    .I4(refresher_state_FSM_FFd2_621),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid31 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_940),
    .I1(basesoc_sdram_bankmachine3_row_opened_1109),
    .I2(basesoc_sdram_generator_done_517),
    .I3(refresher_state_FSM_FFd1_622),
    .I4(refresher_state_FSM_FFd2_621),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out3)
  );
  LUT4 #(
    .INIT ( 16'hA695 ))
  \Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<6>  (
    .I0(_n3358[18]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [31]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [31]),
    .O(\Mcompar_basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o_lut<6>_3101 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAFFEAEA ))
  \lm32_cpu/kill_f1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/valid_d_4275 ),
    .I2(\lm32_cpu/branch_predict_taken_d ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I4(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I5(\lm32_cpu/branch_taken_m_3570 ),
    .O(\lm32_cpu/kill_f )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0222  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [31]),
    .I4(\lm32_cpu/reg_data_0 [31]),
    .I5(\lm32_cpu/Mmux_bypass_data_125 ),
    .O(\lm32_cpu/raw_x_0221 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0214  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [30]),
    .I4(\lm32_cpu/reg_data_0 [30]),
    .I5(\lm32_cpu/Mmux_bypass_data_124_6454 ),
    .O(\lm32_cpu/raw_x_0212 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0202  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [29]),
    .I4(\lm32_cpu/reg_data_0 [29]),
    .I5(\lm32_cpu/Mmux_bypass_data_122_6460 ),
    .O(\lm32_cpu/raw_x_0201 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0192  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [28]),
    .I4(\lm32_cpu/reg_data_0 [28]),
    .I5(\lm32_cpu/Mmux_bypass_data_121_6463 ),
    .O(\lm32_cpu/raw_x_0191 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0182  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [27]),
    .I4(\lm32_cpu/reg_data_0 [27]),
    .I5(\lm32_cpu/Mmux_bypass_data_120 ),
    .O(\lm32_cpu/raw_x_0181 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0172  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [26]),
    .I4(\lm32_cpu/reg_data_0 [26]),
    .I5(\lm32_cpu/Mmux_bypass_data_119 ),
    .O(\lm32_cpu/raw_x_0171 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0162  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [25]),
    .I4(\lm32_cpu/reg_data_0 [25]),
    .I5(\lm32_cpu/Mmux_bypass_data_118 ),
    .O(\lm32_cpu/raw_x_0161 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0152  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [24]),
    .I4(\lm32_cpu/reg_data_0 [24]),
    .I5(\lm32_cpu/Mmux_bypass_data_117 ),
    .O(\lm32_cpu/raw_x_0151 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0142  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [23]),
    .I4(\lm32_cpu/reg_data_0 [23]),
    .I5(\lm32_cpu/Mmux_bypass_data_116 ),
    .O(\lm32_cpu/raw_x_0141 )
  );
  LUT6 #(
    .INIT ( 64'h5450505044000000 ))
  \lm32_cpu/stall_a1  (
    .I0(\lm32_cpu/m_bypass_enable_m_4049 ),
    .I1(\lm32_cpu/read_enable_1_d ),
    .I2(\lm32_cpu/read_enable_0_d ),
    .I3(\lm32_cpu/raw_m_12_6571 ),
    .I4(\lm32_cpu/raw_m_11_6570 ),
    .I5(\lm32_cpu/raw_m_0 ),
    .O(\lm32_cpu/stall_a1_6618 )
  );
  LUT6 #(
    .INIT ( 64'h000000000A080A00 ))
  \lm32_cpu/instruction_unit/mux10171  (
    .I0(\lm32_cpu/valid_d_4275 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I3(\lm32_cpu/bi_unconditional ),
    .I4(\lm32_cpu/bi_conditional ),
    .I5(\lm32_cpu/branch_taken_m_3570 ),
    .O(\lm32_cpu/instruction_unit/mux1017 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \lm32_cpu/instruction_unit/mux10191  (
    .I0(\lm32_cpu/branch_predict_m_4047 ),
    .I1(\lm32_cpu/branch_predict_taken_m_4046 ),
    .I2(\lm32_cpu/condition_met_m_4037 ),
    .I3(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .I5(\lm32_cpu/branch_taken_m_3570 ),
    .O(\lm32_cpu/instruction_unit/mux1019 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1252  (
    .I0(\lm32_cpu/reg_data_1 [31]),
    .I1(\lm32_cpu/Mmux_bypass_data_125 ),
    .I2(\lm32_cpu/raw_m_12_6571 ),
    .I3(\lm32_cpu/raw_m_11_6570 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [31]),
    .O(\lm32_cpu/Mmux_bypass_data_1251_6452 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1242  (
    .I0(\lm32_cpu/reg_data_1 [30]),
    .I1(\lm32_cpu/Mmux_bypass_data_124_6454 ),
    .I2(\lm32_cpu/raw_m_12_6571 ),
    .I3(\lm32_cpu/raw_m_11_6570 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [30]),
    .O(\lm32_cpu/Mmux_bypass_data_1241_6455 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1222  (
    .I0(\lm32_cpu/reg_data_1 [29]),
    .I1(\lm32_cpu/Mmux_bypass_data_122_6460 ),
    .I2(\lm32_cpu/raw_m_12_6571 ),
    .I3(\lm32_cpu/raw_m_11_6570 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [29]),
    .O(\lm32_cpu/Mmux_bypass_data_1221_6461 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1212  (
    .I0(\lm32_cpu/reg_data_1 [28]),
    .I1(\lm32_cpu/Mmux_bypass_data_121_6463 ),
    .I2(\lm32_cpu/raw_m_12_6571 ),
    .I3(\lm32_cpu/raw_m_11_6570 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [28]),
    .O(\lm32_cpu/Mmux_bypass_data_1211_6464 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1202  (
    .I0(\lm32_cpu/reg_data_1 [27]),
    .I1(\lm32_cpu/Mmux_bypass_data_120 ),
    .I2(\lm32_cpu/raw_m_12_6571 ),
    .I3(\lm32_cpu/raw_m_11_6570 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [27]),
    .O(\lm32_cpu/Mmux_bypass_data_1201_6467 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1192  (
    .I0(\lm32_cpu/reg_data_1 [26]),
    .I1(\lm32_cpu/Mmux_bypass_data_119 ),
    .I2(\lm32_cpu/raw_m_12_6571 ),
    .I3(\lm32_cpu/raw_m_11_6570 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [26]),
    .O(\lm32_cpu/Mmux_bypass_data_1191_6473 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1182  (
    .I0(\lm32_cpu/reg_data_1 [25]),
    .I1(\lm32_cpu/Mmux_bypass_data_118 ),
    .I2(\lm32_cpu/raw_m_12_6571 ),
    .I3(\lm32_cpu/raw_m_11_6570 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [25]),
    .O(\lm32_cpu/Mmux_bypass_data_1181_6476 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1172  (
    .I0(\lm32_cpu/reg_data_1 [24]),
    .I1(\lm32_cpu/Mmux_bypass_data_117 ),
    .I2(\lm32_cpu/raw_m_12_6571 ),
    .I3(\lm32_cpu/raw_m_11_6570 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [24]),
    .O(\lm32_cpu/Mmux_bypass_data_1171_6479 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1162  (
    .I0(\lm32_cpu/reg_data_1 [23]),
    .I1(\lm32_cpu/Mmux_bypass_data_116 ),
    .I2(\lm32_cpu/raw_m_12_6571 ),
    .I3(\lm32_cpu/raw_m_11_6570 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [23]),
    .O(\lm32_cpu/Mmux_bypass_data_1161_6482 )
  );
  LUT6 #(
    .INIT ( 64'h0002000200000002 ))
  \lm32_cpu/interrupt_unit/_n0092_inv11  (
    .I0(\lm32_cpu/csr_write_enable_k_q_x ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/kill_x ),
    .O(\lm32_cpu/interrupt_unit/_n0092_inv1 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_072  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [17]),
    .I4(\lm32_cpu/reg_data_0 [17]),
    .I5(\lm32_cpu/Mmux_bypass_data_19 ),
    .O(\lm32_cpu/raw_x_071 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_062  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [16]),
    .I4(\lm32_cpu/reg_data_0 [16]),
    .I5(\lm32_cpu/Mmux_bypass_data_18 ),
    .O(\lm32_cpu/raw_x_061 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_052  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [15]),
    .I4(\lm32_cpu/reg_data_0 [15]),
    .I5(\lm32_cpu/Mmux_bypass_data_17 ),
    .O(\lm32_cpu/raw_x_051 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_042  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [14]),
    .I4(\lm32_cpu/reg_data_0 [14]),
    .I5(\lm32_cpu/Mmux_bypass_data_16 ),
    .O(\lm32_cpu/raw_x_041 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_032  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [13]),
    .I4(\lm32_cpu/reg_data_0 [13]),
    .I5(\lm32_cpu/Mmux_bypass_data_15 ),
    .O(\lm32_cpu/raw_x_031 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0211  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [12]),
    .I4(\lm32_cpu/reg_data_0 [12]),
    .I5(\lm32_cpu/Mmux_bypass_data_14 ),
    .O(\lm32_cpu/raw_x_021 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0272  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [9]),
    .I4(\lm32_cpu/reg_data_0 [9]),
    .I5(\lm32_cpu/Mmux_bypass_data_132_6430 ),
    .O(\lm32_cpu/raw_x_0271 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0262  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [8]),
    .I4(\lm32_cpu/reg_data_0 [8]),
    .I5(\lm32_cpu/Mmux_bypass_data_131_6433 ),
    .O(\lm32_cpu/raw_x_0261 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0292  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [11]),
    .I4(\lm32_cpu/reg_data_0 [11]),
    .I5(\lm32_cpu/Mmux_bypass_data_13 ),
    .O(\lm32_cpu/raw_x_0291 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0252  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [7]),
    .I4(\lm32_cpu/reg_data_0 [7]),
    .I5(\lm32_cpu/Mmux_bypass_data_130 ),
    .O(\lm32_cpu/raw_x_0251 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0242  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [6]),
    .I4(\lm32_cpu/reg_data_0 [6]),
    .I5(\lm32_cpu/Mmux_bypass_data_129 ),
    .O(\lm32_cpu/raw_x_0241 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0232  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [5]),
    .I4(\lm32_cpu/reg_data_0 [5]),
    .I5(\lm32_cpu/Mmux_bypass_data_128 ),
    .O(\lm32_cpu/raw_x_0231 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0122  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [4]),
    .I4(\lm32_cpu/reg_data_0 [4]),
    .I5(\lm32_cpu/Mmux_bypass_data_127 ),
    .O(\lm32_cpu/raw_x_0121 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0113  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [3]),
    .I4(\lm32_cpu/reg_data_0 [3]),
    .I5(\lm32_cpu/Mmux_bypass_data_126 ),
    .O(\lm32_cpu/raw_x_0111 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0282  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [10]),
    .I4(\lm32_cpu/reg_data_0 [10]),
    .I5(\lm32_cpu/Mmux_bypass_data_12 ),
    .O(\lm32_cpu/raw_x_0281 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0132  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [22]),
    .I4(\lm32_cpu/reg_data_0 [22]),
    .I5(\lm32_cpu/Mmux_bypass_data_115 ),
    .O(\lm32_cpu/raw_x_0131 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_01112  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [21]),
    .I4(\lm32_cpu/reg_data_0 [21]),
    .I5(\lm32_cpu/Mmux_bypass_data_114 ),
    .O(\lm32_cpu/raw_x_01112_6489 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0102  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [20]),
    .I4(\lm32_cpu/reg_data_0 [20]),
    .I5(\lm32_cpu/Mmux_bypass_data_113 ),
    .O(\lm32_cpu/raw_x_0101 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_012  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [2]),
    .I4(\lm32_cpu/reg_data_0 [2]),
    .I5(\lm32_cpu/Mmux_bypass_data_1231_6493 ),
    .O(\lm32_cpu/raw_x_0110 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_092  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [19]),
    .I4(\lm32_cpu/reg_data_0 [19]),
    .I5(\lm32_cpu/Mmux_bypass_data_111_6496 ),
    .O(\lm32_cpu/raw_x_091 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_082  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [18]),
    .I4(\lm32_cpu/reg_data_0 [18]),
    .I5(\lm32_cpu/Mmux_bypass_data_110 ),
    .O(\lm32_cpu/raw_x_081 )
  );
  LUT5 #(
    .INIT ( 32'h00202020 ))
  \lm32_cpu/interrupt_unit/_n0082_inv1  (
    .I0(\lm32_cpu/csr_x [0]),
    .I1(\lm32_cpu/eret_k_q_x ),
    .I2(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I3(\lm32_cpu/exception_w_4276 ),
    .I4(\lm32_cpu/valid_w_4317 ),
    .O(\lm32_cpu/interrupt_unit/_n0082_inv )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_192  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [17]),
    .I4(\lm32_cpu/reg_data_1 [17]),
    .I5(\lm32_cpu/Mmux_bypass_data_19 ),
    .O(\lm32_cpu/Mmux_bypass_data_191_6413 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_182  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [16]),
    .I4(\lm32_cpu/reg_data_1 [16]),
    .I5(\lm32_cpu/Mmux_bypass_data_18 ),
    .O(\lm32_cpu/Mmux_bypass_data_181_6416 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_172  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [15]),
    .I4(\lm32_cpu/reg_data_1 [15]),
    .I5(\lm32_cpu/Mmux_bypass_data_17 ),
    .O(\lm32_cpu/Mmux_bypass_data_171_6419 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_162  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [14]),
    .I4(\lm32_cpu/reg_data_1 [14]),
    .I5(\lm32_cpu/Mmux_bypass_data_16 ),
    .O(\lm32_cpu/Mmux_bypass_data_161_6422 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_152  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [13]),
    .I4(\lm32_cpu/reg_data_1 [13]),
    .I5(\lm32_cpu/Mmux_bypass_data_15 ),
    .O(\lm32_cpu/Mmux_bypass_data_151_6425 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_142  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [12]),
    .I4(\lm32_cpu/reg_data_1 [12]),
    .I5(\lm32_cpu/Mmux_bypass_data_14 ),
    .O(\lm32_cpu/Mmux_bypass_data_141_6428 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1322  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [9]),
    .I4(\lm32_cpu/reg_data_1 [9]),
    .I5(\lm32_cpu/Mmux_bypass_data_132_6430 ),
    .O(\lm32_cpu/Mmux_bypass_data_1321_6431 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1312  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [8]),
    .I4(\lm32_cpu/reg_data_1 [8]),
    .I5(\lm32_cpu/Mmux_bypass_data_131_6433 ),
    .O(\lm32_cpu/Mmux_bypass_data_1311_6434 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_132  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [11]),
    .I4(\lm32_cpu/reg_data_1 [11]),
    .I5(\lm32_cpu/Mmux_bypass_data_13 ),
    .O(\lm32_cpu/Mmux_bypass_data_133_6437 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1302  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [7]),
    .I4(\lm32_cpu/reg_data_1 [7]),
    .I5(\lm32_cpu/Mmux_bypass_data_130 ),
    .O(\lm32_cpu/Mmux_bypass_data_1301_6440 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1292  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [6]),
    .I4(\lm32_cpu/reg_data_1 [6]),
    .I5(\lm32_cpu/Mmux_bypass_data_129 ),
    .O(\lm32_cpu/Mmux_bypass_data_1291_6443 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1282  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [5]),
    .I4(\lm32_cpu/reg_data_1 [5]),
    .I5(\lm32_cpu/Mmux_bypass_data_128 ),
    .O(\lm32_cpu/Mmux_bypass_data_1281_6446 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1272  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [4]),
    .I4(\lm32_cpu/reg_data_1 [4]),
    .I5(\lm32_cpu/Mmux_bypass_data_127 ),
    .O(\lm32_cpu/Mmux_bypass_data_1271_6449 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1262  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [3]),
    .I4(\lm32_cpu/reg_data_1 [3]),
    .I5(\lm32_cpu/Mmux_bypass_data_126 ),
    .O(\lm32_cpu/Mmux_bypass_data_1261_6458 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_122  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [10]),
    .I4(\lm32_cpu/reg_data_1 [10]),
    .I5(\lm32_cpu/Mmux_bypass_data_12 ),
    .O(\lm32_cpu/Mmux_bypass_data_123 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1152  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [22]),
    .I4(\lm32_cpu/reg_data_1 [22]),
    .I5(\lm32_cpu/Mmux_bypass_data_115 ),
    .O(\lm32_cpu/Mmux_bypass_data_1151_6485 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1142  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [21]),
    .I4(\lm32_cpu/reg_data_1 [21]),
    .I5(\lm32_cpu/Mmux_bypass_data_114 ),
    .O(\lm32_cpu/Mmux_bypass_data_1141_6488 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1132  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [20]),
    .I4(\lm32_cpu/reg_data_1 [20]),
    .I5(\lm32_cpu/Mmux_bypass_data_113 ),
    .O(\lm32_cpu/Mmux_bypass_data_1131_6491 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1232  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [2]),
    .I4(\lm32_cpu/reg_data_1 [2]),
    .I5(\lm32_cpu/Mmux_bypass_data_1231_6493 ),
    .O(\lm32_cpu/Mmux_bypass_data_1232_6494 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1112  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [19]),
    .I4(\lm32_cpu/reg_data_1 [19]),
    .I5(\lm32_cpu/Mmux_bypass_data_111_6496 ),
    .O(\lm32_cpu/Mmux_bypass_data_1111_6497 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1122  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [1]),
    .I4(\lm32_cpu/reg_data_1 [1]),
    .I5(\lm32_cpu/Mmux_bypass_data_112_6500 ),
    .O(\lm32_cpu/Mmux_bypass_data_1121 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1102  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [18]),
    .I4(\lm32_cpu/reg_data_1 [18]),
    .I5(\lm32_cpu/Mmux_bypass_data_110 ),
    .O(\lm32_cpu/Mmux_bypass_data_1101_6503 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_111  (
    .I0(\lm32_cpu/raw_m_11_6570 ),
    .I1(\lm32_cpu/raw_m_12_6571 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [0]),
    .I4(\lm32_cpu/reg_data_1 [0]),
    .I5(\lm32_cpu/m_result_sel_compare_m_mmx_out ),
    .O(\lm32_cpu/Mmux_bypass_data_11 )
  );
  LUT6 #(
    .INIT ( 64'hAEAAA6AA51555955 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_port_cmd_ready4_3208),
    .I2(basesoc_sdram_bankmachine2_req_lock),
    .I3(rhs_array_muxed32[8]),
    .I4(\n0491<3>1 ),
    .I5(Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>10 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEEFFFFFFFF ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_SW0 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_817),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I3(\n0322<3>1 ),
    .I4(litedramwishbone2native_state_FSM_FFd1_647),
    .I5(litedramwishbone2native_state_FSM_FFd2_648),
    .O(N801)
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_d_result_0142  (
    .I0(\lm32_cpu/raw_m_01_6572 ),
    .I1(\lm32_cpu/raw_m_02_6573 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [1]),
    .I4(\lm32_cpu/reg_data_0 [1]),
    .I5(\lm32_cpu/Mmux_bypass_data_112_6500 ),
    .O(\lm32_cpu/Mmux_d_result_0141_6499 )
  );
  LUT5 #(
    .INIT ( 32'hBBB00B00 ))
  \lm32_cpu/Mmux_d_result_0143  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/raw_x_0_3609 ),
    .I3(\lm32_cpu/Mmux_d_result_0141_6499 ),
    .I4(\lm32_cpu/x_result [1]),
    .O(\lm32_cpu/d_result_0 [1])
  );
  LUT4 #(
    .INIT ( 16'h15D5 ))
  \lm32_cpu/Mmux_d_result_02_SW0  (
    .I0(\lm32_cpu/reg_data_0 [0]),
    .I1(\lm32_cpu/raw_w_02_6569 ),
    .I2(\lm32_cpu/raw_w_01_6568 ),
    .I3(\lm32_cpu/w_result [0]),
    .O(N1501)
  );
  LUT6 #(
    .INIT ( 64'h8080800080000080 ))
  Mmux_basesoc_sdram_bankmachine2_auto_precharge11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_899),
    .I1
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_167_o )
,
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .I3(bankmachine2_state_FSM_FFd3_636),
    .I4(bankmachine2_state_FSM_FFd2_634),
    .I5(bankmachine2_state_FSM_FFd1_633),
    .O(basesoc_sdram_bankmachine2_auto_precharge)
  );
  LUT6 #(
    .INIT ( 64'h8080800080000080 ))
  Mmux_basesoc_sdram_bankmachine3_auto_precharge11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_940),
    .I1
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_209_o )
,
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .I3(bankmachine3_state_FSM_FFd3_640),
    .I4(bankmachine3_state_FSM_FFd2_638),
    .I5(bankmachine3_state_FSM_FFd1_637),
    .O(basesoc_sdram_bankmachine3_auto_precharge)
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  basesoc_cache_tag_port_we1 (
    .I0(cache_state_FSM_FFd3_1466),
    .I1(cache_state_FSM_FFd2_2479),
    .I2(\basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o ),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_we_o_145 ),
    .O(basesoc_cache_tag_port_we)
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \lm32_cpu/Mmux_x_result182  (
    .I0(\lm32_cpu/Mmux_x_result18 ),
    .I1(\lm32_cpu/eba [14]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/csr_x [2]),
    .I4(\lm32_cpu/csr_x [1]),
    .I5(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .O(\lm32_cpu/Mmux_x_result181_6398 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \lm32_cpu/Mmux_x_result152  (
    .I0(\lm32_cpu/Mmux_x_result15 ),
    .I1(\lm32_cpu/eba [13]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/csr_x [2]),
    .I4(\lm32_cpu/csr_x [1]),
    .I5(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .O(\lm32_cpu/Mmux_x_result151_6403 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \lm32_cpu/Mmux_x_result122  (
    .I0(\lm32_cpu/Mmux_x_result12 ),
    .I1(\lm32_cpu/eba [12]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/csr_x [2]),
    .I4(\lm32_cpu/csr_x [1]),
    .I5(\lm32_cpu/x_result_sel_csr_x_4146 ),
    .O(\lm32_cpu/Mmux_x_result121_6408 )
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  \spiflash_bus_cyc_spiflash_counter[7]_AND_525_o11  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_914_o ),
    .I1(basesoc_slave_sel[3]),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_909_o ),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .O(\spiflash_bus_cyc_spiflash_counter[7]_AND_525_o )
  );
  LUT5 #(
    .INIT ( 32'h44E44444 ))
  \lm32_cpu/shifter/Sh1521  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh88 ),
    .I2(\lm32_cpu/condition_x [2]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/operand_0_x [31]),
    .O(\lm32_cpu/shifter/Sh152 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA820 ))
  _n5125_inv11 (
    .I0(basesoc_slave_sel[2]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I3(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I4(basesoc_counter[1]),
    .I5(basesoc_counter[0]),
    .O(_n5125_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFF8000FFFFFFFF ))
  _n5197_inv11 (
    .I0(spiflash_i1[0]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_slave_sel[3]),
    .I3(spiflash_clk_781),
    .I4(\spiflash_counter[7]_PWR_1_o_equal_920_o ),
    .I5(\spiflash_counter[7]_GND_1_o_equal_914_o ),
    .O(_n5197_inv)
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w115 (
    .I0(Mmux_basesoc_cache_data_port_dat_w114),
    .I1(ddrphy_dfi_p0_rddata[0]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .O(basesoc_cache_data_port_dat_w[0])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w210 (
    .I0(Mmux_basesoc_cache_data_port_dat_w114),
    .I1(ddrphy_dfi_p0_rddata[10]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .O(basesoc_cache_data_port_dat_w[10])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w33 (
    .I0(Mmux_basesoc_cache_data_port_dat_w114),
    .I1(ddrphy_dfi_p0_rddata[11]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .O(basesoc_cache_data_port_dat_w[11])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w41 (
    .I0(Mmux_basesoc_cache_data_port_dat_w114),
    .I1(ddrphy_dfi_p0_rddata[12]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .O(basesoc_cache_data_port_dat_w[12])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w51 (
    .I0(Mmux_basesoc_cache_data_port_dat_w114),
    .I1(ddrphy_dfi_p0_rddata[13]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .O(basesoc_cache_data_port_dat_w[13])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w61 (
    .I0(Mmux_basesoc_cache_data_port_dat_w114),
    .I1(ddrphy_dfi_p0_rddata[14]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .O(basesoc_cache_data_port_dat_w[14])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w71 (
    .I0(Mmux_basesoc_cache_data_port_dat_w114),
    .I1(ddrphy_dfi_p0_rddata[15]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .O(basesoc_cache_data_port_dat_w[15])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w121 (
    .I0(Mmux_basesoc_cache_data_port_dat_w114),
    .I1(ddrphy_dfi_p0_rddata[1]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .O(basesoc_cache_data_port_dat_w[1])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w231 (
    .I0(Mmux_basesoc_cache_data_port_dat_w114),
    .I1(ddrphy_dfi_p0_rddata[2]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .O(basesoc_cache_data_port_dat_w[2])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w261 (
    .I0(Mmux_basesoc_cache_data_port_dat_w114),
    .I1(ddrphy_dfi_p0_rddata[3]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .O(basesoc_cache_data_port_dat_w[3])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w271 (
    .I0(Mmux_basesoc_cache_data_port_dat_w114),
    .I1(ddrphy_dfi_p0_rddata[4]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .O(basesoc_cache_data_port_dat_w[4])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w281 (
    .I0(Mmux_basesoc_cache_data_port_dat_w114),
    .I1(ddrphy_dfi_p0_rddata[5]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .O(basesoc_cache_data_port_dat_w[5])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w291 (
    .I0(Mmux_basesoc_cache_data_port_dat_w114),
    .I1(ddrphy_dfi_p0_rddata[6]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .O(basesoc_cache_data_port_dat_w[6])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w301 (
    .I0(Mmux_basesoc_cache_data_port_dat_w114),
    .I1(ddrphy_dfi_p0_rddata[7]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .O(basesoc_cache_data_port_dat_w[7])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w311 (
    .I0(Mmux_basesoc_cache_data_port_dat_w114),
    .I1(ddrphy_dfi_p0_rddata[8]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .O(basesoc_cache_data_port_dat_w[8])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w321 (
    .I0(Mmux_basesoc_cache_data_port_dat_w114),
    .I1(ddrphy_dfi_p0_rddata[9]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .O(basesoc_cache_data_port_dat_w[9])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w81 (
    .I0(Mmux_basesoc_cache_data_port_dat_w101),
    .I1(ddrphy_dfi_p0_rddata[0]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .O(basesoc_cache_data_port_dat_w[16])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w91 (
    .I0(Mmux_basesoc_cache_data_port_dat_w101),
    .I1(ddrphy_dfi_p0_rddata[1]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .O(basesoc_cache_data_port_dat_w[17])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w102 (
    .I0(Mmux_basesoc_cache_data_port_dat_w101),
    .I1(ddrphy_dfi_p0_rddata[2]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .O(basesoc_cache_data_port_dat_w[18])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w116 (
    .I0(Mmux_basesoc_cache_data_port_dat_w101),
    .I1(ddrphy_dfi_p0_rddata[3]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .O(basesoc_cache_data_port_dat_w[19])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w131 (
    .I0(Mmux_basesoc_cache_data_port_dat_w101),
    .I1(ddrphy_dfi_p0_rddata[4]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .O(basesoc_cache_data_port_dat_w[20])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w141 (
    .I0(Mmux_basesoc_cache_data_port_dat_w101),
    .I1(ddrphy_dfi_p0_rddata[5]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .O(basesoc_cache_data_port_dat_w[21])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w151 (
    .I0(Mmux_basesoc_cache_data_port_dat_w101),
    .I1(ddrphy_dfi_p0_rddata[6]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .O(basesoc_cache_data_port_dat_w[22])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w161 (
    .I0(Mmux_basesoc_cache_data_port_dat_w101),
    .I1(ddrphy_dfi_p0_rddata[7]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .O(basesoc_cache_data_port_dat_w[23])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w171 (
    .I0(Mmux_basesoc_cache_data_port_dat_w101),
    .I1(ddrphy_dfi_p0_rddata[8]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .O(basesoc_cache_data_port_dat_w[24])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w181 (
    .I0(Mmux_basesoc_cache_data_port_dat_w101),
    .I1(ddrphy_dfi_p0_rddata[9]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .O(basesoc_cache_data_port_dat_w[25])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w191 (
    .I0(Mmux_basesoc_cache_data_port_dat_w101),
    .I1(ddrphy_dfi_p0_rddata[10]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .O(basesoc_cache_data_port_dat_w[26])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w201 (
    .I0(Mmux_basesoc_cache_data_port_dat_w101),
    .I1(ddrphy_dfi_p0_rddata[11]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .O(basesoc_cache_data_port_dat_w[27])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w211 (
    .I0(Mmux_basesoc_cache_data_port_dat_w101),
    .I1(ddrphy_dfi_p0_rddata[12]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .O(basesoc_cache_data_port_dat_w[28])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w221 (
    .I0(Mmux_basesoc_cache_data_port_dat_w101),
    .I1(ddrphy_dfi_p0_rddata[13]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .O(basesoc_cache_data_port_dat_w[29])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w241 (
    .I0(Mmux_basesoc_cache_data_port_dat_w101),
    .I1(ddrphy_dfi_p0_rddata[14]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .O(basesoc_cache_data_port_dat_w[30])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  Mmux_basesoc_cache_data_port_dat_w251 (
    .I0(Mmux_basesoc_cache_data_port_dat_w101),
    .I1(ddrphy_dfi_p0_rddata[15]),
    .I2(basesoc_cache_write_from_slave),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .O(basesoc_cache_data_port_dat_w[31])
  );
  LUT5 #(
    .INIT ( 32'h44E44444 ))
  \lm32_cpu/shifter/Sh143_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh31 ),
    .I2(\lm32_cpu/condition_x [2]),
    .I3(\lm32_cpu/direction_x_4125 ),
    .I4(\lm32_cpu/operand_0_x [31]),
    .O(N2061)
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data110  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [0]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [0]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [0]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [0])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data210  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [10]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [10]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [10]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [10])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data33  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [11]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [11]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [11]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [11])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data41  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [12]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [12]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [12]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [12])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data51  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [13]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [13]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [13]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [13])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data61  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [14]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [14]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [14]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [14])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data71  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [15]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [15]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [15]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [15])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data81  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [16]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [16]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [16]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [16])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data91  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [17]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [17]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [17]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [17])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data101  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [18]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [18]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [18]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [18])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data111  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [19]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [19]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [19]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [19])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data121  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [1]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [1]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [1]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [1])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data131  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [20]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [20]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [20]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [20])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data141  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [21]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [21]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [21]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [21])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data151  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [22]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [22]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [22]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [22])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data161  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [23]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [23]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [23]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [23])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data171  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [24]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [24]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [24]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [24])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data181  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [25]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [25]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [25]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [25])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data191  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [26]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [26]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [26]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [26])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data201  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [27]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [27]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [27]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [27])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data211  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [28]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [28]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [28]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [28])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data221  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [29]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [29]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [29]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [29])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data231  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [2]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [2]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [2]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [2])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data241  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [30]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [30]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [30]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [30])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data251  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [31]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [31]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [31]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [31])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data261  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [3]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [3]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [3]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [3])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data271  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [4]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [4]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [4]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [4])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data281  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [5]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [5]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [5]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [5])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data291  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [6]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [6]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [6]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [6])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data301  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [7]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [7]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [7]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [7])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data311  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [8]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [8]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [8]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [8])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data321  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5454 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [9]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5164 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [9]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [9]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [9])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129110  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [0]),
    .I4(\lm32_cpu/mc_arithmetic/a [31]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [0])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129210  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [10]),
    .I4(\lm32_cpu/mc_arithmetic/p [9]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [10])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012933  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [11]),
    .I4(\lm32_cpu/mc_arithmetic/p [10]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [11])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012941  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [12]),
    .I4(\lm32_cpu/mc_arithmetic/p [11]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [12])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012951  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [13]),
    .I4(\lm32_cpu/mc_arithmetic/p [12]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [13])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012961  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [14]),
    .I4(\lm32_cpu/mc_arithmetic/p [13]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [14])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012971  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [15]),
    .I4(\lm32_cpu/mc_arithmetic/p [14]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [15])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012981  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [16]),
    .I4(\lm32_cpu/mc_arithmetic/p [15]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [16])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012991  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [17]),
    .I4(\lm32_cpu/mc_arithmetic/p [16]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [17])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129101  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [18]),
    .I4(\lm32_cpu/mc_arithmetic/p [17]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [18])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [19]),
    .I4(\lm32_cpu/mc_arithmetic/p [18]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [19])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129121  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [1]),
    .I4(\lm32_cpu/mc_arithmetic/p [0]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [1])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129131  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [20]),
    .I4(\lm32_cpu/mc_arithmetic/p [19]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [20])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129151  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [22]),
    .I4(\lm32_cpu/mc_arithmetic/p [21]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [22])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129141  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [21]),
    .I4(\lm32_cpu/mc_arithmetic/p [20]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [21])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129161  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [23]),
    .I4(\lm32_cpu/mc_arithmetic/p [22]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [23])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129171  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [24]),
    .I4(\lm32_cpu/mc_arithmetic/p [23]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [24])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129181  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [25]),
    .I4(\lm32_cpu/mc_arithmetic/p [24]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [25])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129191  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [26]),
    .I4(\lm32_cpu/mc_arithmetic/p [25]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [26])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129201  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [27]),
    .I4(\lm32_cpu/mc_arithmetic/p [26]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [27])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [28]),
    .I4(\lm32_cpu/mc_arithmetic/p [27]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [28])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129221  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [29]),
    .I4(\lm32_cpu/mc_arithmetic/p [28]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [29])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129241  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [30]),
    .I4(\lm32_cpu/mc_arithmetic/p [29]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [30])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129231  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [2]),
    .I4(\lm32_cpu/mc_arithmetic/p [1]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [2])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129251  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [31]),
    .I4(\lm32_cpu/mc_arithmetic/p [30]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [31])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129261  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [3]),
    .I4(\lm32_cpu/mc_arithmetic/p [2]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [3])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129271  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [4]),
    .I4(\lm32_cpu/mc_arithmetic/p [3]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [4])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129281  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [5]),
    .I4(\lm32_cpu/mc_arithmetic/p [4]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [5])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129291  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [6]),
    .I4(\lm32_cpu/mc_arithmetic/p [5]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [6])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129301  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [7]),
    .I4(\lm32_cpu/mc_arithmetic/p [6]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [7])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [8]),
    .I4(\lm32_cpu/mc_arithmetic/p [7]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [8])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129321  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [9]),
    .I4(\lm32_cpu/mc_arithmetic/p [8]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [9])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  Mmux_basesoc_port_cmd_payload_addr41 (
    .I0(litedramwishbone2native_state_FSM_FFd2_648),
    .I1(litedramwishbone2native_state_FSM_FFd1_647),
    .I2(_n3358[0]),
    .O(\basesoc_port_cmd_payload_addr[12] )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  Mmux_basesoc_port_cmd_payload_addr51 (
    .I0(litedramwishbone2native_state_FSM_FFd2_648),
    .I1(litedramwishbone2native_state_FSM_FFd1_647),
    .I2(_n3358[1]),
    .O(\basesoc_port_cmd_payload_addr[13] )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  Mmux_basesoc_port_cmd_payload_addr61 (
    .I0(litedramwishbone2native_state_FSM_FFd2_648),
    .I1(litedramwishbone2native_state_FSM_FFd1_647),
    .I2(_n3358[2]),
    .O(\basesoc_port_cmd_payload_addr[14] )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  Mmux_basesoc_port_cmd_payload_addr71 (
    .I0(litedramwishbone2native_state_FSM_FFd2_648),
    .I1(litedramwishbone2native_state_FSM_FFd1_647),
    .I2(_n3358[3]),
    .O(\basesoc_port_cmd_payload_addr[15] )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  Mmux_basesoc_port_cmd_payload_addr81 (
    .I0(litedramwishbone2native_state_FSM_FFd2_648),
    .I1(litedramwishbone2native_state_FSM_FFd1_647),
    .I2(_n3358[4]),
    .O(\basesoc_port_cmd_payload_addr[16] )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  Mmux_basesoc_port_cmd_payload_addr91 (
    .I0(litedramwishbone2native_state_FSM_FFd2_648),
    .I1(litedramwishbone2native_state_FSM_FFd1_647),
    .I2(_n3358[5]),
    .O(\basesoc_port_cmd_payload_addr[17] )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  Mmux_basesoc_port_cmd_payload_addr101 (
    .I0(litedramwishbone2native_state_FSM_FFd2_648),
    .I1(litedramwishbone2native_state_FSM_FFd1_647),
    .I2(_n3358[6]),
    .O(\basesoc_port_cmd_payload_addr[18] )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  Mmux_basesoc_port_cmd_payload_addr111 (
    .I0(litedramwishbone2native_state_FSM_FFd2_648),
    .I1(litedramwishbone2native_state_FSM_FFd1_647),
    .I2(_n3358[7]),
    .O(\basesoc_port_cmd_payload_addr[19] )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  Mmux_basesoc_port_cmd_payload_addr131 (
    .I0(litedramwishbone2native_state_FSM_FFd2_648),
    .I1(litedramwishbone2native_state_FSM_FFd1_647),
    .I2(_n3358[8]),
    .O(\basesoc_port_cmd_payload_addr[20] )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  Mmux_basesoc_port_cmd_payload_addr141 (
    .I0(litedramwishbone2native_state_FSM_FFd2_648),
    .I1(litedramwishbone2native_state_FSM_FFd1_647),
    .I2(_n3358[9]),
    .O(\basesoc_port_cmd_payload_addr[21] )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  Mmux_basesoc_port_cmd_payload_addr151 (
    .I0(litedramwishbone2native_state_FSM_FFd2_648),
    .I1(litedramwishbone2native_state_FSM_FFd1_647),
    .I2(_n3358[10]),
    .O(\basesoc_port_cmd_payload_addr[22] )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  Mmux_basesoc_port_cmd_payload_addr161 (
    .I0(litedramwishbone2native_state_FSM_FFd2_648),
    .I1(litedramwishbone2native_state_FSM_FFd1_647),
    .I2(_n3358[11]),
    .O(\basesoc_port_cmd_payload_addr[23] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4044 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT65  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full[5]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT62_6149 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT63_6150 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT64_6151 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4044 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT55  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full[4]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT52_6155 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT53_6156 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT54_6157 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4044 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT45  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full[3]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT42_6161 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT43_6162 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT44_6163 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4044 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT35  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full[2]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT32_6167 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT33_6168 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT34_6169 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4044 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT25  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full[1]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT22_6173 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT23_6174 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT24_6175 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT63  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_storage_full_21_1066),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT61_6182 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT62_6183 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT53  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_storage_full_20_1067),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT51_6186 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT52_6187 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT43  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_storage_full_19_984),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT41_6190 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT42_6191 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT33  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_storage_full_18_1068),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT31_6194 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT32_6195 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT23  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_storage_full_17_985),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT21_6198 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT22_6199 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT13  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_storage_full_16_986),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT11_6202 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT1 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT12_6203 )
  );
  LUT6 #(
    .INIT ( 64'h1414140414141414 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_925_OUT21  (
    .I0(\spiflash_counter[7]_PWR_1_o_equal_920_o ),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[1]),
    .I3(spiflash_counter[5]),
    .I4(spiflash_counter[7]),
    .I5(\spiflash_counter[7]_GND_1_o_equal_914_o<7>1_3201 ),
    .O(\spiflash_counter[7]_GND_1_o_mux_925_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT91  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(memdat_3[6]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT81  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(memdat_3[5]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT71  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(memdat_3[4]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT61  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(memdat_3[3]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT51  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(memdat_3[2]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT101  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(memdat_3[7]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o1261  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(spiflash_sr[9]),
    .I2(spiflash_clk_781),
    .I3(spiflash_i1[0]),
    .I4(spiflash_sr[7]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_402_o )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o1110  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(spiflash_sr[8]),
    .I2(spiflash_clk_781),
    .I3(spiflash_i1[0]),
    .I4(spiflash_sr[6]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_403_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o124  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(spiflash_sr[10]),
    .I2(spiflash_clk_781),
    .I3(spiflash_i1[0]),
    .I4(spiflash_sr[8]),
    .I5(rhs_array_muxed32[0]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_401_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o1131  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(spiflash_sr[11]),
    .I2(spiflash_clk_781),
    .I3(spiflash_i1[0]),
    .I4(spiflash_sr[9]),
    .I5(rhs_array_muxed32[1]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_400_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o1161  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(spiflash_sr[12]),
    .I2(spiflash_clk_781),
    .I3(spiflash_i1[0]),
    .I4(spiflash_sr[10]),
    .I5(rhs_array_muxed32[2]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_399_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o1171  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(spiflash_sr[13]),
    .I2(spiflash_clk_781),
    .I3(spiflash_i1[0]),
    .I4(spiflash_sr[11]),
    .I5(rhs_array_muxed32[3]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_398_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o1181  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(spiflash_sr[14]),
    .I2(spiflash_clk_781),
    .I3(spiflash_i1[0]),
    .I4(spiflash_sr[12]),
    .I5(rhs_array_muxed32[4]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_397_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_402_o1191  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_915_o ),
    .I1(spiflash_sr[15]),
    .I2(spiflash_clk_781),
    .I3(spiflash_i1[0]),
    .I4(spiflash_sr[13]),
    .I5(rhs_array_muxed32[5]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_396_o )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA8AAFDFFA8AA ))
  \refresher_state_FSM_FFd2-In2  (
    .I0(refresher_state_FSM_FFd2_621),
    .I1(multiplexer_state_FSM_FFd3_645),
    .I2(multiplexer_state_FSM_FFd1_643),
    .I3(multiplexer_state_FSM_FFd2_644),
    .I4(basesoc_sdram_timer_done),
    .I5(refresher_state_FSM_FFd1_622),
    .O(\refresher_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hD580808080808080 ))
  Mmux_array_muxed131 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(basesoc_sdram_bankmachine3_row_open),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(bankmachine1_state_FSM_FFd3_632),
    .I4(bankmachine1_state_FSM_FFd2_629),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O(Mmux_array_muxed13)
  );
  LUT6 #(
    .INIT ( 64'hD580808080808080 ))
  Mmux_array_muxed132 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(basesoc_sdram_bankmachine2_row_open),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .I3(bankmachine0_state_FSM_FFd3_627),
    .I4(bankmachine0_state_FSM_FFd2_624),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(Mmux_array_muxed131_6252)
  );
  LUT6 #(
    .INIT ( 64'hD580808080808080 ))
  Mmux_array_muxed141 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(basesoc_sdram_bankmachine3_row_open),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]),
    .I3(bankmachine1_state_FSM_FFd3_632),
    .I4(bankmachine1_state_FSM_FFd2_629),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]),
    .O(Mmux_array_muxed14)
  );
  LUT6 #(
    .INIT ( 64'hD580808080808080 ))
  Mmux_array_muxed142 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(basesoc_sdram_bankmachine2_row_open),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]),
    .I3(bankmachine0_state_FSM_FFd3_627),
    .I4(bankmachine0_state_FSM_FFd2_624),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]),
    .O(Mmux_array_muxed141_6254)
  );
  LUT6 #(
    .INIT ( 64'hD580808080808080 ))
  Mmux_array_muxed1131 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(basesoc_sdram_bankmachine3_row_open),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I3(bankmachine1_state_FSM_FFd3_632),
    .I4(bankmachine1_state_FSM_FFd2_629),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O(Mmux_array_muxed113)
  );
  LUT6 #(
    .INIT ( 64'hD580808080808080 ))
  Mmux_array_muxed1132 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(basesoc_sdram_bankmachine2_row_open),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .I3(bankmachine0_state_FSM_FFd3_627),
    .I4(bankmachine0_state_FSM_FFd2_624),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(Mmux_array_muxed1131_6268)
  );
  LUT5 #(
    .INIT ( 32'h555D5555 ))
  _n5201_inv1 (
    .I0(\basesoc_sdram_generator_counter[2]_GND_1_o_not_equal_936_o_inv ),
    .I1(refresher_state_FSM_FFd2_621),
    .I2(multiplexer_state_FSM_FFd3_645),
    .I3(multiplexer_state_FSM_FFd1_643),
    .I4(multiplexer_state_FSM_FFd2_644),
    .O(_n5201_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888088 ))
  _n5134_inv1 (
    .I0(basesoc_uart_phy_uart_clk_txen_376),
    .I1(basesoc_uart_phy_tx_busy_1090),
    .I2(basesoc_uart_phy_tx_bitcount[2]),
    .I3(basesoc_uart_phy_tx_bitcount[3]),
    .I4(basesoc_uart_phy_tx_bitcount[1]),
    .I5(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_513_o),
    .O(_n5134_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  basesoc_csrbankarray_csrbank1_scratch2_re1 (
    .I0(basesoc_interface_we_620),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank1_scratch2_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank1_scratch1_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(basesoc_interface_we_620),
    .O(basesoc_csrbankarray_csrbank1_scratch1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1085_OUT1  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(N132),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\basesoc_interface_adr[10] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1085_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0888 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In4_SW0  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_3177 ),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_cmd_basesoc_sdram_bankmachine0_cmd_payload_is_read_OR_121_o),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_6366 ),
    .O(N378)
  );
  LUT6 #(
    .INIT ( 64'hFBF3F7F740C08080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In4  (
    .I0(multiplexer_state_FSM_FFd1_643),
    .I1(rhs_array_muxed6),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I3(multiplexer_state_FSM_FFd3_645),
    .I4(multiplexer_state_FSM_FFd2_644),
    .I5(N378),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF7F ))
  basesoc_port_cmd_ready4_SW1 (
    .I0(litedramwishbone2native_state_FSM_FFd2_648),
    .I1(\n0236<3>1 ),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_858),
    .I5(litedramwishbone2native_state_FSM_FFd1_647),
    .O(N380)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  basesoc_port_cmd_ready4 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_817),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I5(N380),
    .O(basesoc_port_cmd_ready4_3208)
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_uart_tx_fifo_level0_cy<2>12  (
    .I0(basesoc_uart_tx_fifo_wrport_we),
    .I1(basesoc_uart_tx_fifo_level0[1]),
    .I2(basesoc_uart_tx_fifo_level0[0]),
    .I3(basesoc_uart_tx_fifo_level0[2]),
    .O(Mcount_basesoc_uart_tx_fifo_level0_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_cy[2])
  );
  LUT5 #(
    .INIT ( 32'hFFFF888A ))
  \lm32_cpu/load_store_unit/d_we_o_glue_set  (
    .I0(\lm32_cpu/load_store_unit/d_we_o_145 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_612_o ),
    .I4(\lm32_cpu/load_store_unit/_n0269 ),
    .O(\lm32_cpu/load_store_unit/d_we_o_glue_set_6881 )
  );
  LUT3 #(
    .INIT ( 8'hF9 ))
  basesoc_sdram_bankmachine0_twtpcon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_ready_1102),
    .I2(basesoc_sdram_bankmachine0_twtpcon_valid),
    .O(basesoc_sdram_bankmachine0_twtpcon_count_0_glue_set_6854)
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  basesoc_sdram_bankmachine0_twtpcon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine0_twtpcon_ready_1102),
    .I3(basesoc_sdram_bankmachine0_twtpcon_valid),
    .O(basesoc_sdram_bankmachine0_twtpcon_count_1_glue_set_6855)
  );
  LUT3 #(
    .INIT ( 8'hF9 ))
  basesoc_sdram_bankmachine1_twtpcon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_1105),
    .I2(basesoc_sdram_bankmachine1_twtpcon_valid),
    .O(basesoc_sdram_bankmachine1_twtpcon_count_0_glue_set_6856)
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  basesoc_sdram_bankmachine1_twtpcon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine1_twtpcon_ready_1105),
    .I3(basesoc_sdram_bankmachine1_twtpcon_valid),
    .O(basesoc_sdram_bankmachine1_twtpcon_count_1_glue_set_6857)
  );
  LUT3 #(
    .INIT ( 8'hF9 ))
  basesoc_sdram_bankmachine2_twtpcon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_ready_1108),
    .I2(basesoc_sdram_bankmachine2_twtpcon_valid),
    .O(basesoc_sdram_bankmachine2_twtpcon_count_0_glue_set_6858)
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  basesoc_sdram_bankmachine2_twtpcon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine2_twtpcon_ready_1108),
    .I3(basesoc_sdram_bankmachine2_twtpcon_valid),
    .O(basesoc_sdram_bankmachine2_twtpcon_count_1_glue_set_6859)
  );
  LUT3 #(
    .INIT ( 8'hF9 ))
  basesoc_sdram_bankmachine3_twtpcon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_1111),
    .I2(basesoc_sdram_bankmachine3_twtpcon_valid),
    .O(basesoc_sdram_bankmachine3_twtpcon_count_0_glue_set_6860)
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  basesoc_sdram_bankmachine3_twtpcon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine3_twtpcon_ready_1111),
    .I3(basesoc_sdram_bankmachine3_twtpcon_valid),
    .O(basesoc_sdram_bankmachine3_twtpcon_count_1_glue_set_6861)
  );
  LUT6 #(
    .INIT ( 64'h0000000404100000 ))
  \lm32_cpu/decoder/store  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/store_d )
  );
  LUT3 #(
    .INIT ( 8'h8E ))
  basesoc_grant_glue_set (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .O(basesoc_grant_glue_set_6844)
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<4>11  (
    .I0(basesoc_uart_rx_fifo_wrport_we),
    .I1(basesoc_uart_rx_fifo_level0[4]),
    .I2(basesoc_uart_rx_fifo_level0[3]),
    .I3(Mcount_basesoc_uart_rx_fifo_level0_cy[2]),
    .O(\Result<4>1 )
  );
  LUT5 #(
    .INIT ( 32'h8A88CFCC ))
  basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine0_twtpcon_ready_1102),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I4(basesoc_sdram_bankmachine0_twtpcon_valid),
    .O(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_6839)
  );
  LUT5 #(
    .INIT ( 32'h8A88CFCC ))
  basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_1105),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I4(basesoc_sdram_bankmachine1_twtpcon_valid),
    .O(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_6840)
  );
  LUT5 #(
    .INIT ( 32'h8A88CFCC ))
  basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_1111),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I4(basesoc_sdram_bankmachine3_twtpcon_valid),
    .O(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_6841)
  );
  LUT5 #(
    .INIT ( 32'h8A88CFCC ))
  basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine2_twtpcon_ready_1108),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I4(basesoc_sdram_bankmachine2_twtpcon_valid),
    .O(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_6842)
  );
  LUT6 #(
    .INIT ( 64'hABAA0000ABAAABAA ))
  basesoc_sdram_twtrcon_ready_glue_rst (
    .I0(basesoc_sdram_twtrcon_ready_1119),
    .I1(basesoc_sdram_twtrcon_count[2]),
    .I2(basesoc_sdram_twtrcon_count[1]),
    .I3(basesoc_sdram_twtrcon_count[0]),
    .I4(sys_rst),
    .I5(basesoc_sdram_twtrcon_valid),
    .O(basesoc_sdram_twtrcon_ready_glue_rst_6843)
  );
  LUT6 #(
    .INIT ( 64'h287FAAFF282AAAAA ))
  basesoc_uart_phy_rx_busy_glue_set (
    .I0(basesoc_uart_phy_rx_busy_38),
    .I1(basesoc_uart_phy_rx_bitcount[3]),
    .I2(basesoc_uart_phy_rx_bitcount[0]),
    .I3(xilinxmultiregimpl0_regs1_12),
    .I4(GND_1_o_GND_1_o_MUX_272_o1),
    .I5(basesoc_uart_phy_rx_r_14),
    .O(basesoc_uart_phy_rx_busy_glue_set_6828)
  );
  LUT6 #(
    .INIT ( 64'hBBBBB0000BBB0000 ))
  serial_tx_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_513_o),
    .I2(basesoc_uart_phy_uart_clk_txen_376),
    .I3(basesoc_uart_phy_tx_busy_1090),
    .I4(serial_tx_OBUF_1091),
    .I5(\basesoc_uart_phy_tx_reg[0]_PWR_1_o_MUX_253_o ),
    .O(serial_tx_glue_rst_6850)
  );
  LUT4 #(
    .INIT ( 16'hFFAB ))
  \lm32_cpu/valid_f_rstpot_SW1  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_4449 ),
    .I1(\lm32_cpu/instruction_unit/icache/refilling_4451 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refilling_4448 ),
    .I3(\lm32_cpu/instruction_unit/icache/restart_request_4453 ),
    .O(N382)
  );
  LUT6 #(
    .INIT ( 64'h1010FF1010100010 ))
  \lm32_cpu/valid_f_rstpot  (
    .I0(\lm32_cpu/icache_refill_request ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(N382),
    .I3(\lm32_cpu/stall_a ),
    .I4(\lm32_cpu/kill_f ),
    .I5(\lm32_cpu/valid_f_4012 ),
    .O(\lm32_cpu/valid_f_rstpot_6988 )
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<3>11  (
    .I0(basesoc_uart_tx_fifo_level0[3]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT121 ),
    .I2(basesoc_csrbankarray_csrbank6_sel),
    .I3(basesoc_uart_tx_trigger),
    .I4(basesoc_interface_we_620),
    .I5(Mcount_basesoc_uart_tx_fifo_level0_cy[2]),
    .O(\Result<3>2_2009 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF7F ))
  \bankmachine0_state_FSM_FFd2-In2_SW0  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_817),
    .I2(basesoc_sdram_bankmachine0_row_hit),
    .I3(basesoc_sdram_bankmachine0_row_close),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .O(N384)
  );
  LUT6 #(
    .INIT ( 64'h222222222A222222 ))
  \bankmachine0_state_FSM_FFd2-In2  (
    .I0(\bankmachine0_state_FSM_FFd2-In1_6345 ),
    .I1(basesoc_sdram_bankmachine0_row_opened_1100),
    .I2(N1041),
    .I3(_n3425),
    .I4
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_83_o )
,
    .I5(N384),
    .O(\bankmachine0_state_FSM_FFd2-In2_6346 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \bankmachine1_state_FSM_FFd2-In2_SW0  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_858),
    .I2(basesoc_sdram_bankmachine1_row_hit),
    .I3(basesoc_sdram_bankmachine1_row_close),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .O(N386)
  );
  LUT6 #(
    .INIT ( 64'h222222222A222222 ))
  \bankmachine1_state_FSM_FFd2-In2  (
    .I0(\bankmachine1_state_FSM_FFd2-In1_6347 ),
    .I1(basesoc_sdram_bankmachine1_row_opened_1103),
    .I2(N1041),
    .I3(_n3425),
    .I4
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_125_o )
,
    .I5(N386),
    .O(\bankmachine1_state_FSM_FFd2-In2_6348 )
  );
  LUT6 #(
    .INIT ( 64'hF575D55555555555 ))
  _n5259_inv1 (
    .I0(basesoc_sdram_twtrcon_ready_1119),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I2(_n3425),
    .I3(basesoc_sdram_twtrcon_valid1_6379),
    .I4(basesoc_sdram_twtrcon_valid2_6380),
    .I5(rhs_array_muxed6),
    .O(_n5259_inv)
  );
  LUT6 #(
    .INIT ( 64'h0155555545555555 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<0>11  (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I2(basesoc_sdram_twtrcon_valid2_6380),
    .I3(rhs_array_muxed6),
    .I4(_n3425),
    .I5(basesoc_sdram_twtrcon_valid1_6379),
    .O(Mcount_basesoc_sdram_twtrcon_count)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  Mmux_basesoc_cache_data_port_dat_w1011 (
    .I0(basesoc_cache_967),
    .I1(cache_state_FSM_FFd1_646),
    .I2(litedramwishbone2native_state_FSM_FFd1_647),
    .I3(litedramwishbone2native_state_FSM_FFd2_648),
    .I4(new_master_rdata_valid4_535),
    .I5(basesoc_sdram_storage_full[0]),
    .O(Mmux_basesoc_cache_data_port_dat_w101)
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  Mmux_basesoc_cache_data_port_dat_w1141 (
    .I0(basesoc_cache_967),
    .I1(cache_state_FSM_FFd1_646),
    .I2(litedramwishbone2native_state_FSM_FFd1_647),
    .I3(litedramwishbone2native_state_FSM_FFd2_648),
    .I4(new_master_rdata_valid4_535),
    .I5(basesoc_sdram_storage_full[0]),
    .O(Mmux_basesoc_cache_data_port_dat_w114)
  );
  LUT6 #(
    .INIT ( 64'h0705B7A50200B2A0 ))
  \bankmachine0_state_FSM_FFd1-In  (
    .I0(bankmachine0_state_FSM_FFd2_624),
    .I1(bankmachine0_state_FSM_FFd1_623),
    .I2(bankmachine0_state_FSM_FFd3_627),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_1102),
    .I4(N388),
    .I5(basesoc_sdram_cmd_valid),
    .O(\bankmachine0_state_FSM_FFd1-In_2637 )
  );
  LUT6 #(
    .INIT ( 64'h0705B7A50200B2A0 ))
  \bankmachine1_state_FSM_FFd1-In  (
    .I0(bankmachine1_state_FSM_FFd2_629),
    .I1(bankmachine1_state_FSM_FFd1_628),
    .I2(bankmachine1_state_FSM_FFd3_632),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1105),
    .I4(N390),
    .I5(basesoc_sdram_cmd_valid),
    .O(\bankmachine1_state_FSM_FFd1-In_2626 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF1110 ))
  \lm32_cpu/stall_x1  (
    .I0(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I4(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/stall_x )
  );
  LUT5 #(
    .INIT ( 32'h75555555 ))
  basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_817),
    .I1(basesoc_sdram_cmd_valid),
    .I2(_n3425),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_352_o14),
    .I4(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce)
  );
  LUT5 #(
    .INIT ( 32'h75555555 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_940),
    .I1(basesoc_sdram_cmd_valid),
    .I2(_n3425),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_352_o11),
    .I4(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine3_req_lock1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_940),
    .O(basesoc_sdram_bankmachine3_req_lock)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_uart_tx_fifo_wrport_we1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_uart_tx_trigger),
    .I5(basesoc_interface_we_620),
    .O(basesoc_uart_tx_fifo_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_423_o1 (
    .I0(basesoc_interface_we_620),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_423_o)
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \basesoc_slave_sel<0><28>1  (
    .I0(rhs_array_muxed32[22]),
    .I1(rhs_array_muxed32[28]),
    .I2(\basesoc_slave_sel<4><28>1_3161 ),
    .I3(\basesoc_slave_sel<1><28>11_6319 ),
    .I4(\basesoc_slave_sel<1><28>12_6320 ),
    .O(basesoc_slave_sel[0])
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_383_o1 (
    .I0(\basesoc_interface_adr[11] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[10] ),
    .I5(basesoc_interface_we_620),
    .O(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_383_o)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \lm32_cpu/decoder/call1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/d_result_sel_0_d )
  );
  LUT4 #(
    .INIT ( 16'hFFF4 ))
  \lm32_cpu/kill_d1  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/branch_taken_m1 ),
    .O(\lm32_cpu/kill_d )
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  write_ctrl34 (
    .I0(basesoc_cache_data_port_we[2]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl34_2482)
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  write_ctrl35 (
    .I0(basesoc_cache_data_port_we[3]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl35_2483)
  );
  LUT6 #(
    .INIT ( 64'h0080008022A20080 ))
  write_ctrl38 (
    .I0(basesoc_cache_data_port_we[2]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl38_2486)
  );
  LUT6 #(
    .INIT ( 64'h0080008022A20080 ))
  write_ctrl39 (
    .I0(basesoc_cache_data_port_we[3]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl39_2487)
  );
  LUT6 #(
    .INIT ( 64'h0080008022A20080 ))
  write_ctrl42 (
    .I0(basesoc_cache_data_port_we[2]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl42_2490)
  );
  LUT6 #(
    .INIT ( 64'h0080008022A20080 ))
  write_ctrl43 (
    .I0(basesoc_cache_data_port_we[3]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl43_2491)
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  write_ctrl46 (
    .I0(basesoc_cache_data_port_we[2]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl46_2494)
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  write_ctrl47 (
    .I0(basesoc_cache_data_port_we[3]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl47_2495)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_217_o11 (
    .I0(basesoc_grant_1120),
    .I1(cache_state_FSM_FFd2_2479),
    .I2(\lm32_cpu/load_store_unit/d_we_o_145 ),
    .I3(cache_state_FSM_FFd3_1466),
    .I4(\basesoc_cache_tag_do_tag[18]_basesoc_interface0_wb_sdram_adr[29]_equal_362_o ),
    .O(basesoc_cache_tag_di_dirty)
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  write_ctrl32 (
    .I0(basesoc_cache_data_port_we[0]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl32_2480)
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  write_ctrl33 (
    .I0(basesoc_cache_data_port_we[1]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl33_2481)
  );
  LUT6 #(
    .INIT ( 64'h0080008022A20080 ))
  write_ctrl36 (
    .I0(basesoc_cache_data_port_we[0]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl36_2484)
  );
  LUT6 #(
    .INIT ( 64'h0080008022A20080 ))
  write_ctrl37 (
    .I0(basesoc_cache_data_port_we[1]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl37_2485)
  );
  LUT6 #(
    .INIT ( 64'h0080008022A20080 ))
  write_ctrl40 (
    .I0(basesoc_cache_data_port_we[0]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl40_2488)
  );
  LUT6 #(
    .INIT ( 64'h0080008022A20080 ))
  write_ctrl41 (
    .I0(basesoc_cache_data_port_we[1]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl41_2489)
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  write_ctrl44 (
    .I0(basesoc_cache_data_port_we[0]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl44_2492)
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  write_ctrl45 (
    .I0(basesoc_cache_data_port_we[1]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl45_2493)
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  basesoc_wait_inv11 (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I3(basesoc_shared_ack),
    .O(basesoc_wait_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT23  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT21_6342 ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_interface_adr[10] ),
    .I5(\basesoc_interface_adr[11] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1090_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h10111010 ))
  basesoc_sdram_cmd_payload_ras_glue_set (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(\refresher_state_FSM_FFd2-In1 ),
    .I4(refresher_state_FSM_FFd2_621),
    .O(basesoc_sdram_cmd_payload_ras_glue_set_6829)
  );
  LUT6 #(
    .INIT ( 64'h6AA96AB96AA96AA9 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<2>11  (
    .I0(basesoc_uart_rx_fifo_level0[2]),
    .I1(basesoc_uart_rx_fifo_level0[1]),
    .I2(basesoc_uart_phy_source_valid_377),
    .I3(basesoc_uart_rx_fifo_level0[0]),
    .I4(basesoc_uart_rx_fifo_level0[3]),
    .I5(basesoc_uart_rx_fifo_level0[4]),
    .O(\Result<2>5 )
  );
  LUT6 #(
    .INIT ( 64'h4445444400010000 ))
  \lm32_cpu/valid_m_rstpot  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/stall_m ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I3(\lm32_cpu/stall_x ),
    .I4(\lm32_cpu/valid_x_4274 ),
    .I5(\lm32_cpu/valid_m_4273 ),
    .O(\lm32_cpu/valid_m_rstpot_6982 )
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine0_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine0_row_opened_1100),
    .I1(bankmachine0_state_FSM_FFd1_623),
    .I2(bankmachine0_state_FSM_FFd2_624),
    .I3(bankmachine0_state_FSM_FFd3_627),
    .O(basesoc_sdram_bankmachine0_row_opened_glue_set_6838)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine1_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine1_row_opened_1103),
    .I1(bankmachine1_state_FSM_FFd1_628),
    .I2(bankmachine1_state_FSM_FFd2_629),
    .I3(bankmachine1_state_FSM_FFd3_632),
    .O(basesoc_sdram_bankmachine1_row_opened_glue_set_6851)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine2_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine2_row_opened_1106),
    .I1(bankmachine2_state_FSM_FFd1_633),
    .I2(bankmachine2_state_FSM_FFd2_634),
    .I3(bankmachine2_state_FSM_FFd3_636),
    .O(basesoc_sdram_bankmachine2_row_opened_glue_set_6852)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine3_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine3_row_opened_1109),
    .I1(bankmachine3_state_FSM_FFd1_637),
    .I2(bankmachine3_state_FSM_FFd2_638),
    .I3(bankmachine3_state_FSM_FFd3_640),
    .O(basesoc_sdram_bankmachine3_row_opened_glue_set_6853)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sram_we<2>1  (
    .I0(basesoc_grant_1120),
    .I1(basesoc_slave_sel[1]),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I4(\lm32_cpu/load_store_unit/d_we_o_145 ),
    .O(basesoc_sram_we[2])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sram_we<3>1  (
    .I0(basesoc_grant_1120),
    .I1(basesoc_slave_sel[1]),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I4(\lm32_cpu/load_store_unit/d_we_o_145 ),
    .O(basesoc_sram_we[3])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sram_we<0>1  (
    .I0(basesoc_grant_1120),
    .I1(basesoc_slave_sel[1]),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I4(\lm32_cpu/load_store_unit/d_we_o_145 ),
    .O(basesoc_sram_we[0])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sram_we<1>1  (
    .I0(basesoc_grant_1120),
    .I1(basesoc_slave_sel[1]),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I4(\lm32_cpu/load_store_unit/d_we_o_145 ),
    .O(basesoc_sram_we[1])
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<0>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[4] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<0> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<1>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[5] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<1> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<2>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[6] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<2> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<3>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[7] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<3> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<4>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[8] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<4> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<5>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[9] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<5> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<6>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[10] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<6> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<7>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[11] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<7> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[2] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<0> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[3] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<1> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \lm32_cpu/load_store_unit/_n02691  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I1(\lm32_cpu/store_m_4043 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/stall_m2_6583 ),
    .I4(\lm32_cpu/exception_m_4045 ),
    .I5(\lm32_cpu/valid_m_4273 ),
    .O(\lm32_cpu/load_store_unit/_n0269 )
  );
  LUT5 #(
    .INIT ( 32'h0100ABAA ))
  \lm32_cpu/instruction_unit/i_cyc_o_glue_set  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I1(\lm32_cpu/instruction_unit/icache_refill_ready_4815 ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .I4(\lm32_cpu/instruction_unit/_n0211_inv ),
    .O(\lm32_cpu/instruction_unit/i_cyc_o_glue_set_6872 )
  );
  LUT6 #(
    .INIT ( 64'h08888888A8888888 ))
  \lm32_cpu/load_store_unit/wb_load_complete_rstpot  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/load_store_unit/wb_load_complete_5202 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I5(\lm32_cpu/load_store_unit/d_we_o_145 ),
    .O(\lm32_cpu/load_store_unit/wb_load_complete_rstpot_6987 )
  );
  LUT6 #(
    .INIT ( 64'h1010001010000000 ))
  basesoc_sram_bus_ack_rstpot (
    .I0(basesoc_sram_bus_ack_315),
    .I1(sys_rst),
    .I2(basesoc_slave_sel[1]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .O(basesoc_sram_bus_ack_rstpot_6989)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFDFFFFFFF8 ))
  basesoc_sdram_time0_4_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(\Result<4>4 ),
    .I2(multiplexer_state_FSM_FFd1_643),
    .I3(multiplexer_state_FSM_FFd3_645),
    .I4(multiplexer_state_FSM_FFd2_644),
    .I5(basesoc_sdram_time0[4]),
    .O(basesoc_sdram_time0_4_glue_set_6866)
  );
  LUT5 #(
    .INIT ( 32'hFFFF27FF ))
  \Mcount_basesoc_count_lut<0>  (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I3(basesoc_count[0]),
    .I4(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[0])
  );
  LUT5 #(
    .INIT ( 32'hFFFF27FF ))
  \Mcount_basesoc_count_lut<1>  (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I3(basesoc_count[1]),
    .I4(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[1])
  );
  LUT5 #(
    .INIT ( 32'hFFFF27FF ))
  \Mcount_basesoc_count_lut<2>  (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I3(basesoc_count[2]),
    .I4(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[2])
  );
  LUT5 #(
    .INIT ( 32'hFFFF27FF ))
  \Mcount_basesoc_count_lut<3>  (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I3(basesoc_count[3]),
    .I4(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[3])
  );
  LUT5 #(
    .INIT ( 32'hFFFF27FF ))
  \Mcount_basesoc_count_lut<4>  (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I3(basesoc_count[4]),
    .I4(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[4])
  );
  LUT5 #(
    .INIT ( 32'hFFFF27FF ))
  \Mcount_basesoc_count_lut<5>  (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I3(basesoc_count[5]),
    .I4(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<6>  (
    .I0(basesoc_count[6]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .O(Mcount_basesoc_count_lut[6])
  );
  LUT5 #(
    .INIT ( 32'hFFFF27FF ))
  \Mcount_basesoc_count_lut<7>  (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I3(basesoc_count[7]),
    .I4(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[7])
  );
  LUT5 #(
    .INIT ( 32'hFFFF27FF ))
  \Mcount_basesoc_count_lut<8>  (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I3(basesoc_count[8]),
    .I4(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<9>  (
    .I0(basesoc_count[9]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .O(Mcount_basesoc_count_lut[9])
  );
  LUT5 #(
    .INIT ( 32'hFFFF27FF ))
  \Mcount_basesoc_count_lut<10>  (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I3(basesoc_count[10]),
    .I4(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[10])
  );
  LUT5 #(
    .INIT ( 32'hFFFF27FF ))
  \Mcount_basesoc_count_lut<11>  (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I3(basesoc_count[11]),
    .I4(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[11])
  );
  LUT5 #(
    .INIT ( 32'hFFFF27FF ))
  \Mcount_basesoc_count_lut<12>  (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I3(basesoc_count[12]),
    .I4(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[12])
  );
  LUT5 #(
    .INIT ( 32'hFFFF27FF ))
  \Mcount_basesoc_count_lut<13>  (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I3(basesoc_count[13]),
    .I4(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<14>  (
    .I0(basesoc_count[14]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .O(Mcount_basesoc_count_lut[14])
  );
  LUT5 #(
    .INIT ( 32'hFFFF27FF ))
  \Mcount_basesoc_count_lut<15>  (
    .I0(basesoc_grant_1120),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I3(basesoc_count[15]),
    .I4(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[15])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<16>  (
    .I0(basesoc_count[16]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .O(Mcount_basesoc_count_lut[16])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<17>  (
    .I0(basesoc_count[17]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .O(Mcount_basesoc_count_lut[17])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<18>  (
    .I0(basesoc_count[18]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .O(Mcount_basesoc_count_lut[18])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<19>  (
    .I0(basesoc_count[19]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_143 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .O(Mcount_basesoc_count_lut[19])
  );
  LUT5 #(
    .INIT ( 32'hFF57FFFF ))
  \lm32_cpu/mc_arithmetic/Mmux__n011618_SW0  (
    .I0(\lm32_cpu/mc_arithmetic/Mmux__n011614_6766 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I3(\lm32_cpu/mc_arithmetic/b [9]),
    .I4(\lm32_cpu/mc_arithmetic/Mmux__n011615_6767 ),
    .O(N368)
  );
  LUT6 #(
    .INIT ( 64'h2A22222222222222 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_817),
    .I2(basesoc_sdram_cmd_valid),
    .I3(_n3425),
    .I4(rhs_array_muxed6),
    .I5(roundrobin0_grant_roundrobin3_grant_OR_352_o14),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'h2A22222222222222 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_940),
    .I2(basesoc_sdram_cmd_valid),
    .I3(_n3425),
    .I4(rhs_array_muxed6),
    .I5(roundrobin0_grant_roundrobin3_grant_OR_352_o11),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000202000202 ))
  write_ctrl2 (
    .I0(basesoc_sram_we[2]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl2_2187)
  );
  LUT6 #(
    .INIT ( 64'h0000000202000202 ))
  write_ctrl3 (
    .I0(basesoc_sram_we[3]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl3_2188)
  );
  LUT6 #(
    .INIT ( 64'h0000004040004040 ))
  write_ctrl6 (
    .I0(rhs_array_muxed32[11]),
    .I1(basesoc_sram_we[2]),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl6_2191)
  );
  LUT6 #(
    .INIT ( 64'h0000004040004040 ))
  write_ctrl7 (
    .I0(rhs_array_muxed32[11]),
    .I1(basesoc_sram_we[3]),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl7_2192)
  );
  LUT6 #(
    .INIT ( 64'h0000004040004040 ))
  write_ctrl10 (
    .I0(rhs_array_muxed32[11]),
    .I1(basesoc_sram_we[2]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl10_2195)
  );
  LUT6 #(
    .INIT ( 64'h0000004040004040 ))
  write_ctrl11 (
    .I0(rhs_array_muxed32[11]),
    .I1(basesoc_sram_we[3]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl11_2196)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl14 (
    .I0(basesoc_sram_we[2]),
    .I1(rhs_array_muxed32[11]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl14_2199)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl15 (
    .I0(basesoc_sram_we[3]),
    .I1(rhs_array_muxed32[11]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl15_2200)
  );
  LUT6 #(
    .INIT ( 64'h0000004040004040 ))
  write_ctrl18 (
    .I0(rhs_array_muxed32[10]),
    .I1(basesoc_sram_we[2]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl18_2203)
  );
  LUT6 #(
    .INIT ( 64'h0000004040004040 ))
  write_ctrl19 (
    .I0(rhs_array_muxed32[10]),
    .I1(basesoc_sram_we[3]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl19_2204)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl22 (
    .I0(basesoc_sram_we[2]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl22_2207)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl23 (
    .I0(basesoc_sram_we[3]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl23_2208)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl26 (
    .I0(basesoc_sram_we[2]),
    .I1(rhs_array_muxed32[9]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl26_2211)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl27 (
    .I0(basesoc_sram_we[3]),
    .I1(rhs_array_muxed32[9]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl27_2212)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  write_ctrl30 (
    .I0(rhs_array_muxed32[10]),
    .I1(rhs_array_muxed32[11]),
    .I2(basesoc_sram_we[2]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl30_2215)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  write_ctrl31 (
    .I0(rhs_array_muxed32[10]),
    .I1(rhs_array_muxed32[11]),
    .I2(basesoc_sram_we[3]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl31_2216)
  );
  LUT6 #(
    .INIT ( 64'h0000000202000202 ))
  write_ctrl (
    .I0(basesoc_sram_we[0]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl_2185)
  );
  LUT6 #(
    .INIT ( 64'h0000000202000202 ))
  write_ctrl1 (
    .I0(basesoc_sram_we[1]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl1_2186)
  );
  LUT6 #(
    .INIT ( 64'h0000004040004040 ))
  write_ctrl4 (
    .I0(rhs_array_muxed32[11]),
    .I1(basesoc_sram_we[0]),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl4_2189)
  );
  LUT6 #(
    .INIT ( 64'h0000004040004040 ))
  write_ctrl5 (
    .I0(rhs_array_muxed32[11]),
    .I1(basesoc_sram_we[1]),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl5_2190)
  );
  LUT6 #(
    .INIT ( 64'h0000004040004040 ))
  write_ctrl8 (
    .I0(rhs_array_muxed32[11]),
    .I1(basesoc_sram_we[0]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl8_2193)
  );
  LUT6 #(
    .INIT ( 64'h0000004040004040 ))
  write_ctrl9 (
    .I0(rhs_array_muxed32[11]),
    .I1(basesoc_sram_we[1]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl9_2194)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl12 (
    .I0(basesoc_sram_we[0]),
    .I1(rhs_array_muxed32[11]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl12_2197)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl13 (
    .I0(basesoc_sram_we[1]),
    .I1(rhs_array_muxed32[11]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl13_2198)
  );
  LUT6 #(
    .INIT ( 64'h0000004040004040 ))
  write_ctrl16 (
    .I0(rhs_array_muxed32[10]),
    .I1(basesoc_sram_we[0]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl16_2201)
  );
  LUT6 #(
    .INIT ( 64'h0000004040004040 ))
  write_ctrl17 (
    .I0(rhs_array_muxed32[10]),
    .I1(basesoc_sram_we[1]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl17_2202)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl20 (
    .I0(basesoc_sram_we[0]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl20_2205)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl21 (
    .I0(basesoc_sram_we[1]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl21_2206)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl24 (
    .I0(basesoc_sram_we[0]),
    .I1(rhs_array_muxed32[9]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl24_2209)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl25 (
    .I0(basesoc_sram_we[1]),
    .I1(rhs_array_muxed32[9]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl25_2210)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  write_ctrl28 (
    .I0(rhs_array_muxed32[10]),
    .I1(rhs_array_muxed32[11]),
    .I2(basesoc_sram_we[0]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl28_2213)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  write_ctrl29 (
    .I0(rhs_array_muxed32[10]),
    .I1(rhs_array_muxed32[11]),
    .I2(basesoc_sram_we[1]),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl29_2214)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>7 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1471),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>9 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we_1470),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>8 )
  );
  LUT4 #(
    .INIT ( 16'h8300 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_133_o1 (
    .I0(multiplexer_state_FSM_FFd3_645),
    .I1(multiplexer_state_FSM_FFd2_644),
    .I2(multiplexer_state_FSM_FFd1_643),
    .I3(rhs_array_muxed6),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_133_o)
  );
  LUT6 #(
    .INIT ( 64'h0000008080008080 ))
  \basesoc_slave_sel<1><28>13  (
    .I0(\basesoc_slave_sel<4><28>1_3161 ),
    .I1(\basesoc_slave_sel<1><28>11_6319 ),
    .I2(\basesoc_slave_sel<1><28>12_6320 ),
    .I3(basesoc_grant_1120),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .O(\basesoc_slave_sel<1><28>1 )
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_uart_rx_fifo_level0_cy<2>12  (
    .I0(basesoc_uart_phy_source_valid_377),
    .I1(basesoc_uart_rx_fifo_level0[1]),
    .I2(basesoc_uart_rx_fifo_level0[2]),
    .I3(basesoc_uart_rx_fifo_level0[0]),
    .O(Mcount_basesoc_uart_rx_fifo_level0_cy[2])
  );
  LUT5 #(
    .INIT ( 32'hAAA8FFFF ))
  basesoc_sdram_time1_3_glue_set (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .I4(basesoc_sdram_choose_req_want_writes),
    .O(basesoc_sdram_time1_3_glue_set_6870)
  );
  LUT6 #(
    .INIT ( 64'hAAA9AAA8FFFFFFFF ))
  basesoc_sdram_time0_3_glue_set (
    .I0(basesoc_sdram_time0[3]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[4]),
    .I5(basesoc_sdram_choose_req_want_reads),
    .O(basesoc_sdram_time0_3_glue_set_6865)
  );
  LUT5 #(
    .INIT ( 32'h2AAAEAAA ))
  spiflash_bus_ack_glue_set (
    .I0(spiflash_bus_ack_1099),
    .I1(spiflash_counter[7]),
    .I2(\spiflash_counter[7]_GND_1_o_equal_914_o<7>1_3201 ),
    .I3(spiflash_counter[5]),
    .I4(spiflash_counter[0]),
    .O(spiflash_bus_ack_glue_set_6837)
  );
  LUT5 #(
    .INIT ( 32'hA9FFA8FF ))
  basesoc_sdram_time1_2_glue_set (
    .I0(basesoc_sdram_time1[2]),
    .I1(basesoc_sdram_time1[0]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_choose_req_want_writes),
    .I4(basesoc_sdram_time1[3]),
    .O(basesoc_sdram_time1_2_glue_set_6869)
  );
  LUT6 #(
    .INIT ( 64'hA9A9A9A8FFFFFFFF ))
  basesoc_sdram_time0_2_glue_set (
    .I0(basesoc_sdram_time0[2]),
    .I1(basesoc_sdram_time0[1]),
    .I2(basesoc_sdram_time0[0]),
    .I3(basesoc_sdram_time0[3]),
    .I4(basesoc_sdram_time0[4]),
    .I5(basesoc_sdram_choose_req_want_reads),
    .O(basesoc_sdram_time0_2_glue_set_6864)
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \bankmachine0_state_FSM_FFd1-In_SW1  (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_cmd_basesoc_sdram_bankmachine0_cmd_payload_is_read_OR_121_o),
    .I1(basesoc_sdram_bankmachine0_cmd_valid),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I4(_n3425),
    .O(N388)
  );
  LUT5 #(
    .INIT ( 32'hBFFFFFFF ))
  \bankmachine1_state_FSM_FFd1-In_SW1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .I1(_n3425),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_cmd_basesoc_sdram_bankmachine1_cmd_payload_is_read_OR_123_o),
    .O(N390)
  );
  LUT5 #(
    .INIT ( 32'h9998FFFF ))
  basesoc_sdram_time1_1_glue_set (
    .I0(basesoc_sdram_time1[1]),
    .I1(basesoc_sdram_time1[0]),
    .I2(basesoc_sdram_time1[3]),
    .I3(basesoc_sdram_time1[2]),
    .I4(basesoc_sdram_choose_req_want_writes),
    .O(basesoc_sdram_time1_1_glue_set_6868)
  );
  LUT6 #(
    .INIT ( 64'h99999998FFFFFFFF ))
  basesoc_sdram_time0_1_glue_set (
    .I0(basesoc_sdram_time0[1]),
    .I1(basesoc_sdram_time0[0]),
    .I2(basesoc_sdram_time0[3]),
    .I3(basesoc_sdram_time0[2]),
    .I4(basesoc_sdram_time0[4]),
    .I5(basesoc_sdram_choose_req_want_reads),
    .O(basesoc_sdram_time0_1_glue_set_6863)
  );
  LUT5 #(
    .INIT ( 32'h5554FFFF ))
  basesoc_sdram_time1_0_glue_set (
    .I0(basesoc_sdram_time1[0]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[3]),
    .I4(basesoc_sdram_choose_req_want_writes),
    .O(basesoc_sdram_time1_0_glue_set_6867)
  );
  LUT6 #(
    .INIT ( 64'h55555554FFFFFFFF ))
  basesoc_sdram_time0_0_glue_set (
    .I0(basesoc_sdram_time0[0]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[3]),
    .I4(basesoc_sdram_time0[4]),
    .I5(basesoc_sdram_choose_req_want_reads),
    .O(basesoc_sdram_time0_0_glue_set_6862)
  );
  LUT6 #(
    .INIT ( 64'h0001000100014445 ))
  \basesoc_slave_sel<4><28>11  (
    .I0(rhs_array_muxed32[24]),
    .I1(basesoc_grant_1120),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [27]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [27]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .O(\basesoc_slave_sel<4><28>1_3161 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF6E ))
  \bankmachine0_state_FSM_FFd3-In111  (
    .I0(multiplexer_state_FSM_FFd1_643),
    .I1(multiplexer_state_FSM_FFd2_644),
    .I2(multiplexer_state_FSM_FFd3_645),
    .I3(N1041),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .O(\bankmachine0_state_FSM_FFd3-In11 )
  );
  LUT5 #(
    .INIT ( 32'h54545455 ))
  \lm32_cpu/stall_x_inv331  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I4(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .O(\lm32_cpu/instruction_unit/stall_x_inv )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAD6AAAAAA9 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<3>11  (
    .I0(basesoc_uart_rx_fifo_level0[3]),
    .I1(basesoc_uart_phy_source_valid_377),
    .I2(basesoc_uart_rx_fifo_level0[1]),
    .I3(basesoc_uart_rx_fifo_level0[2]),
    .I4(basesoc_uart_rx_fifo_level0[0]),
    .I5(basesoc_uart_rx_fifo_level0[4]),
    .O(\Result<3>5 )
  );
  LUT6 #(
    .INIT ( 64'h0000824100000000 ))
  \lm32_cpu/raw_x_0_1  (
    .I0(\lm32_cpu/write_idx_x [4]),
    .I1(\lm32_cpu/write_idx_x [3]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I4(N1481),
    .I5(\lm32_cpu/write_enable_q_x ),
    .O(\lm32_cpu/raw_x_01 )
  );
  LUT5 #(
    .INIT ( 32'hFFC8FFC0 ))
  \lm32_cpu/stall_m4_1  (
    .I0(\lm32_cpu/store_x_4127 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/stall_m3_6584 ),
    .I3(\lm32_cpu/stall_m2_6583 ),
    .I4(\lm32_cpu/interrupt_exception ),
    .O(\lm32_cpu/stall_m4_7071 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF8FFF8FFF8F8 ))
  \lm32_cpu/stall_a5_1  (
    .I0(\lm32_cpu/csr_write_enable_d ),
    .I1(\lm32_cpu/load_q_x ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/kill_d ),
    .I4(\lm32_cpu/stall_a2_6619 ),
    .I5(\lm32_cpu/stall_a4_6621 ),
    .O(\lm32_cpu/stall_a5_7072 )
  );
  FDRE   \lm32_cpu/exception_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/exception_x_stall_x_AND_1719_o ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/exception_m_1_7073 )
  );
  FDR   \lm32_cpu/instruction_unit/i_cyc_o_1  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/i_cyc_o_glue_set_6872 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/i_cyc_o_1_7074 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_2_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [2]),
    .I1(\lm32_cpu/instruction_unit/pc_f [2]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_2_dpot_7075 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_3_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [3]),
    .I1(\lm32_cpu/instruction_unit/pc_f [3]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_3_dpot_7076 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_4_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [4]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_4_dpot_7077 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_5_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [5]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_5_dpot_7078 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_6_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [6]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_6_dpot_7079 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_7_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [7]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_7_dpot_7080 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_8_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [8]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_8_dpot_7081 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_9_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [9]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_9_dpot_7082 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_10_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [10]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_10_dpot_7083 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_11_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [11]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_11_dpot_7084 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_12_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [12]),
    .I1(\lm32_cpu/instruction_unit/pc_f [12]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_12_dpot_7085 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_13_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [13]),
    .I1(\lm32_cpu/instruction_unit/pc_f [13]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_13_dpot_7086 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_14_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [14]),
    .I1(\lm32_cpu/instruction_unit/pc_f [14]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_14_dpot_7087 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_15_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [15]),
    .I1(\lm32_cpu/instruction_unit/pc_f [15]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_15_dpot_7088 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_16_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [16]),
    .I1(\lm32_cpu/instruction_unit/pc_f [16]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_16_dpot_7089 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_17_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [17]),
    .I1(\lm32_cpu/instruction_unit/pc_f [17]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_17_dpot_7090 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_18_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [18]),
    .I1(\lm32_cpu/instruction_unit/pc_f [18]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_18_dpot_7091 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_19_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [19]),
    .I1(\lm32_cpu/instruction_unit/pc_f [19]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_19_dpot_7092 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_20_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [20]),
    .I1(\lm32_cpu/instruction_unit/pc_f [20]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_20_dpot_7093 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_21_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [21]),
    .I1(\lm32_cpu/instruction_unit/pc_f [21]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_21_dpot_7094 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_22_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [22]),
    .I1(\lm32_cpu/instruction_unit/pc_f [22]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_22_dpot_7095 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_23_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [23]),
    .I1(\lm32_cpu/instruction_unit/pc_f [23]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_23_dpot_7096 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_24_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [24]),
    .I1(\lm32_cpu/instruction_unit/pc_f [24]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_24_dpot_7097 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_25_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [25]),
    .I1(\lm32_cpu/instruction_unit/pc_f [25]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_25_dpot_7098 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_26_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [26]),
    .I1(\lm32_cpu/instruction_unit/pc_f [26]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_26_dpot_7099 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_27_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [27]),
    .I1(\lm32_cpu/instruction_unit/pc_f [27]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_27_dpot_7100 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_28_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [28]),
    .I1(\lm32_cpu/instruction_unit/pc_f [28]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_28_dpot_7101 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_29_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [29]),
    .I1(\lm32_cpu/instruction_unit/pc_f [29]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_29_dpot_7102 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_30_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [30]),
    .I1(\lm32_cpu/instruction_unit/pc_f [30]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_30_dpot_7103 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_31_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [31]),
    .I1(\lm32_cpu/instruction_unit/pc_f [31]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4971 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3862 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_31_dpot_7104 )
  );
  LUT6 #(
    .INIT ( 64'h00000000FF88FF08 ))
  \lm32_cpu/branch_taken_m_1  (
    .I0(\lm32_cpu/branch_m_4048 ),
    .I1(\lm32_cpu/valid_m_4273 ),
    .I2(N1521),
    .I3(\lm32_cpu/exception_m_4045 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .I5(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/branch_taken_m1 )
  );
  LUT6 #(
    .INIT ( 64'h0000842100000000 ))
  \lm32_cpu/raw_x_1_1  (
    .I0(\lm32_cpu/write_idx_x [4]),
    .I1(\lm32_cpu/write_idx_x [3]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I4(N1461),
    .I5(\lm32_cpu/write_enable_q_x ),
    .O(\lm32_cpu/raw_x_11 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/state_FSM_FFd1_1  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_1_7107 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 ),
    .R(sys_rst_basesoc_lm32_reset_OR_539_o),
    .Q(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_1_7108 )
  );
  LUT5 #(
    .INIT ( 32'hFFC8FFC0 ))
  \lm32_cpu/stall_m4_2  (
    .I0(\lm32_cpu/store_x_4127 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .I2(\lm32_cpu/stall_m3_6584 ),
    .I3(\lm32_cpu/stall_m2_6583 ),
    .I4(\lm32_cpu/interrupt_exception ),
    .O(\lm32_cpu/stall_m41 )
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  \lm32_cpu/iflush_1  (
    .I0(\lm32_cpu/csr_write_enable_d ),
    .I1(\lm32_cpu/kill_d ),
    .I2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I5(N190),
    .O(\lm32_cpu/iflush1 )
  );
  MUXF7   \lm32_cpu/Mmux_condition_met_x13  (
    .I0(N392),
    .I1(N393),
    .S(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/condition_met_x )
  );
  LUT6 #(
    .INIT ( 64'h7B0B7B7B0B0B0B7B ))
  \lm32_cpu/Mmux_condition_met_x13_F  (
    .I0(\lm32_cpu/cmp_zero ),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [2]),
    .I3(\lm32_cpu/adder_op_x_n_4126 ),
    .I4(\lm32_cpu/adder/addsub/tmp_subResult [32]),
    .I5(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [31]),
    .O(N392)
  );
  LUT6 #(
    .INIT ( 64'h2A2A7B2A7B2A7B7B ))
  \lm32_cpu/Mmux_condition_met_x13_G  (
    .I0(\lm32_cpu/condition_x [2]),
    .I1(\lm32_cpu/cmp_zero ),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/operand_1_x [31]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .I5(\lm32_cpu/adder_result_x[31] ),
    .O(N393)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT24  (
    .I0(N3941),
    .I1(N3951),
    .S(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT23 )
  );
  LUT6 #(
    .INIT ( 64'h4456445240564052 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT24_F  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(dna_status[25]),
    .I5(dna_status[9]),
    .O(N3941)
  );
  LUT6 #(
    .INIT ( 64'h10BA10AA10101000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT24_G  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(dna_status[33]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT21 ),
    .O(N3951)
  );
  MUXF7   \lm32_cpu/interrupt_unit/ie_rstpot  (
    .I0(N3961),
    .I1(N3971),
    .S(\lm32_cpu/eret_k_q_x ),
    .O(\lm32_cpu/interrupt_unit/ie_rstpot_6985 )
  );
  LUT5 #(
    .INIT ( 32'h44544404 ))
  \lm32_cpu/interrupt_unit/ie_rstpot_F  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/interrupt_unit/ie_4560 ),
    .I2(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/operand_1_x [0]),
    .O(N3961)
  );
  LUT6 #(
    .INIT ( 64'h5151555140400040 ))
  \lm32_cpu/interrupt_unit/ie_rstpot_G  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/stall_x ),
    .I2(\lm32_cpu/interrupt_unit/ie_4560 ),
    .I3(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/eie_4561 ),
    .O(N3971)
  );
  MUXF7   \multiplexer_state_FSM_FFd2-In5  (
    .I0(N3981),
    .I1(N3991),
    .S(multiplexer_state_FSM_FFd2_644),
    .O(\multiplexer_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFFFAAAA8808 ))
  \multiplexer_state_FSM_FFd2-In5_F  (
    .I0(multiplexer_state_FSM_FFd3_645),
    .I1(basesoc_sdram_read_available_3188),
    .I2(basesoc_sdram_write_available),
    .I3(basesoc_sdram_max_time1),
    .I4(multiplexer_state_FSM_FFd1_643),
    .I5(\multiplexer_state_FSM_FFd2-In3_6334 ),
    .O(N3981)
  );
  LUT6 #(
    .INIT ( 64'hDDDD8999DDDDCDDD ))
  \multiplexer_state_FSM_FFd2-In5_G  (
    .I0(multiplexer_state_FSM_FFd1_643),
    .I1(multiplexer_state_FSM_FFd3_645),
    .I2(basesoc_sdram_generator_done_517),
    .I3(refresher_state_FSM_FFd1_622),
    .I4(\multiplexer_state_FSM_FFd2-In3_6334 ),
    .I5(basesoc_sdram_twtrcon_ready_1119),
    .O(N3991)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT18  (
    .I0(N4001),
    .I1(N4011),
    .S(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT17 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAA8AA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT18_F  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT12 ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_timer0_load_storage_full_8_1188),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(N4001)
  );
  LUT6 #(
    .INIT ( 64'hEE0EEEEEEEEEEEEE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT18_G  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT14 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT15_6137 ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_timer0_zero_trigger_INV_176_o),
    .O(N4011)
  );
  MUXF7   \lm32_cpu/Mmux_x_result813  (
    .I0(N4021),
    .I1(N4031),
    .S(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/Mmux_x_result812 )
  );
  LUT6 #(
    .INIT ( 64'hAAFDAAF8AA0DAA08 ))
  \lm32_cpu/Mmux_x_result813_F  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I3(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I4(\lm32_cpu/condition_x [0]),
    .I5(\lm32_cpu/mc_arithmetic/result_x [4]),
    .O(N4021)
  );
  LUT6 #(
    .INIT ( 64'hAAFDAAF8AA0DAA08 ))
  \lm32_cpu/Mmux_x_result813_G  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/direction_x_4125 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4145 ),
    .I3(\lm32_cpu/x_result_sel_sext_x_4144 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/mc_arithmetic/result_x [4]),
    .O(N4031)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT13  (
    .I0(N4041),
    .I1(N4051),
    .S(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT13_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_16_1180),
    .I3(basesoc_timer0_reload_storage_full_16_1212),
    .I4(basesoc_timer0_reload_storage_full_24_1204),
    .I5(basesoc_timer0_load_storage_full_24_1172),
    .O(N4041)
  );
  LUT5 #(
    .INIT ( 32'hFBD97351 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT13_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_reload_storage_full_8_1220),
    .I3(basesoc_timer0_load_storage_full[0]),
    .I4(basesoc_timer0_reload_storage_full[0]),
    .O(N4051)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT85  (
    .I0(N4061),
    .I1(N4071),
    .S(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT84 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT85_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_23_1173),
    .I3(basesoc_timer0_reload_storage_full_23_1205),
    .I4(basesoc_timer0_reload_storage_full_31_1197),
    .I5(basesoc_timer0_load_storage_full_31_1165),
    .O(N4061)
  );
  LUT5 #(
    .INIT ( 32'hFBD97351 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT85_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_reload_storage_full_15_1213),
    .I3(basesoc_timer0_load_storage_full[7]),
    .I4(basesoc_timer0_reload_storage_full[7]),
    .O(N4071)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT83  (
    .I0(N4081),
    .I1(N4091),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT82 )
  );
  LUT4 #(
    .INIT ( 16'hECA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT83_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_storage_full_31_976),
    .I3(basesoc_ctrl_storage_full_23_982),
    .O(N4081)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT83_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[31]),
    .I3(basesoc_ctrl_bus_errors[15]),
    .I4(basesoc_ctrl_bus_errors[23]),
    .I5(basesoc_ctrl_storage_full_7_991),
    .O(N4091)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT83  (
    .I0(N4101),
    .I1(N4111),
    .S(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT82 )
  );
  LUT6 #(
    .INIT ( 64'h0666066406460644 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT83_F  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(dna_status[31]),
    .I5(dna_status[23]),
    .O(N4101)
  );
  LUT6 #(
    .INIT ( 64'h1111885411118810 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT83_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(dna_status[47]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(dna_status[15]),
    .O(N4111)
  );
  MUXF7   Mmux_array_muxed1121 (
    .I0(N4121),
    .I1(N4131),
    .S(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .O(Mmux_array_muxed112_6100)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  Mmux_array_muxed1121_F (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine1_row_open),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I4(\basesoc_sdram_choose_req_grant<1>_67_3062 ),
    .O(N4121)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  Mmux_array_muxed1121_G (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine3_row_open),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I4(\basesoc_sdram_choose_req_grant<1>_715_3061 ),
    .O(N4131)
  );
  MUXF7   \lm32_cpu/load_store_unit/mux32125  (
    .I0(N4141),
    .I1(N4151),
    .S(\lm32_cpu/load_store_unit/d_cyc_o_144 ),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/load_store_unit/mux32125_F  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I1(\lm32_cpu/operand_m [3]),
    .O(N4141)
  );
  LUT5 #(
    .INIT ( 32'hEAAAAAAA ))
  \lm32_cpu/load_store_unit/mux32125_G  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1120),
    .I3(\lm32_cpu/load_store_unit/dcache/refilling_4448 ),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .O(N4151)
  );
  MUXF7   \lm32_cpu/Mmux_x_result365  (
    .I0(N4161),
    .I1(N4171),
    .S(\lm32_cpu/csr_x [2]),
    .O(\lm32_cpu/Mmux_x_result364 )
  );
  LUT6 #(
    .INIT ( 64'hFBEA514051405140 ))
  \lm32_cpu/Mmux_x_result365_F  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/interrupt_unit/im [1]),
    .I3(\lm32_cpu/interrupt_unit/eie_4561 ),
    .I4(basesoc_timer0_zero_pending_1096),
    .I5(basesoc_timer0_eventmanager_storage_full_1018),
    .O(N4161)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_x_result365_G  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/cc [1]),
    .O(N4171)
  );
  MUXF7   array_muxed2_INV_208_o4 (
    .I0(N4181),
    .I1(N4191),
    .S(multiplexer_state_FSM_FFd2_644),
    .O(array_muxed2_INV_208_o)
  );
  LUT5 #(
    .INIT ( 32'hFEF4FFFF ))
  array_muxed2_INV_208_o4_F (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(array_muxed2_INV_208_o2_6262),
    .I2(multiplexer_state_FSM_FFd1_643),
    .I3(array_muxed2_INV_208_o1_6261),
    .I4(rhs_array_muxed6),
    .O(N4181)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF45FF ))
  array_muxed2_INV_208_o4_G (
    .I0(refresher_state_FSM_FFd2_621),
    .I1(basesoc_sdram_generator_done_517),
    .I2(refresher_state_FSM_FFd1_622),
    .I3(basesoc_sdram_cmd_payload_cas_515),
    .I4(multiplexer_state_FSM_FFd1_643),
    .I5(multiplexer_state_FSM_FFd3_645),
    .O(N4191)
  );
  MUXF7   Mmux_array_muxed1111 (
    .I0(N4201),
    .I1(N4211),
    .S(basesoc_sdram_choose_req_grant_FSM_FFd1_641),
    .O(Mmux_array_muxed111_6101)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  Mmux_array_muxed1111_F (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I2(bankmachine1_state_FSM_FFd3_632),
    .I3(bankmachine1_state_FSM_FFd2_629),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I5(\basesoc_sdram_choose_req_grant<1>_65_3068 ),
    .O(N4201)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  Mmux_array_muxed1111_G (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_642),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I2(bankmachine3_state_FSM_FFd3_640),
    .I3(bankmachine3_state_FSM_FFd2_638),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I5(\basesoc_sdram_choose_req_grant<1>_711_3067 ),
    .O(N4211)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT75  (
    .I0(N4221),
    .I1(N4231),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT74 )
  );
  LUT5 #(
    .INIT ( 32'hFE76DC54 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT75_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_30_1166),
    .I3(basesoc_timer0_load_storage_full[6]),
    .I4(basesoc_timer0_load_storage_full_22_1174),
    .O(N4221)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1088_OUT75_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_reload_storage_full_22_1206),
    .I3(basesoc_timer0_reload_storage_full[6]),
    .I4(basesoc_timer0_reload_storage_full_14_1214),
    .I5(basesoc_timer0_reload_storage_full_30_1198),
    .O(N4231)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT73  (
    .I0(N4241),
    .I1(N4251),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT72 )
  );
  LUT4 #(
    .INIT ( 16'hECA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT73_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_storage_full_30_977),
    .I3(basesoc_ctrl_storage_full_22_983),
    .O(N4241)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1076_OUT73_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[30]),
    .I3(basesoc_ctrl_bus_errors[14]),
    .I4(basesoc_ctrl_bus_errors[22]),
    .I5(basesoc_ctrl_storage_full_6_1073),
    .O(N4251)
  );
  MUXF7   \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In3  (
    .I0(N4261),
    .I1(N427),
    .S(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5956 ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In3_F  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5957 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In4 ),
    .I2(\lm32_cpu/stall_a ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I4(\lm32_cpu/kill_d ),
    .I5(\lm32_cpu/modulus_q_d_3645 ),
    .O(N4261)
  );
  LUT4 #(
    .INIT ( 16'h2202 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In3_G  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4450 ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_506_o ),
    .I3(\lm32_cpu/stall_m ),
    .O(N427)
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<1>_INV_0  (
    .I(basesoc_timer0_value[1]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<1> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<2>_INV_0  (
    .I(basesoc_timer0_value[2]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<2> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<3>_INV_0  (
    .I(basesoc_timer0_value[3]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<3> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<4>_INV_0  (
    .I(basesoc_timer0_value[4]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<4> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<5>_INV_0  (
    .I(basesoc_timer0_value[5]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<5> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<6>_INV_0  (
    .I(basesoc_timer0_value[6]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<6> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<7>_INV_0  (
    .I(basesoc_timer0_value[7]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<7> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<8>_INV_0  (
    .I(basesoc_timer0_value[8]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<8> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<9>_INV_0  (
    .I(basesoc_timer0_value[9]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<9> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<10>_INV_0  (
    .I(basesoc_timer0_value[10]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<10> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<11>_INV_0  (
    .I(basesoc_timer0_value[11]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<11> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<12>_INV_0  (
    .I(basesoc_timer0_value[12]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<12> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<13>_INV_0  (
    .I(basesoc_timer0_value[13]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<13> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<14>_INV_0  (
    .I(basesoc_timer0_value[14]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<14> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<15>_INV_0  (
    .I(basesoc_timer0_value[15]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<15> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<16>_INV_0  (
    .I(basesoc_timer0_value[16]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<16> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<17>_INV_0  (
    .I(basesoc_timer0_value[17]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<17> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<18>_INV_0  (
    .I(basesoc_timer0_value[18]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<18> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<19>_INV_0  (
    .I(basesoc_timer0_value[19]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<19> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<20>_INV_0  (
    .I(basesoc_timer0_value[20]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<20> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<21>_INV_0  (
    .I(basesoc_timer0_value[21]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<21> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<22>_INV_0  (
    .I(basesoc_timer0_value[22]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<22> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<23>_INV_0  (
    .I(basesoc_timer0_value[23]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<23> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<24>_INV_0  (
    .I(basesoc_timer0_value[24]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<24> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<25>_INV_0  (
    .I(basesoc_timer0_value[25]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<25> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<26>_INV_0  (
    .I(basesoc_timer0_value[26]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<26> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<27>_INV_0  (
    .I(basesoc_timer0_value[27]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<27> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<28>_INV_0  (
    .I(basesoc_timer0_value[28]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<28> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<29>_INV_0  (
    .I(basesoc_timer0_value[29]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<29> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<30>_INV_0  (
    .I(basesoc_timer0_value[30]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<30> )
  );
  INV   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<31>_INV_0  (
    .I(basesoc_timer0_value[31]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_898_OUT_lut<31> )
  );
  INV   \Mcount_basesoc_ctrl_bus_errors_lut<0>_INV_0  (
    .I(basesoc_ctrl_bus_errors[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_lut[0])
  );
  INV   \lm32_cpu/Mcount_cc_lut<0>_INV_0  (
    .I(\lm32_cpu/Result<0>_FRB_3503 ),
    .O(\lm32_cpu/Mcount_cc_lut [0])
  );
  INV   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0>_INV_0  (
    .I(\lm32_cpu/instruction_unit/pc_f [2]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0> )
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<7>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [7]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [7])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<6>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [6]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [6])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<5>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [5]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [5])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<4>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [4]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [4])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<3>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [3]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [3])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<2>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [2]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [2])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<1>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [1]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [1])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<7>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [7]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [7])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<6>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [6]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [6])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<5>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [5])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<4>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [4])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<3>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [3])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<2>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [2])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<1>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [1])
  );
  INV   \switches<0>1_INV_0  (
    .I(user_sw0_IBUF_2),
    .O(switches[0])
  );
  INV   \switches<1>1_INV_0  (
    .I(user_sw1_IBUF_3),
    .O(switches[1])
  );
  INV   \switches<2>1_INV_0  (
    .I(user_sw2_IBUF_4),
    .O(switches[2])
  );
  INV   \switches<3>1_INV_0  (
    .I(user_sw3_IBUF_5),
    .O(switches[3])
  );
  INV   xilinxasyncresetsynchronizerimpl1_INV_0 (
    .I(pll_lckd),
    .O(xilinxasyncresetsynchronizerimpl)
  );
  INV   sys_clk_INV_320_o1_INV_0 (
    .I(sys_clk),
    .O(sys_clk_INV_320_o)
  );
  INV   basesoc_uart_rx_trigger1_INV_0 (
    .I(basesoc_uart_rx_fifo_readable_1095),
    .O(basesoc_uart_rx_trigger)
  );
  INV   ddrphy_wrdata_en_inv1_INV_0 (
    .I(ddrphy_wrdata_en_512),
    .O(ddrphy_wrdata_en_inv)
  );
  INV   \Mcount_basesoc_uart_tx_fifo_consume_xor<0>11_INV_0  (
    .I(basesoc_uart_tx_fifo_consume[0]),
    .O(Result[0])
  );
  INV   \Mcount_basesoc_uart_tx_fifo_produce_xor<0>11_INV_0  (
    .I(basesoc_uart_tx_fifo_produce[0]),
    .O(\Result<0>1 )
  );
  INV   \Mcount_basesoc_uart_rx_fifo_consume_xor<0>11_INV_0  (
    .I(basesoc_uart_rx_fifo_consume[0]),
    .O(\Result<0>3 )
  );
  INV   \Mcount_basesoc_uart_rx_fifo_produce_xor<0>11_INV_0  (
    .I(basesoc_uart_rx_fifo_produce[0]),
    .O(\Result<0>4 )
  );
  INV   \Mcount_dna_cnt_xor<0>11_INV_0  (
    .I(dna_cnt[0]),
    .O(\Result<0>6 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>7 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>8 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>10 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>11 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>13 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>15 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>16 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>17 )
  );
  INV   \Mmux_spiflash_counter[7]_GND_1_o_mux_925_OUT11_INV_0  (
    .I(spiflash_counter[0]),
    .O(\spiflash_counter[7]_GND_1_o_mux_925_OUT<0> )
  );
  INV   \Mcount_basesoc_sdram_generator_counter_xor<0>11_INV_0  (
    .I(basesoc_sdram_generator_counter[0]),
    .O(Mcount_basesoc_sdram_generator_counter)
  );
  INV   \Mcount_spiflash_i1_xor<0>11_INV_0  (
    .I(spiflash_i1[0]),
    .O(Mcount_spiflash_i1)
  );
  INV   Mcount_basesoc_counter1_INV_0 (
    .I(basesoc_counter[0]),
    .O(Mcount_basesoc_counter)
  );
  INV   \lm32_cpu/instruction_unit/icache/_n01211_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4970 ),
    .O(\lm32_cpu/instruction_unit/icache/_n0121 )
  );
  INV   \lm32_cpu/load_store_unit/dcache/state_state[2]_GND_10_o_equal_49_o1_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5408 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>9 )
  );
  INV   \Mcount_basesoc_uart_tx_fifo_level0_xor<0>11_INV_0  (
    .I(basesoc_uart_tx_fifo_level0[0]),
    .O(\Result<0>2 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>18 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>14 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>12 )
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<0>_INV_0  (
    .I(basesoc_sdram_timer_count[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[0])
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<1>_INV_0  (
    .I(basesoc_sdram_timer_count[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[1])
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<2>_INV_0  (
    .I(basesoc_sdram_timer_count[2]),
    .O(Mcount_basesoc_sdram_timer_count_lut[2])
  );
  INV   \Mcount_basesoc_uart_rx_fifo_level0_xor<0>11_INV_0  (
    .I(basesoc_uart_rx_fifo_level0[0]),
    .O(\Result<0>5 )
  );
  IOBUF   sdram_dq_15_IOBUF (
    .I(ddrphy_dq_o[15]),
    .T(ddrphy_wrdata_en_inv),
    .O(N238),
    .IO(sdram_dq[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_15 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[15]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[15])
  );
  IOBUF   sdram_dq_14_IOBUF (
    .I(ddrphy_dq_o[14]),
    .T(ddrphy_wrdata_en_inv),
    .O(N239),
    .IO(sdram_dq[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_14 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[14]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[14])
  );
  IOBUF   sdram_dq_13_IOBUF (
    .I(ddrphy_dq_o[13]),
    .T(ddrphy_wrdata_en_inv),
    .O(N240),
    .IO(sdram_dq[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_13 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[13]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[13])
  );
  IOBUF   sdram_dq_12_IOBUF (
    .I(ddrphy_dq_o[12]),
    .T(ddrphy_wrdata_en_inv),
    .O(N2411),
    .IO(sdram_dq[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_12 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[12]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[12])
  );
  IOBUF   sdram_dq_11_IOBUF (
    .I(ddrphy_dq_o[11]),
    .T(ddrphy_wrdata_en_inv),
    .O(N242),
    .IO(sdram_dq[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_11 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[11]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[11])
  );
  IOBUF   sdram_dq_10_IOBUF (
    .I(ddrphy_dq_o[10]),
    .T(ddrphy_wrdata_en_inv),
    .O(N243),
    .IO(sdram_dq[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_10 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[10]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[10])
  );
  IOBUF   sdram_dq_9_IOBUF (
    .I(ddrphy_dq_o[9]),
    .T(ddrphy_wrdata_en_inv),
    .O(N244),
    .IO(sdram_dq[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_9 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[9]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[9])
  );
  IOBUF   sdram_dq_8_IOBUF (
    .I(ddrphy_dq_o[8]),
    .T(ddrphy_wrdata_en_inv),
    .O(N245),
    .IO(sdram_dq[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_8 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[8]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[8])
  );
  IOBUF   sdram_dq_7_IOBUF (
    .I(ddrphy_dq_o[7]),
    .T(ddrphy_wrdata_en_inv),
    .O(N246),
    .IO(sdram_dq[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_7 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[7]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[7])
  );
  IOBUF   sdram_dq_6_IOBUF (
    .I(ddrphy_dq_o[6]),
    .T(ddrphy_wrdata_en_inv),
    .O(N247),
    .IO(sdram_dq[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_6 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[6]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[6])
  );
  IOBUF   sdram_dq_5_IOBUF (
    .I(ddrphy_dq_o[5]),
    .T(ddrphy_wrdata_en_inv),
    .O(N248),
    .IO(sdram_dq[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_5 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[5]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[5])
  );
  IOBUF   sdram_dq_4_IOBUF (
    .I(ddrphy_dq_o[4]),
    .T(ddrphy_wrdata_en_inv),
    .O(N249),
    .IO(sdram_dq[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_4 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[4]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[4])
  );
  IOBUF   sdram_dq_3_IOBUF (
    .I(ddrphy_dq_o[3]),
    .T(ddrphy_wrdata_en_inv),
    .O(N250),
    .IO(sdram_dq[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_3 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[3]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[3])
  );
  IOBUF   sdram_dq_2_IOBUF (
    .I(ddrphy_dq_o[2]),
    .T(ddrphy_wrdata_en_inv),
    .O(N251),
    .IO(sdram_dq[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_2 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[2]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[2])
  );
  IOBUF   sdram_dq_1_IOBUF (
    .I(ddrphy_dq_o[1]),
    .T(ddrphy_wrdata_en_inv),
    .O(N252),
    .IO(sdram_dq[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_1 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[1]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[1])
  );
  IOBUF   sdram_dq_0_IOBUF (
    .I(ddrphy_dq_o[0]),
    .T(ddrphy_wrdata_en_inv),
    .O(N253),
    .IO(sdram_dq[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_0 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[0]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[0])
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_13 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_13_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .WEA({write_ctrl11_2196, write_ctrl10_2195, write_ctrl9_2194, write_ctrl8_2193}),
    .DOA({N169, N168, N167, N166, N165, N164, N163, N162, N161, N160, N159, N158, N157, N156, N155, N154, N153, N152, N151, N150, N149, N148, N147, 
N146, N145, N144, N143, N142, N141, N140, N139, N138}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_13_DIB<31>_UNCONNECTED , \NLW_Mram_mem_13_DIB<30>_UNCONNECTED , \NLW_Mram_mem_13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<28>_UNCONNECTED , \NLW_Mram_mem_13_DIB<27>_UNCONNECTED , \NLW_Mram_mem_13_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<25>_UNCONNECTED , \NLW_Mram_mem_13_DIB<24>_UNCONNECTED , \NLW_Mram_mem_13_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<22>_UNCONNECTED , \NLW_Mram_mem_13_DIB<21>_UNCONNECTED , \NLW_Mram_mem_13_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<19>_UNCONNECTED , \NLW_Mram_mem_13_DIB<18>_UNCONNECTED , \NLW_Mram_mem_13_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<16>_UNCONNECTED , \NLW_Mram_mem_13_DIB<15>_UNCONNECTED , \NLW_Mram_mem_13_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<13>_UNCONNECTED , \NLW_Mram_mem_13_DIB<12>_UNCONNECTED , \NLW_Mram_mem_13_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<10>_UNCONNECTED , \NLW_Mram_mem_13_DIB<9>_UNCONNECTED , \NLW_Mram_mem_13_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<7>_UNCONNECTED , \NLW_Mram_mem_13_DIB<6>_UNCONNECTED , \NLW_Mram_mem_13_DIB<5>_UNCONNECTED , \NLW_Mram_mem_13_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DIB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_13_DOB<31>_UNCONNECTED , \NLW_Mram_mem_13_DOB<30>_UNCONNECTED , \NLW_Mram_mem_13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<28>_UNCONNECTED , \NLW_Mram_mem_13_DOB<27>_UNCONNECTED , \NLW_Mram_mem_13_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<25>_UNCONNECTED , \NLW_Mram_mem_13_DOB<24>_UNCONNECTED , \NLW_Mram_mem_13_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<22>_UNCONNECTED , \NLW_Mram_mem_13_DOB<21>_UNCONNECTED , \NLW_Mram_mem_13_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<19>_UNCONNECTED , \NLW_Mram_mem_13_DOB<18>_UNCONNECTED , \NLW_Mram_mem_13_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<16>_UNCONNECTED , \NLW_Mram_mem_13_DOB<15>_UNCONNECTED , \NLW_Mram_mem_13_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<13>_UNCONNECTED , \NLW_Mram_mem_13_DOB<12>_UNCONNECTED , \NLW_Mram_mem_13_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<10>_UNCONNECTED , \NLW_Mram_mem_13_DOB<9>_UNCONNECTED , \NLW_Mram_mem_13_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<7>_UNCONNECTED , \NLW_Mram_mem_13_DOB<6>_UNCONNECTED , \NLW_Mram_mem_13_DOB<5>_UNCONNECTED , \NLW_Mram_mem_13_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DOB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_13_WEB<3>_UNCONNECTED , \NLW_Mram_mem_13_WEB<2>_UNCONNECTED , \NLW_Mram_mem_13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_11 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_11_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .WEA({write_ctrl3_2188, write_ctrl2_2187, write_ctrl1_2186, write_ctrl_2185}),
    .DOA({N41, N40, N39, N38, N37, N36, N35, N34, N33, N32, N31, N30, N29, N28, N27, N26, N25, N24, N23, N22, N21, N20, N19, N18, N17, N16, N15, N14, 
N13, N12, N11, N10}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_11_DIB<31>_UNCONNECTED , \NLW_Mram_mem_11_DIB<30>_UNCONNECTED , \NLW_Mram_mem_11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<28>_UNCONNECTED , \NLW_Mram_mem_11_DIB<27>_UNCONNECTED , \NLW_Mram_mem_11_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<25>_UNCONNECTED , \NLW_Mram_mem_11_DIB<24>_UNCONNECTED , \NLW_Mram_mem_11_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<22>_UNCONNECTED , \NLW_Mram_mem_11_DIB<21>_UNCONNECTED , \NLW_Mram_mem_11_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<19>_UNCONNECTED , \NLW_Mram_mem_11_DIB<18>_UNCONNECTED , \NLW_Mram_mem_11_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<16>_UNCONNECTED , \NLW_Mram_mem_11_DIB<15>_UNCONNECTED , \NLW_Mram_mem_11_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<13>_UNCONNECTED , \NLW_Mram_mem_11_DIB<12>_UNCONNECTED , \NLW_Mram_mem_11_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<10>_UNCONNECTED , \NLW_Mram_mem_11_DIB<9>_UNCONNECTED , \NLW_Mram_mem_11_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<7>_UNCONNECTED , \NLW_Mram_mem_11_DIB<6>_UNCONNECTED , \NLW_Mram_mem_11_DIB<5>_UNCONNECTED , \NLW_Mram_mem_11_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DIB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_11_DOB<31>_UNCONNECTED , \NLW_Mram_mem_11_DOB<30>_UNCONNECTED , \NLW_Mram_mem_11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<28>_UNCONNECTED , \NLW_Mram_mem_11_DOB<27>_UNCONNECTED , \NLW_Mram_mem_11_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<25>_UNCONNECTED , \NLW_Mram_mem_11_DOB<24>_UNCONNECTED , \NLW_Mram_mem_11_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<22>_UNCONNECTED , \NLW_Mram_mem_11_DOB<21>_UNCONNECTED , \NLW_Mram_mem_11_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<19>_UNCONNECTED , \NLW_Mram_mem_11_DOB<18>_UNCONNECTED , \NLW_Mram_mem_11_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<16>_UNCONNECTED , \NLW_Mram_mem_11_DOB<15>_UNCONNECTED , \NLW_Mram_mem_11_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<13>_UNCONNECTED , \NLW_Mram_mem_11_DOB<12>_UNCONNECTED , \NLW_Mram_mem_11_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<10>_UNCONNECTED , \NLW_Mram_mem_11_DOB<9>_UNCONNECTED , \NLW_Mram_mem_11_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<7>_UNCONNECTED , \NLW_Mram_mem_11_DOB<6>_UNCONNECTED , \NLW_Mram_mem_11_DOB<5>_UNCONNECTED , \NLW_Mram_mem_11_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DOB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_11_WEB<3>_UNCONNECTED , \NLW_Mram_mem_11_WEB<2>_UNCONNECTED , \NLW_Mram_mem_11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_12 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_12_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .WEA({write_ctrl7_2192, write_ctrl6_2191, write_ctrl5_2190, write_ctrl4_2189}),
    .DOA({N105, N104, N103, N102, N101, N100, N99, N98, N97, N96, N95, N94, N93, N92, N91, N90, N89, N88, N87, N86, N85, N84, N83, N82, N81, N80, N79
, N78, N77, N76, N75, N74}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_12_DIB<31>_UNCONNECTED , \NLW_Mram_mem_12_DIB<30>_UNCONNECTED , \NLW_Mram_mem_12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<28>_UNCONNECTED , \NLW_Mram_mem_12_DIB<27>_UNCONNECTED , \NLW_Mram_mem_12_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<25>_UNCONNECTED , \NLW_Mram_mem_12_DIB<24>_UNCONNECTED , \NLW_Mram_mem_12_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<22>_UNCONNECTED , \NLW_Mram_mem_12_DIB<21>_UNCONNECTED , \NLW_Mram_mem_12_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<19>_UNCONNECTED , \NLW_Mram_mem_12_DIB<18>_UNCONNECTED , \NLW_Mram_mem_12_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<16>_UNCONNECTED , \NLW_Mram_mem_12_DIB<15>_UNCONNECTED , \NLW_Mram_mem_12_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<13>_UNCONNECTED , \NLW_Mram_mem_12_DIB<12>_UNCONNECTED , \NLW_Mram_mem_12_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<10>_UNCONNECTED , \NLW_Mram_mem_12_DIB<9>_UNCONNECTED , \NLW_Mram_mem_12_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<7>_UNCONNECTED , \NLW_Mram_mem_12_DIB<6>_UNCONNECTED , \NLW_Mram_mem_12_DIB<5>_UNCONNECTED , \NLW_Mram_mem_12_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DIB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_12_DOB<31>_UNCONNECTED , \NLW_Mram_mem_12_DOB<30>_UNCONNECTED , \NLW_Mram_mem_12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<28>_UNCONNECTED , \NLW_Mram_mem_12_DOB<27>_UNCONNECTED , \NLW_Mram_mem_12_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<25>_UNCONNECTED , \NLW_Mram_mem_12_DOB<24>_UNCONNECTED , \NLW_Mram_mem_12_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<22>_UNCONNECTED , \NLW_Mram_mem_12_DOB<21>_UNCONNECTED , \NLW_Mram_mem_12_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<19>_UNCONNECTED , \NLW_Mram_mem_12_DOB<18>_UNCONNECTED , \NLW_Mram_mem_12_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<16>_UNCONNECTED , \NLW_Mram_mem_12_DOB<15>_UNCONNECTED , \NLW_Mram_mem_12_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<13>_UNCONNECTED , \NLW_Mram_mem_12_DOB<12>_UNCONNECTED , \NLW_Mram_mem_12_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<10>_UNCONNECTED , \NLW_Mram_mem_12_DOB<9>_UNCONNECTED , \NLW_Mram_mem_12_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<7>_UNCONNECTED , \NLW_Mram_mem_12_DOB<6>_UNCONNECTED , \NLW_Mram_mem_12_DOB<5>_UNCONNECTED , \NLW_Mram_mem_12_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DOB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_12_WEB<3>_UNCONNECTED , \NLW_Mram_mem_12_WEB<2>_UNCONNECTED , \NLW_Mram_mem_12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_16 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_16_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .WEA({write_ctrl23_2208, write_ctrl22_2207, write_ctrl21_2206, write_ctrl20_2205}),
    .DOA({N361, N360, N359, N358, N357, N356, N355, N354, N353, N352, N351, N350, N349, N348, N347, N346, N345, N344, N343, N342, N341, N340, N339, 
N338, N337, N336, N335, N334, N333, N332, N331, N330}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_16_DIB<31>_UNCONNECTED , \NLW_Mram_mem_16_DIB<30>_UNCONNECTED , \NLW_Mram_mem_16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<28>_UNCONNECTED , \NLW_Mram_mem_16_DIB<27>_UNCONNECTED , \NLW_Mram_mem_16_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<25>_UNCONNECTED , \NLW_Mram_mem_16_DIB<24>_UNCONNECTED , \NLW_Mram_mem_16_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<22>_UNCONNECTED , \NLW_Mram_mem_16_DIB<21>_UNCONNECTED , \NLW_Mram_mem_16_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<19>_UNCONNECTED , \NLW_Mram_mem_16_DIB<18>_UNCONNECTED , \NLW_Mram_mem_16_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<16>_UNCONNECTED , \NLW_Mram_mem_16_DIB<15>_UNCONNECTED , \NLW_Mram_mem_16_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<13>_UNCONNECTED , \NLW_Mram_mem_16_DIB<12>_UNCONNECTED , \NLW_Mram_mem_16_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<10>_UNCONNECTED , \NLW_Mram_mem_16_DIB<9>_UNCONNECTED , \NLW_Mram_mem_16_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<7>_UNCONNECTED , \NLW_Mram_mem_16_DIB<6>_UNCONNECTED , \NLW_Mram_mem_16_DIB<5>_UNCONNECTED , \NLW_Mram_mem_16_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DIB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_16_DOB<31>_UNCONNECTED , \NLW_Mram_mem_16_DOB<30>_UNCONNECTED , \NLW_Mram_mem_16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<28>_UNCONNECTED , \NLW_Mram_mem_16_DOB<27>_UNCONNECTED , \NLW_Mram_mem_16_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<25>_UNCONNECTED , \NLW_Mram_mem_16_DOB<24>_UNCONNECTED , \NLW_Mram_mem_16_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<22>_UNCONNECTED , \NLW_Mram_mem_16_DOB<21>_UNCONNECTED , \NLW_Mram_mem_16_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<19>_UNCONNECTED , \NLW_Mram_mem_16_DOB<18>_UNCONNECTED , \NLW_Mram_mem_16_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<16>_UNCONNECTED , \NLW_Mram_mem_16_DOB<15>_UNCONNECTED , \NLW_Mram_mem_16_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<13>_UNCONNECTED , \NLW_Mram_mem_16_DOB<12>_UNCONNECTED , \NLW_Mram_mem_16_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<10>_UNCONNECTED , \NLW_Mram_mem_16_DOB<9>_UNCONNECTED , \NLW_Mram_mem_16_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<7>_UNCONNECTED , \NLW_Mram_mem_16_DOB<6>_UNCONNECTED , \NLW_Mram_mem_16_DOB<5>_UNCONNECTED , \NLW_Mram_mem_16_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DOB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_16_WEB<3>_UNCONNECTED , \NLW_Mram_mem_16_WEB<2>_UNCONNECTED , \NLW_Mram_mem_16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_14 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_14_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .WEA({write_ctrl15_2200, write_ctrl14_2199, write_ctrl13_2198, write_ctrl12_2197}),
    .DOA({N233, N232, N231, N230, N229, N228, N227, N226, N225, N224, N223, N222, N221, N220, N219, N218, N217, N216, N215, N214, N213, N212, N211, 
N210, N209, N208, N207, N206, N205, N204, N203, N202}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_14_DIB<31>_UNCONNECTED , \NLW_Mram_mem_14_DIB<30>_UNCONNECTED , \NLW_Mram_mem_14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<28>_UNCONNECTED , \NLW_Mram_mem_14_DIB<27>_UNCONNECTED , \NLW_Mram_mem_14_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<25>_UNCONNECTED , \NLW_Mram_mem_14_DIB<24>_UNCONNECTED , \NLW_Mram_mem_14_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<22>_UNCONNECTED , \NLW_Mram_mem_14_DIB<21>_UNCONNECTED , \NLW_Mram_mem_14_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<19>_UNCONNECTED , \NLW_Mram_mem_14_DIB<18>_UNCONNECTED , \NLW_Mram_mem_14_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<16>_UNCONNECTED , \NLW_Mram_mem_14_DIB<15>_UNCONNECTED , \NLW_Mram_mem_14_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<13>_UNCONNECTED , \NLW_Mram_mem_14_DIB<12>_UNCONNECTED , \NLW_Mram_mem_14_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<10>_UNCONNECTED , \NLW_Mram_mem_14_DIB<9>_UNCONNECTED , \NLW_Mram_mem_14_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<7>_UNCONNECTED , \NLW_Mram_mem_14_DIB<6>_UNCONNECTED , \NLW_Mram_mem_14_DIB<5>_UNCONNECTED , \NLW_Mram_mem_14_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DIB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_14_DOB<31>_UNCONNECTED , \NLW_Mram_mem_14_DOB<30>_UNCONNECTED , \NLW_Mram_mem_14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<28>_UNCONNECTED , \NLW_Mram_mem_14_DOB<27>_UNCONNECTED , \NLW_Mram_mem_14_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<25>_UNCONNECTED , \NLW_Mram_mem_14_DOB<24>_UNCONNECTED , \NLW_Mram_mem_14_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<22>_UNCONNECTED , \NLW_Mram_mem_14_DOB<21>_UNCONNECTED , \NLW_Mram_mem_14_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<19>_UNCONNECTED , \NLW_Mram_mem_14_DOB<18>_UNCONNECTED , \NLW_Mram_mem_14_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<16>_UNCONNECTED , \NLW_Mram_mem_14_DOB<15>_UNCONNECTED , \NLW_Mram_mem_14_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<13>_UNCONNECTED , \NLW_Mram_mem_14_DOB<12>_UNCONNECTED , \NLW_Mram_mem_14_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<10>_UNCONNECTED , \NLW_Mram_mem_14_DOB<9>_UNCONNECTED , \NLW_Mram_mem_14_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<7>_UNCONNECTED , \NLW_Mram_mem_14_DOB<6>_UNCONNECTED , \NLW_Mram_mem_14_DOB<5>_UNCONNECTED , \NLW_Mram_mem_14_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DOB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_14_WEB<3>_UNCONNECTED , \NLW_Mram_mem_14_WEB<2>_UNCONNECTED , \NLW_Mram_mem_14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_15 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_15_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .WEA({write_ctrl19_2204, write_ctrl18_2203, write_ctrl17_2202, write_ctrl16_2201}),
    .DOA({N297, N296, N295, N294, N293, N292, N291, N290, N289, N288, N287, N286, N285, N284, N283, N282, N281, N280, N279, N278, N277, N276, N275, 
N274, N273, N272, N271, N270, N269, N268, N267, N266}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_15_DIB<31>_UNCONNECTED , \NLW_Mram_mem_15_DIB<30>_UNCONNECTED , \NLW_Mram_mem_15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<28>_UNCONNECTED , \NLW_Mram_mem_15_DIB<27>_UNCONNECTED , \NLW_Mram_mem_15_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<25>_UNCONNECTED , \NLW_Mram_mem_15_DIB<24>_UNCONNECTED , \NLW_Mram_mem_15_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<22>_UNCONNECTED , \NLW_Mram_mem_15_DIB<21>_UNCONNECTED , \NLW_Mram_mem_15_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<19>_UNCONNECTED , \NLW_Mram_mem_15_DIB<18>_UNCONNECTED , \NLW_Mram_mem_15_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<16>_UNCONNECTED , \NLW_Mram_mem_15_DIB<15>_UNCONNECTED , \NLW_Mram_mem_15_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<13>_UNCONNECTED , \NLW_Mram_mem_15_DIB<12>_UNCONNECTED , \NLW_Mram_mem_15_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<10>_UNCONNECTED , \NLW_Mram_mem_15_DIB<9>_UNCONNECTED , \NLW_Mram_mem_15_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<7>_UNCONNECTED , \NLW_Mram_mem_15_DIB<6>_UNCONNECTED , \NLW_Mram_mem_15_DIB<5>_UNCONNECTED , \NLW_Mram_mem_15_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DIB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_15_DOB<31>_UNCONNECTED , \NLW_Mram_mem_15_DOB<30>_UNCONNECTED , \NLW_Mram_mem_15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<28>_UNCONNECTED , \NLW_Mram_mem_15_DOB<27>_UNCONNECTED , \NLW_Mram_mem_15_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<25>_UNCONNECTED , \NLW_Mram_mem_15_DOB<24>_UNCONNECTED , \NLW_Mram_mem_15_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<22>_UNCONNECTED , \NLW_Mram_mem_15_DOB<21>_UNCONNECTED , \NLW_Mram_mem_15_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<19>_UNCONNECTED , \NLW_Mram_mem_15_DOB<18>_UNCONNECTED , \NLW_Mram_mem_15_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<16>_UNCONNECTED , \NLW_Mram_mem_15_DOB<15>_UNCONNECTED , \NLW_Mram_mem_15_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<13>_UNCONNECTED , \NLW_Mram_mem_15_DOB<12>_UNCONNECTED , \NLW_Mram_mem_15_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<10>_UNCONNECTED , \NLW_Mram_mem_15_DOB<9>_UNCONNECTED , \NLW_Mram_mem_15_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<7>_UNCONNECTED , \NLW_Mram_mem_15_DOB<6>_UNCONNECTED , \NLW_Mram_mem_15_DOB<5>_UNCONNECTED , \NLW_Mram_mem_15_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DOB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_15_WEB<3>_UNCONNECTED , \NLW_Mram_mem_15_WEB<2>_UNCONNECTED , \NLW_Mram_mem_15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_17 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_17_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_17_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_17_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_17_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .WEA({write_ctrl27_2212, write_ctrl26_2211, write_ctrl25_2210, write_ctrl24_2209}),
    .DOA({N425, N424, N423, N422, N421, N420, N419, N418, N417, N416, N415, N414, N413, N412, N411, N410, N409, N408, N407, N406, N405, N404, N403, 
N402, N401, N400, N399, N398, N397, N396, N395, N394}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_17_DIB<31>_UNCONNECTED , \NLW_Mram_mem_17_DIB<30>_UNCONNECTED , \NLW_Mram_mem_17_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<28>_UNCONNECTED , \NLW_Mram_mem_17_DIB<27>_UNCONNECTED , \NLW_Mram_mem_17_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<25>_UNCONNECTED , \NLW_Mram_mem_17_DIB<24>_UNCONNECTED , \NLW_Mram_mem_17_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<22>_UNCONNECTED , \NLW_Mram_mem_17_DIB<21>_UNCONNECTED , \NLW_Mram_mem_17_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<19>_UNCONNECTED , \NLW_Mram_mem_17_DIB<18>_UNCONNECTED , \NLW_Mram_mem_17_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<16>_UNCONNECTED , \NLW_Mram_mem_17_DIB<15>_UNCONNECTED , \NLW_Mram_mem_17_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<13>_UNCONNECTED , \NLW_Mram_mem_17_DIB<12>_UNCONNECTED , \NLW_Mram_mem_17_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<10>_UNCONNECTED , \NLW_Mram_mem_17_DIB<9>_UNCONNECTED , \NLW_Mram_mem_17_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<7>_UNCONNECTED , \NLW_Mram_mem_17_DIB<6>_UNCONNECTED , \NLW_Mram_mem_17_DIB<5>_UNCONNECTED , \NLW_Mram_mem_17_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DIB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_17_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_17_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_17_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_17_DOB<31>_UNCONNECTED , \NLW_Mram_mem_17_DOB<30>_UNCONNECTED , \NLW_Mram_mem_17_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<28>_UNCONNECTED , \NLW_Mram_mem_17_DOB<27>_UNCONNECTED , \NLW_Mram_mem_17_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<25>_UNCONNECTED , \NLW_Mram_mem_17_DOB<24>_UNCONNECTED , \NLW_Mram_mem_17_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<22>_UNCONNECTED , \NLW_Mram_mem_17_DOB<21>_UNCONNECTED , \NLW_Mram_mem_17_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<19>_UNCONNECTED , \NLW_Mram_mem_17_DOB<18>_UNCONNECTED , \NLW_Mram_mem_17_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<16>_UNCONNECTED , \NLW_Mram_mem_17_DOB<15>_UNCONNECTED , \NLW_Mram_mem_17_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<13>_UNCONNECTED , \NLW_Mram_mem_17_DOB<12>_UNCONNECTED , \NLW_Mram_mem_17_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<10>_UNCONNECTED , \NLW_Mram_mem_17_DOB<9>_UNCONNECTED , \NLW_Mram_mem_17_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<7>_UNCONNECTED , \NLW_Mram_mem_17_DOB<6>_UNCONNECTED , \NLW_Mram_mem_17_DOB<5>_UNCONNECTED , \NLW_Mram_mem_17_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DOB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_17_WEB<3>_UNCONNECTED , \NLW_Mram_mem_17_WEB<2>_UNCONNECTED , \NLW_Mram_mem_17_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_18 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_18_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_18_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_18_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_18_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .WEA({write_ctrl31_2216, write_ctrl30_2215, write_ctrl29_2214, write_ctrl28_2213}),
    .DOA({N489, N488, N487, N486, N485, N484, N483, N482, N481, N480, N479, N478, N477, N476, N475, N474, N473, N472, N471, N470, N469, N468, N467, 
N466, N465, N464, N463, N462, N461, N460, N459, N458}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_18_DIB<31>_UNCONNECTED , \NLW_Mram_mem_18_DIB<30>_UNCONNECTED , \NLW_Mram_mem_18_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<28>_UNCONNECTED , \NLW_Mram_mem_18_DIB<27>_UNCONNECTED , \NLW_Mram_mem_18_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<25>_UNCONNECTED , \NLW_Mram_mem_18_DIB<24>_UNCONNECTED , \NLW_Mram_mem_18_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<22>_UNCONNECTED , \NLW_Mram_mem_18_DIB<21>_UNCONNECTED , \NLW_Mram_mem_18_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<19>_UNCONNECTED , \NLW_Mram_mem_18_DIB<18>_UNCONNECTED , \NLW_Mram_mem_18_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<16>_UNCONNECTED , \NLW_Mram_mem_18_DIB<15>_UNCONNECTED , \NLW_Mram_mem_18_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<13>_UNCONNECTED , \NLW_Mram_mem_18_DIB<12>_UNCONNECTED , \NLW_Mram_mem_18_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<10>_UNCONNECTED , \NLW_Mram_mem_18_DIB<9>_UNCONNECTED , \NLW_Mram_mem_18_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<7>_UNCONNECTED , \NLW_Mram_mem_18_DIB<6>_UNCONNECTED , \NLW_Mram_mem_18_DIB<5>_UNCONNECTED , \NLW_Mram_mem_18_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DIB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_18_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_18_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_18_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_18_DOB<31>_UNCONNECTED , \NLW_Mram_mem_18_DOB<30>_UNCONNECTED , \NLW_Mram_mem_18_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<28>_UNCONNECTED , \NLW_Mram_mem_18_DOB<27>_UNCONNECTED , \NLW_Mram_mem_18_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<25>_UNCONNECTED , \NLW_Mram_mem_18_DOB<24>_UNCONNECTED , \NLW_Mram_mem_18_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<22>_UNCONNECTED , \NLW_Mram_mem_18_DOB<21>_UNCONNECTED , \NLW_Mram_mem_18_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<19>_UNCONNECTED , \NLW_Mram_mem_18_DOB<18>_UNCONNECTED , \NLW_Mram_mem_18_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<16>_UNCONNECTED , \NLW_Mram_mem_18_DOB<15>_UNCONNECTED , \NLW_Mram_mem_18_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<13>_UNCONNECTED , \NLW_Mram_mem_18_DOB<12>_UNCONNECTED , \NLW_Mram_mem_18_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<10>_UNCONNECTED , \NLW_Mram_mem_18_DOB<9>_UNCONNECTED , \NLW_Mram_mem_18_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<7>_UNCONNECTED , \NLW_Mram_mem_18_DOB<6>_UNCONNECTED , \NLW_Mram_mem_18_DOB<5>_UNCONNECTED , \NLW_Mram_mem_18_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DOB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_18_WEB<3>_UNCONNECTED , \NLW_Mram_mem_18_WEB<2>_UNCONNECTED , \NLW_Mram_mem_18_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_tag_mem2 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_tag_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_tag_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_tag_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_tag_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_tag_mem2_DIPA<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPA<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPA<1>_UNCONNECTED , 
rhs_array_muxed32[28]}),
    .WEA({basesoc_cache_tag_port_we, basesoc_cache_tag_port_we, basesoc_cache_tag_port_we, basesoc_cache_tag_port_we}),
    .DOA({\NLW_Mram_tag_mem2_DOA<31>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<30>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOA<28>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<27>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOA<25>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<24>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOA<22>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<21>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOA<19>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<18>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOA<16>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<14>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOA<13>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<11>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOA<10>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<8>_UNCONNECTED , _n3358[16], _n3358[15], 
_n3358[14], _n3358[13], _n3358[12], _n3358[11], _n3358[10], _n3358[9]}),
    .ADDRA({rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], 
rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_tag_mem2_ADDRA<2>_UNCONNECTED 
, \NLW_Mram_tag_mem2_ADDRA<1>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_tag_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRB<4>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRB<1>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_tag_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<25>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<21>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<13>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_tag_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPA<1>_UNCONNECTED , _n3358[17]}),
    .DIPB({\NLW_Mram_tag_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_tag_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_tag_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<25>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<21>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<13>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_tag_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_tag_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_tag_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem2_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_tag_mem2_DIA<31>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<30>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIA<28>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<27>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIA<25>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<24>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIA<22>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<21>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIA<19>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<18>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIA<16>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<14>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIA<13>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<11>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIA<10>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<8>_UNCONNECTED , rhs_array_muxed32[27], 
rhs_array_muxed32[26], rhs_array_muxed32[25], rhs_array_muxed32[24], rhs_array_muxed32[23], rhs_array_muxed32[22], rhs_array_muxed32[21], 
rhs_array_muxed32[20]})
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_tag_mem1 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_tag_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_tag_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_tag_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_tag_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_tag_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPA<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPA<1>_UNCONNECTED , 
rhs_array_muxed32[19]}),
    .WEA({basesoc_cache_tag_port_we, basesoc_cache_tag_port_we, basesoc_cache_tag_port_we, basesoc_cache_tag_port_we}),
    .DOA({\NLW_Mram_tag_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<8>_UNCONNECTED , _n3358[7], _n3358[6], 
_n3358[5], _n3358[4], _n3358[3], _n3358[2], _n3358[1], _n3358[0]}),
    .ADDRA({rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], 
rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_tag_mem1_ADDRA<2>_UNCONNECTED 
, \NLW_Mram_tag_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_tag_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_tag_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_tag_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPA<1>_UNCONNECTED , _n3358[8]}),
    .DIPB({\NLW_Mram_tag_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_tag_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_tag_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_tag_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_tag_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<8>_UNCONNECTED , rhs_array_muxed32[18], 
rhs_array_muxed32[17], rhs_array_muxed32[16], rhs_array_muxed32[15], rhs_array_muxed32[14], rhs_array_muxed32[13], rhs_array_muxed32[12], 
rhs_array_muxed32[11]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RAM_MODE ( "TDP" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  Mram_tag_mem3 (
    .RSTBRST(NLW_Mram_tag_mem3_RSTBRST_UNCONNECTED),
    .ENBRDEN(NLW_Mram_tag_mem3_ENBRDEN_UNCONNECTED),
    .REGCEA(Mram_mem_27),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(NLW_Mram_tag_mem3_CLKBRDCLK_UNCONNECTED),
    .REGCEBREGCE(NLW_Mram_tag_mem3_REGCEBREGCE_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .WEAWEL({basesoc_cache_tag_port_we, basesoc_cache_tag_port_we}),
    .DOADO({\NLW_Mram_tag_mem3_DOADO<15>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<14>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<13>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOADO<12>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<11>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<10>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOADO<9>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<8>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<7>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOADO<6>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<5>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<4>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOADO<3>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<2>_UNCONNECTED , _n3358[19], _n3358[18]}),
    .DOPADOP({\NLW_Mram_tag_mem3_DOPADOP<1>_UNCONNECTED , \NLW_Mram_tag_mem3_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_Mram_tag_mem3_DOPBDOP<1>_UNCONNECTED , \NLW_Mram_tag_mem3_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\NLW_Mram_tag_mem3_WEBWEU<1>_UNCONNECTED , \NLW_Mram_tag_mem3_WEBWEU<0>_UNCONNECTED }),
    .ADDRAWRADDR({Mram_mem_27, rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], 
rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], 
\NLW_Mram_tag_mem3_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_Mram_tag_mem3_DIPBDIP<1>_UNCONNECTED , \NLW_Mram_tag_mem3_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_Mram_tag_mem3_DIBDI<15>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<14>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<13>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIBDI<12>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<11>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<10>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIBDI<9>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<8>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<7>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIBDI<6>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<5>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<4>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIBDI<3>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<2>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<1>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIBDI<0>_UNCONNECTED }),
    .DIADI({\NLW_Mram_tag_mem3_DIADI<15>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<14>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<13>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIADI<12>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<11>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<10>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIADI<9>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<8>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<7>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIADI<6>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<5>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<4>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIADI<3>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<2>_UNCONNECTED , basesoc_cache_tag_di_dirty, rhs_array_muxed32[29]}),
    .ADDRBRDADDR({\NLW_Mram_tag_mem3_ADDRBRDADDR<12>_UNCONNECTED , \NLW_Mram_tag_mem3_ADDRBRDADDR<11>_UNCONNECTED , 
\NLW_Mram_tag_mem3_ADDRBRDADDR<10>_UNCONNECTED , \NLW_Mram_tag_mem3_ADDRBRDADDR<9>_UNCONNECTED , \NLW_Mram_tag_mem3_ADDRBRDADDR<8>_UNCONNECTED , 
\NLW_Mram_tag_mem3_ADDRBRDADDR<7>_UNCONNECTED , \NLW_Mram_tag_mem3_ADDRBRDADDR<6>_UNCONNECTED , \NLW_Mram_tag_mem3_ADDRBRDADDR<5>_UNCONNECTED , 
\NLW_Mram_tag_mem3_ADDRBRDADDR<4>_UNCONNECTED , \NLW_Mram_tag_mem3_ADDRBRDADDR<3>_UNCONNECTED , \NLW_Mram_tag_mem3_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_Mram_tag_mem3_ADDRBRDADDR<1>_UNCONNECTED , \NLW_Mram_tag_mem3_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_Mram_tag_mem3_DOBDO<15>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<14>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<13>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOBDO<12>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<11>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<10>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOBDO<9>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<8>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<7>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOBDO<6>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<5>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<4>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOBDO<3>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<2>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<1>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOBDO<0>_UNCONNECTED }),
    .DIPADIP({\NLW_Mram_tag_mem3_DIPADIP<1>_UNCONNECTED , \NLW_Mram_tag_mem3_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem3 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .WEA({write_ctrl43_2491, write_ctrl42_2490, write_ctrl41_2489, write_ctrl40_2488}),
    .DOA({N688, N687, N686, N685, N684, N683, N682, N681, N680, N679, N678, N677, N676, N675, N674, N673, N672, N671, N670, N669, N668, N667, N666, 
N665, N664, N663, N662, N661, N660, N659, N658, N657}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_cache_data_port_dat_w[31], basesoc_cache_data_port_dat_w[30], basesoc_cache_data_port_dat_w[29], basesoc_cache_data_port_dat_w[28], 
basesoc_cache_data_port_dat_w[27], basesoc_cache_data_port_dat_w[26], basesoc_cache_data_port_dat_w[25], basesoc_cache_data_port_dat_w[24], 
basesoc_cache_data_port_dat_w[23], basesoc_cache_data_port_dat_w[22], basesoc_cache_data_port_dat_w[21], basesoc_cache_data_port_dat_w[20], 
basesoc_cache_data_port_dat_w[19], basesoc_cache_data_port_dat_w[18], basesoc_cache_data_port_dat_w[17], basesoc_cache_data_port_dat_w[16], 
basesoc_cache_data_port_dat_w[15], basesoc_cache_data_port_dat_w[14], basesoc_cache_data_port_dat_w[13], basesoc_cache_data_port_dat_w[12], 
basesoc_cache_data_port_dat_w[11], basesoc_cache_data_port_dat_w[10], basesoc_cache_data_port_dat_w[9], basesoc_cache_data_port_dat_w[8], 
basesoc_cache_data_port_dat_w[7], basesoc_cache_data_port_dat_w[6], basesoc_cache_data_port_dat_w[5], basesoc_cache_data_port_dat_w[4], 
basesoc_cache_data_port_dat_w[3], basesoc_cache_data_port_dat_w[2], basesoc_cache_data_port_dat_w[1], basesoc_cache_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem1 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .WEA({write_ctrl35_2483, write_ctrl34_2482, write_ctrl33_2481, write_ctrl32_2480}),
    .DOA({N560, N559, N558, N557, N556, N555, N554, N553, N552, N551, N550, N549, N548, N547, N546, N545, N544, N543, N542, N541, N540, N539, N538, 
N537, N536, N535, N534, N533, N532, N531, N530, N529}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_cache_data_port_dat_w[31], basesoc_cache_data_port_dat_w[30], basesoc_cache_data_port_dat_w[29], basesoc_cache_data_port_dat_w[28], 
basesoc_cache_data_port_dat_w[27], basesoc_cache_data_port_dat_w[26], basesoc_cache_data_port_dat_w[25], basesoc_cache_data_port_dat_w[24], 
basesoc_cache_data_port_dat_w[23], basesoc_cache_data_port_dat_w[22], basesoc_cache_data_port_dat_w[21], basesoc_cache_data_port_dat_w[20], 
basesoc_cache_data_port_dat_w[19], basesoc_cache_data_port_dat_w[18], basesoc_cache_data_port_dat_w[17], basesoc_cache_data_port_dat_w[16], 
basesoc_cache_data_port_dat_w[15], basesoc_cache_data_port_dat_w[14], basesoc_cache_data_port_dat_w[13], basesoc_cache_data_port_dat_w[12], 
basesoc_cache_data_port_dat_w[11], basesoc_cache_data_port_dat_w[10], basesoc_cache_data_port_dat_w[9], basesoc_cache_data_port_dat_w[8], 
basesoc_cache_data_port_dat_w[7], basesoc_cache_data_port_dat_w[6], basesoc_cache_data_port_dat_w[5], basesoc_cache_data_port_dat_w[4], 
basesoc_cache_data_port_dat_w[3], basesoc_cache_data_port_dat_w[2], basesoc_cache_data_port_dat_w[1], basesoc_cache_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem2 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .WEA({write_ctrl39_2487, write_ctrl38_2486, write_ctrl37_2485, write_ctrl36_2484}),
    .DOA({N624, N623, N622, N621, N620, N619, N618, N617, N616, N615, N614, N613, N612, N611, N610, N609, N608, N607, N606, N605, N604, N603, N602, 
N601, N600, N599, N598, N597, N596, N595, N594, N593}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_cache_data_port_dat_w[31], basesoc_cache_data_port_dat_w[30], basesoc_cache_data_port_dat_w[29], basesoc_cache_data_port_dat_w[28], 
basesoc_cache_data_port_dat_w[27], basesoc_cache_data_port_dat_w[26], basesoc_cache_data_port_dat_w[25], basesoc_cache_data_port_dat_w[24], 
basesoc_cache_data_port_dat_w[23], basesoc_cache_data_port_dat_w[22], basesoc_cache_data_port_dat_w[21], basesoc_cache_data_port_dat_w[20], 
basesoc_cache_data_port_dat_w[19], basesoc_cache_data_port_dat_w[18], basesoc_cache_data_port_dat_w[17], basesoc_cache_data_port_dat_w[16], 
basesoc_cache_data_port_dat_w[15], basesoc_cache_data_port_dat_w[14], basesoc_cache_data_port_dat_w[13], basesoc_cache_data_port_dat_w[12], 
basesoc_cache_data_port_dat_w[11], basesoc_cache_data_port_dat_w[10], basesoc_cache_data_port_dat_w[9], basesoc_cache_data_port_dat_w[8], 
basesoc_cache_data_port_dat_w[7], basesoc_cache_data_port_dat_w[6], basesoc_cache_data_port_dat_w[5], basesoc_cache_data_port_dat_w[4], 
basesoc_cache_data_port_dat_w[3], basesoc_cache_data_port_dat_w[2], basesoc_cache_data_port_dat_w[1], basesoc_cache_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem4 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .WEA({write_ctrl47_2495, write_ctrl46_2494, write_ctrl45_2493, write_ctrl44_2492}),
    .DOA({N752, N751, N750, N749, N748, N747, N746, N745, N744, N743, N742, N741, N740, N739, N738, N737, N736, N735, N734, N733, N732, N731, N730, 
N729, N728, N727, N726, N725, N724, N723, N722, N721}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_cache_data_port_dat_w[31], basesoc_cache_data_port_dat_w[30], basesoc_cache_data_port_dat_w[29], basesoc_cache_data_port_dat_w[28], 
basesoc_cache_data_port_dat_w[27], basesoc_cache_data_port_dat_w[26], basesoc_cache_data_port_dat_w[25], basesoc_cache_data_port_dat_w[24], 
basesoc_cache_data_port_dat_w[23], basesoc_cache_data_port_dat_w[22], basesoc_cache_data_port_dat_w[21], basesoc_cache_data_port_dat_w[20], 
basesoc_cache_data_port_dat_w[19], basesoc_cache_data_port_dat_w[18], basesoc_cache_data_port_dat_w[17], basesoc_cache_data_port_dat_w[16], 
basesoc_cache_data_port_dat_w[15], basesoc_cache_data_port_dat_w[14], basesoc_cache_data_port_dat_w[13], basesoc_cache_data_port_dat_w[12], 
basesoc_cache_data_port_dat_w[11], basesoc_cache_data_port_dat_w[10], basesoc_cache_data_port_dat_w[9], basesoc_cache_data_port_dat_w[8], 
basesoc_cache_data_port_dat_w[7], basesoc_cache_data_port_dat_w[6], basesoc_cache_data_port_dat_w[5], basesoc_cache_data_port_dat_w[4], 
basesoc_cache_data_port_dat_w[3], basesoc_cache_data_port_dat_w[2], basesoc_cache_data_port_dat_w[1], basesoc_cache_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2  (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(basesoc_sdram_tccdcon_ready),
    .RSTB(Mram_mem_27),
    .CLKB(sys_clk),
    .REGCEB(Mram_mem_27),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27}),
    .WEA({\lm32_cpu/instruction_unit/icache_refill_ready_4815 , \lm32_cpu/instruction_unit/icache_refill_ready_4815 , 
\lm32_cpu/instruction_unit/icache_refill_ready_4815 , \lm32_cpu/instruction_unit/icache_refill_ready_4815 }),
    .DOA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/instruction_unit/icache/refill_address [11], \lm32_cpu/instruction_unit/icache/refill_address [10], 
\lm32_cpu/instruction_unit/icache/refill_address [9], \lm32_cpu/instruction_unit/icache/refill_address [8], 
\lm32_cpu/instruction_unit/icache/refill_address [7], \lm32_cpu/instruction_unit/icache/refill_address [6], 
\lm32_cpu/instruction_unit/icache/refill_address [5], \lm32_cpu/instruction_unit/icache/refill_address [4], 
\lm32_cpu/instruction_unit/icache/refill_offset [3], \lm32_cpu/instruction_unit/icache/refill_offset [2], 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/way_data<0> [31], 
\lm32_cpu/instruction_unit/icache/way_data<0> [30], \lm32_cpu/instruction_unit/icache/way_data<0> [29], 
\lm32_cpu/instruction_unit/icache/way_data<0> [28], \lm32_cpu/instruction_unit/icache/way_data<0> [27], 
\lm32_cpu/instruction_unit/icache/way_data<0> [26], \lm32_cpu/instruction_unit/icache/way_data<0> [25], 
\lm32_cpu/instruction_unit/icache/way_data<0> [24], \lm32_cpu/instruction_unit/icache/way_data<0> [23], 
\lm32_cpu/instruction_unit/icache/way_data<0> [22], \lm32_cpu/instruction_unit/icache/way_data<0> [21], 
\lm32_cpu/instruction_unit/icache/way_data<0> [20], \lm32_cpu/instruction_unit/icache/way_data<0> [19], 
\lm32_cpu/instruction_unit/icache/way_data<0> [18]}),
    .WEB({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DIA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED , Mram_mem_27, Mram_mem_27, 
\lm32_cpu/instruction_unit/icache_refill_data [31], \lm32_cpu/instruction_unit/icache_refill_data [30], 
\lm32_cpu/instruction_unit/icache_refill_data [29], \lm32_cpu/instruction_unit/icache_refill_data [28], 
\lm32_cpu/instruction_unit/icache_refill_data [27], \lm32_cpu/instruction_unit/icache_refill_data [26], 
\lm32_cpu/instruction_unit/icache_refill_data [25], \lm32_cpu/instruction_unit/icache_refill_data [24], 
\lm32_cpu/instruction_unit/icache_refill_data [23], \lm32_cpu/instruction_unit/icache_refill_data [22], 
\lm32_cpu/instruction_unit/icache_refill_data [21], \lm32_cpu/instruction_unit/icache_refill_data [20], 
\lm32_cpu/instruction_unit/icache_refill_data [19], \lm32_cpu/instruction_unit/icache_refill_data [18]})
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1  (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(basesoc_sdram_tccdcon_ready),
    .RSTB(Mram_mem_27),
    .CLKB(sys_clk),
    .REGCEB(Mram_mem_27),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED , \lm32_cpu/instruction_unit/icache_refill_data [17], 
\lm32_cpu/instruction_unit/icache_refill_data [16]}),
    .WEA({\lm32_cpu/instruction_unit/icache_refill_ready_4815 , \lm32_cpu/instruction_unit/icache_refill_ready_4815 , 
\lm32_cpu/instruction_unit/icache_refill_ready_4815 , \lm32_cpu/instruction_unit/icache_refill_ready_4815 }),
    .DOA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/instruction_unit/icache/refill_address [11], \lm32_cpu/instruction_unit/icache/refill_address [10], 
\lm32_cpu/instruction_unit/icache/refill_address [9], \lm32_cpu/instruction_unit/icache/refill_address [8], 
\lm32_cpu/instruction_unit/icache/refill_address [7], \lm32_cpu/instruction_unit/icache/refill_address [6], 
\lm32_cpu/instruction_unit/icache/refill_address [5], \lm32_cpu/instruction_unit/icache/refill_address [4], 
\lm32_cpu/instruction_unit/icache/refill_offset [3], \lm32_cpu/instruction_unit/icache/refill_offset [2], 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/way_data<0> [17], 
\lm32_cpu/instruction_unit/icache/way_data<0> [16]}),
    .DOB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/way_data<0> [15], 
\lm32_cpu/instruction_unit/icache/way_data<0> [14], \lm32_cpu/instruction_unit/icache/way_data<0> [13], 
\lm32_cpu/instruction_unit/icache/way_data<0> [12], \lm32_cpu/instruction_unit/icache/way_data<0> [11], 
\lm32_cpu/instruction_unit/icache/way_data<0> [10], \lm32_cpu/instruction_unit/icache/way_data<0> [9], 
\lm32_cpu/instruction_unit/icache/way_data<0> [8], \lm32_cpu/instruction_unit/icache/way_data<0> [7], 
\lm32_cpu/instruction_unit/icache/way_data<0> [6], \lm32_cpu/instruction_unit/icache/way_data<0> [5], 
\lm32_cpu/instruction_unit/icache/way_data<0> [4], \lm32_cpu/instruction_unit/icache/way_data<0> [3], 
\lm32_cpu/instruction_unit/icache/way_data<0> [2], \lm32_cpu/instruction_unit/icache/way_data<0> [1], 
\lm32_cpu/instruction_unit/icache/way_data<0> [0]}),
    .WEB({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DIA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED , \lm32_cpu/instruction_unit/icache_refill_data [15], 
\lm32_cpu/instruction_unit/icache_refill_data [14], \lm32_cpu/instruction_unit/icache_refill_data [13], 
\lm32_cpu/instruction_unit/icache_refill_data [12], \lm32_cpu/instruction_unit/icache_refill_data [11], 
\lm32_cpu/instruction_unit/icache_refill_data [10], \lm32_cpu/instruction_unit/icache_refill_data [9], 
\lm32_cpu/instruction_unit/icache_refill_data [8], \lm32_cpu/instruction_unit/icache_refill_data [7], 
\lm32_cpu/instruction_unit/icache_refill_data [6], \lm32_cpu/instruction_unit/icache_refill_data [5], 
\lm32_cpu/instruction_unit/icache_refill_data [4], \lm32_cpu/instruction_unit/icache_refill_data [3], 
\lm32_cpu/instruction_unit/icache_refill_data [2], \lm32_cpu/instruction_unit/icache_refill_data [1], 
\lm32_cpu/instruction_unit/icache_refill_data [0]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem  (
    .RSTBRST(Mram_mem_27),
    .ENBRDEN(basesoc_sdram_tccdcon_ready),
    .REGCEA(basesoc_sdram_tccdcon_ready),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tccdcon_ready),
    .RSTA(Mram_mem_27),
    .WEAWEL({\lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_356_o , \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_356_o }),
    .DOADO({\lm32_cpu/instruction_unit/icache/n0078[20:0]<15> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<14> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<13> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<12> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<11> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<10> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<9> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<8> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<7> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<6> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<5> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<4> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<3> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<2> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<1> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<0> }),
    .DOPADOP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_356_o , \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_356_o }),
    .ADDRAWRADDR({\lm32_cpu/instruction_unit/icache/tmem_write_address [7], \lm32_cpu/instruction_unit/icache/tmem_write_address [6], 
\lm32_cpu/instruction_unit/icache/tmem_write_address [5], \lm32_cpu/instruction_unit/icache/tmem_write_address [4], 
\lm32_cpu/instruction_unit/icache/tmem_write_address [3], \lm32_cpu/instruction_unit/icache/tmem_write_address [2], 
\lm32_cpu/instruction_unit/icache/tmem_write_address [1], \lm32_cpu/instruction_unit/icache/tmem_write_address [0], 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/refill_address [31]
, \lm32_cpu/instruction_unit/icache/refill_address [30], \lm32_cpu/instruction_unit/icache/refill_address [29], 
\lm32_cpu/instruction_unit/icache/refill_address [28], \lm32_cpu/instruction_unit/icache/refill_address [27]}),
    .DIADI({\lm32_cpu/instruction_unit/icache/refill_address [26], \lm32_cpu/instruction_unit/icache/refill_address [25], 
\lm32_cpu/instruction_unit/icache/refill_address [24], \lm32_cpu/instruction_unit/icache/refill_address [23], 
\lm32_cpu/instruction_unit/icache/refill_address [22], \lm32_cpu/instruction_unit/icache/refill_address [21], 
\lm32_cpu/instruction_unit/icache/refill_address [20], \lm32_cpu/instruction_unit/icache/refill_address [19], 
\lm32_cpu/instruction_unit/icache/refill_address [18], \lm32_cpu/instruction_unit/icache/refill_address [17], 
\lm32_cpu/instruction_unit/icache/refill_address [16], \lm32_cpu/instruction_unit/icache/refill_address [15], 
\lm32_cpu/instruction_unit/icache/refill_address [14], \lm32_cpu/instruction_unit/icache/refill_address [13], 
\lm32_cpu/instruction_unit/icache/refill_address [12], \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 }),
    .ADDRBRDADDR({\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/n0078[20:0]<20> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<19> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<18> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<17> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<16> }),
    .DIPADIP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED })
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem  (
    .RSTBRST(Mram_mem_27),
    .ENBRDEN(basesoc_sdram_tccdcon_ready),
    .REGCEA(basesoc_sdram_tccdcon_ready),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tccdcon_ready),
    .RSTA(Mram_mem_27),
    .WEAWEL({\lm32_cpu/load_store_unit/dcache/way_tmem_we , \lm32_cpu/load_store_unit/dcache/way_tmem_we }),
    .DOADO({\lm32_cpu/load_store_unit/dcache/n0095[20:0]<15> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<14> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<13> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<12> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<11> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<10> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<9> 
, \lm32_cpu/load_store_unit/dcache/n0095[20:0]<8> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<7> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<6> 
, \lm32_cpu/load_store_unit/dcache/n0095[20:0]<5> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<4> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<3> 
, \lm32_cpu/load_store_unit/dcache/n0095[20:0]<2> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<1> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<0> 
}),
    .DOPADOP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\lm32_cpu/load_store_unit/dcache/way_tmem_we , \lm32_cpu/load_store_unit/dcache/way_tmem_we }),
    .ADDRAWRADDR({\lm32_cpu/load_store_unit/dcache/tmem_write_address [7], \lm32_cpu/load_store_unit/dcache/tmem_write_address [6], 
\lm32_cpu/load_store_unit/dcache/tmem_write_address [5], \lm32_cpu/load_store_unit/dcache/tmem_write_address [4], 
\lm32_cpu/load_store_unit/dcache/tmem_write_address [3], \lm32_cpu/load_store_unit/dcache/tmem_write_address [2], 
\lm32_cpu/load_store_unit/dcache/tmem_write_address [1], \lm32_cpu/load_store_unit/dcache/tmem_write_address [0], 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED , \lm32_cpu/load_store_unit/dcache/refill_address [31], 
\lm32_cpu/load_store_unit/dcache/refill_address [30], \lm32_cpu/load_store_unit/dcache/refill_address [29], 
\lm32_cpu/load_store_unit/dcache/refill_address [28], \lm32_cpu/load_store_unit/dcache/refill_address [27]}),
    .DIADI({\lm32_cpu/load_store_unit/dcache/refill_address [26], \lm32_cpu/load_store_unit/dcache/refill_address [25], 
\lm32_cpu/load_store_unit/dcache/refill_address [24], \lm32_cpu/load_store_unit/dcache/refill_address [23], 
\lm32_cpu/load_store_unit/dcache/refill_address [22], \lm32_cpu/load_store_unit/dcache/refill_address [21], 
\lm32_cpu/load_store_unit/dcache/refill_address [20], \lm32_cpu/load_store_unit/dcache/refill_address [19], 
\lm32_cpu/load_store_unit/dcache/refill_address [18], \lm32_cpu/load_store_unit/dcache/refill_address [17], 
\lm32_cpu/load_store_unit/dcache/refill_address [16], \lm32_cpu/load_store_unit/dcache/refill_address [15], 
\lm32_cpu/load_store_unit/dcache/refill_address [14], \lm32_cpu/load_store_unit/dcache/refill_address [13], 
\lm32_cpu/load_store_unit/dcache/refill_address [12], \lm32_cpu/load_store_unit/dcache/tmem_write_data [0]}),
    .ADDRBRDADDR({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<20> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<19> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<18> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<17> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<16> }),
    .DIPADIP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1  (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(basesoc_sdram_tccdcon_ready),
    .RSTB(Mram_mem_27),
    .CLKB(sys_clk),
    .REGCEB(Mram_mem_27),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [17], \lm32_cpu/load_store_unit/dcache/dmem_write_data [16]}),
    .WEA({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_561_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_561_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_561_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_561_o }),
    .DOA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/load_store_unit/dcache/dmem_write_address [9], \lm32_cpu/load_store_unit/dcache/dmem_write_address [8], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [7], \lm32_cpu/load_store_unit/dcache/dmem_write_address [6], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [5], \lm32_cpu/load_store_unit/dcache/dmem_write_address [4], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [3], \lm32_cpu/load_store_unit/dcache/dmem_write_address [2], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [1], \lm32_cpu/load_store_unit/dcache/dmem_write_address [0], 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache_data_m [17], \lm32_cpu/load_store_unit/dcache_data_m [16]}),
    .DOB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache_data_m [15], \lm32_cpu/load_store_unit/dcache_data_m [14], \lm32_cpu/load_store_unit/dcache_data_m [13], 
\lm32_cpu/load_store_unit/dcache_data_m [12], \lm32_cpu/load_store_unit/dcache_data_m [11], \lm32_cpu/load_store_unit/dcache_data_m [10], 
\lm32_cpu/load_store_unit/dcache_data_m [9], \lm32_cpu/load_store_unit/dcache_data_m [8], \lm32_cpu/load_store_unit/dcache_data_m [7], 
\lm32_cpu/load_store_unit/dcache_data_m [6], \lm32_cpu/load_store_unit/dcache_data_m [5], \lm32_cpu/load_store_unit/dcache_data_m [4], 
\lm32_cpu/load_store_unit/dcache_data_m [3], \lm32_cpu/load_store_unit/dcache_data_m [2], \lm32_cpu/load_store_unit/dcache_data_m [1], 
\lm32_cpu/load_store_unit/dcache_data_m [0]}),
    .WEB({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DIA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [15], \lm32_cpu/load_store_unit/dcache/dmem_write_data [14], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [13], \lm32_cpu/load_store_unit/dcache/dmem_write_data [12], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [11], \lm32_cpu/load_store_unit/dcache/dmem_write_data [10], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [9], \lm32_cpu/load_store_unit/dcache/dmem_write_data [8], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [7], \lm32_cpu/load_store_unit/dcache/dmem_write_data [6], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [5], \lm32_cpu/load_store_unit/dcache/dmem_write_data [4], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [3], \lm32_cpu/load_store_unit/dcache/dmem_write_data [2], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [1], \lm32_cpu/load_store_unit/dcache/dmem_write_data [0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2  (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(basesoc_sdram_tccdcon_ready),
    .RSTB(Mram_mem_27),
    .CLKB(sys_clk),
    .REGCEB(Mram_mem_27),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27}),
    .WEA({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_561_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_561_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_561_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_561_o }),
    .DOA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/load_store_unit/dcache/dmem_write_address [9], \lm32_cpu/load_store_unit/dcache/dmem_write_address [8], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [7], \lm32_cpu/load_store_unit/dcache/dmem_write_address [6], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [5], \lm32_cpu/load_store_unit/dcache/dmem_write_address [4], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [3], \lm32_cpu/load_store_unit/dcache/dmem_write_address [2], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [1], \lm32_cpu/load_store_unit/dcache/dmem_write_address [0], 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache_data_m [31], \lm32_cpu/load_store_unit/dcache_data_m [30], \lm32_cpu/load_store_unit/dcache_data_m [29], 
\lm32_cpu/load_store_unit/dcache_data_m [28], \lm32_cpu/load_store_unit/dcache_data_m [27], \lm32_cpu/load_store_unit/dcache_data_m [26], 
\lm32_cpu/load_store_unit/dcache_data_m [25], \lm32_cpu/load_store_unit/dcache_data_m [24], \lm32_cpu/load_store_unit/dcache_data_m [23], 
\lm32_cpu/load_store_unit/dcache_data_m [22], \lm32_cpu/load_store_unit/dcache_data_m [21], \lm32_cpu/load_store_unit/dcache_data_m [20], 
\lm32_cpu/load_store_unit/dcache_data_m [19], \lm32_cpu/load_store_unit/dcache_data_m [18]}),
    .WEB({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DIA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED , Mram_mem_27, Mram_mem_27, 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [31], \lm32_cpu/load_store_unit/dcache/dmem_write_data [30], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [29], \lm32_cpu/load_store_unit/dcache/dmem_write_data [28], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [27], \lm32_cpu/load_store_unit/dcache/dmem_write_data [26], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [25], \lm32_cpu/load_store_unit/dcache/dmem_write_data [24], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [23], \lm32_cpu/load_store_unit/dcache/dmem_write_data [22], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [21], \lm32_cpu/load_store_unit/dcache/dmem_write_data [20], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [19], \lm32_cpu/load_store_unit/dcache/dmem_write_data [18]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h444D0F0D12AC000000345555553C5111000300FD000300030003000300030F1E ),
    .INIT_01 ( 256'hC300C1595300305C8406434553E0711150503054B0C0C1C4455154C3051130C1 ),
    .INIT_02 ( 256'h01C070781E0504003155440404444501C3055555555553EC4455003152C25512 ),
    .INIT_03 ( 256'h4447D144504441F451154D45450044531530C30553A2A800D17000000000C1C7 ),
    .INIT_04 ( 256'h1530511474405555553305B0030854108103D1810E4150625101F589441E0150 ),
    .INIT_05 ( 256'h1C1C1C1C1C1F3155555554C0C026E1C254C000003FD154C557145555C5145411 ),
    .INIT_06 ( 256'h0055005C1C1C1DF05C1C14BC1C1C0701C0701C0707070707817C011C1C1C1C1C ),
    .INIT_07 ( 256'h4005C813152C25C0843C152E045B2C781C4C201F257C1E21C21C5511C00C0100 ),
    .INIT_08 ( 256'hB2CB1E07160C54B811C54B0944B230556CB2C781CEFB3BB993906399E18E86C1 ),
    .INIT_09 ( 256'hC556CB1E0738114B81151E0512C8C556CB2C781D0683152E04544B0944B23155 ),
    .INIT_0A ( 256'hC1C1C1C1C1C1C1C1C1C1C1C1C1781F781F781D1781F781C1C781F09E52E052C2 ),
    .INIT_0B ( 256'h55553C0BFF3C1CA153C5E07DE07F1E07F1E07EB2C781F1E07DE07DE07F1E07C1 ),
    .INIT_0C ( 256'h5F30F5F051C9051230CCC011665DF3C5820800444414055144445545141C1C15 ),
    .INIT_0D ( 256'hB1C54BB1471731D4DD4B81F816D2300E05107055330713B0C1CC4903000000C5 ),
    .INIT_0E ( 256'h719B12CD47962C5F6B00114BA54CF5B1406499D0149B16D9B12D1B16C11DAD01 ),
    .INIT_0F ( 256'hC1011944C9181404614148791C4B000272AC7AE9EA55533426C9A42709B4C36B ),
    .INIT_10 ( 256'h04C13290051057260111035010408405025553244D19081FC3C4530135444662 ),
    .INIT_11 ( 256'h54C35545300794C1C18700085CA90AD2707AF819C1C140532BE067076818C313 ),
    .INIT_12 ( 256'h2021E62021816807220780881DCA073CFC14D07604070D550954C34A4C01D558 ),
    .INIT_13 ( 256'h3D0174F0174C0DC15300B901E854D050741E2029202824292029202620292029 ),
    .INIT_14 ( 256'h40304409101041411340113411CF00F0D55514C0B8A30A533C0594CF00C594CC ),
    .INIT_15 ( 256'h4444441D4D3C905044E24418001F0005D0D420512041B4058410440110513490 ),
    .INIT_16 ( 256'h3000779C44CD24554C000454180113040455535110053504405340107C911050 ),
    .INIT_17 ( 256'h8104126A95555555553EBA86C0004EBAA71A25553C6C0014D44EC50CD4068955 ),
    .INIT_18 ( 256'h840C410CD104333331705401404444115844A58541B1194502C4655500305300 ),
    .INIT_19 ( 256'h066EB47A864B4293707A4C6A4307000000000C5510A11E80431A4101E93A810C ),
    .INIT_1A ( 256'h55415445155545501555551155445553339C104C48C433930C74CE8DA2801307 ),
    .INIT_1B ( 256'h1500055050141501404040050001400001102800000000000455550455411514 ),
    .INIT_1C ( 256'h0150005540055001555001540040410104041050410500055001555141014540 ),
    .INIT_1D ( 256'h0554055554555555550151145515154455555554545511154000151554550100 ),
    .INIT_1E ( 256'h0000000000000005555455155555014545551515055105554504055015501154 ),
    .INIT_1F ( 256'h1550455445551544514515551150005000045500000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000008000000100010000800005550055500500015554000000144505 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h87878787878787878787878787878786D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D0 ),
    .INIT_24 ( 256'h787878787878787878787878787878792D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000400000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem16 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem16_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem16_DIPA<3>_UNCONNECTED , \NLW_Mram_mem16_DIPA<2>_UNCONNECTED , \NLW_Mram_mem16_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPA<0>_UNCONNECTED }),
    .WEA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DOA({\NLW_Mram_mem16_DOA<31>_UNCONNECTED , \NLW_Mram_mem16_DOA<30>_UNCONNECTED , \NLW_Mram_mem16_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<28>_UNCONNECTED , \NLW_Mram_mem16_DOA<27>_UNCONNECTED , \NLW_Mram_mem16_DOA<26>_UNCONNECTED , \NLW_Mram_mem16_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<24>_UNCONNECTED , \NLW_Mram_mem16_DOA<23>_UNCONNECTED , \NLW_Mram_mem16_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<21>_UNCONNECTED , \NLW_Mram_mem16_DOA<20>_UNCONNECTED , \NLW_Mram_mem16_DOA<19>_UNCONNECTED , \NLW_Mram_mem16_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<17>_UNCONNECTED , \NLW_Mram_mem16_DOA<16>_UNCONNECTED , \NLW_Mram_mem16_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<14>_UNCONNECTED , \NLW_Mram_mem16_DOA<13>_UNCONNECTED , \NLW_Mram_mem16_DOA<12>_UNCONNECTED , \NLW_Mram_mem16_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<10>_UNCONNECTED , \NLW_Mram_mem16_DOA<9>_UNCONNECTED , \NLW_Mram_mem16_DOA<8>_UNCONNECTED , \NLW_Mram_mem16_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<6>_UNCONNECTED , \NLW_Mram_mem16_DOA<5>_UNCONNECTED , \NLW_Mram_mem16_DOA<4>_UNCONNECTED , \NLW_Mram_mem16_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[31], basesoc_rom_bus_dat_r[30]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem16_DIB<31>_UNCONNECTED , \NLW_Mram_mem16_DIB<30>_UNCONNECTED , \NLW_Mram_mem16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<28>_UNCONNECTED , \NLW_Mram_mem16_DIB<27>_UNCONNECTED , \NLW_Mram_mem16_DIB<26>_UNCONNECTED , \NLW_Mram_mem16_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<24>_UNCONNECTED , \NLW_Mram_mem16_DIB<23>_UNCONNECTED , \NLW_Mram_mem16_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<21>_UNCONNECTED , \NLW_Mram_mem16_DIB<20>_UNCONNECTED , \NLW_Mram_mem16_DIB<19>_UNCONNECTED , \NLW_Mram_mem16_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<17>_UNCONNECTED , \NLW_Mram_mem16_DIB<16>_UNCONNECTED , \NLW_Mram_mem16_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<14>_UNCONNECTED , \NLW_Mram_mem16_DIB<13>_UNCONNECTED , \NLW_Mram_mem16_DIB<12>_UNCONNECTED , \NLW_Mram_mem16_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<10>_UNCONNECTED , \NLW_Mram_mem16_DIB<9>_UNCONNECTED , \NLW_Mram_mem16_DIB<8>_UNCONNECTED , \NLW_Mram_mem16_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<6>_UNCONNECTED , \NLW_Mram_mem16_DIB<5>_UNCONNECTED , \NLW_Mram_mem16_DIB<4>_UNCONNECTED , \NLW_Mram_mem16_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<2>_UNCONNECTED , \NLW_Mram_mem16_DIB<1>_UNCONNECTED , \NLW_Mram_mem16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem16_DOB<31>_UNCONNECTED , \NLW_Mram_mem16_DOB<30>_UNCONNECTED , \NLW_Mram_mem16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<28>_UNCONNECTED , \NLW_Mram_mem16_DOB<27>_UNCONNECTED , \NLW_Mram_mem16_DOB<26>_UNCONNECTED , \NLW_Mram_mem16_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<24>_UNCONNECTED , \NLW_Mram_mem16_DOB<23>_UNCONNECTED , \NLW_Mram_mem16_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<21>_UNCONNECTED , \NLW_Mram_mem16_DOB<20>_UNCONNECTED , \NLW_Mram_mem16_DOB<19>_UNCONNECTED , \NLW_Mram_mem16_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<17>_UNCONNECTED , \NLW_Mram_mem16_DOB<16>_UNCONNECTED , \NLW_Mram_mem16_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<14>_UNCONNECTED , \NLW_Mram_mem16_DOB<13>_UNCONNECTED , \NLW_Mram_mem16_DOB<12>_UNCONNECTED , \NLW_Mram_mem16_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<10>_UNCONNECTED , \NLW_Mram_mem16_DOB<9>_UNCONNECTED , \NLW_Mram_mem16_DOB<8>_UNCONNECTED , \NLW_Mram_mem16_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<6>_UNCONNECTED , \NLW_Mram_mem16_DOB<5>_UNCONNECTED , \NLW_Mram_mem16_DOB<4>_UNCONNECTED , \NLW_Mram_mem16_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<2>_UNCONNECTED , \NLW_Mram_mem16_DOB<1>_UNCONNECTED , \NLW_Mram_mem16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem16_WEB<3>_UNCONNECTED , \NLW_Mram_mem16_WEB<2>_UNCONNECTED , \NLW_Mram_mem16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem16_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem16_DIA<31>_UNCONNECTED , \NLW_Mram_mem16_DIA<30>_UNCONNECTED , \NLW_Mram_mem16_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<28>_UNCONNECTED , \NLW_Mram_mem16_DIA<27>_UNCONNECTED , \NLW_Mram_mem16_DIA<26>_UNCONNECTED , \NLW_Mram_mem16_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<24>_UNCONNECTED , \NLW_Mram_mem16_DIA<23>_UNCONNECTED , \NLW_Mram_mem16_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<21>_UNCONNECTED , \NLW_Mram_mem16_DIA<20>_UNCONNECTED , \NLW_Mram_mem16_DIA<19>_UNCONNECTED , \NLW_Mram_mem16_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<17>_UNCONNECTED , \NLW_Mram_mem16_DIA<16>_UNCONNECTED , \NLW_Mram_mem16_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<14>_UNCONNECTED , \NLW_Mram_mem16_DIA<13>_UNCONNECTED , \NLW_Mram_mem16_DIA<12>_UNCONNECTED , \NLW_Mram_mem16_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<10>_UNCONNECTED , \NLW_Mram_mem16_DIA<9>_UNCONNECTED , \NLW_Mram_mem16_DIA<8>_UNCONNECTED , \NLW_Mram_mem16_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<6>_UNCONNECTED , \NLW_Mram_mem16_DIA<5>_UNCONNECTED , \NLW_Mram_mem16_DIA<4>_UNCONNECTED , \NLW_Mram_mem16_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h7F71F0EDCA53AAAAAA86555555EB4FFFFFFEFFBDFFFEFFFEFFFEFFFEFFFEF9F5 ),
    .INIT_01 ( 256'hFCEAEF4D5CEABBDFEFBFFC355EFBFDDD7E7CABC2FF3AEFF7757D173BBDFDCEEF ),
    .INIT_02 ( 256'hEFFBFBFEFFBDF2AEBD55FFFFFFFFF4F9FEBD155555555EFF7757CAEF0BFF04FB ),
    .INIT_03 ( 256'h2FFFDDFFDF2FFFF77FF57975F7CA7F7EF0BF3BBD1EFFD6AADD4EAAAAAAAAEFBF ),
    .INIT_04 ( 256'hD5FF7DDF7FFBD55555EFBDCEAFEFC7CAFFFFDDFFFFEF1F38FFFFF5F3FFFFEF1F ),
    .INIT_05 ( 256'hFEFEFEFEFEFDDD55555557BB3AB7F9FB573AAAAABFDD57F557D75555F5D75FDF ),
    .INIT_06 ( 256'hFFFFAFFEFEFEFCFBCEFEF3FEFEFFBFEFFBFEFFBFBFBFBFBFEF72BBFEFEFEFEFE ),
    .INIT_07 ( 256'h3AFFFEFEF0BFF0BBFFEEF0BFF3CFFF7EFF7FFBFBF12EFFBFBFCF04CCFFFFEFAA ),
    .INIT_08 ( 256'hFFFFDFBED3FBC2FFCCBC2FFD3EFFEBD03FFFF7EFBFBEFECDDFDB3FDDFCFFF3AF ),
    .INIT_09 ( 256'hBD03FFDFBEFFCD2FFCC49FF4FBFFBD03FFFF7EF9E3FEF0BFF313EFFD3EFFEF40 ),
    .INIT_0A ( 256'hEFEFEFEFEFEFEFEFEFEFEFEFEF7EFB7EFB7EF9F7EFB7EFBFF7EFBBFF4BFF4BFF ),
    .INIT_0B ( 256'h5555EFFFF5FEFEFF5DBCFBEDFBEFDFBEFDFBEFFFF7EFBDFBEDFBEDFBEFDFBEEF ),
    .INIT_0C ( 256'h0BEFE6BBDCFCF0CFFFFFFFDD37ACEFBDFBEFAFFFFFDFBD7DF77F55F7D2FEFEF5 ),
    .INIT_0D ( 256'hEC342EED30D2EC12FFFFEFBEF3FF8EAFBDFEFBD5EFBECFFEBCBF3CF8EAAAABF4 ),
    .INIT_0E ( 256'h0CCEDFB132C3FB007CEADC2FF57B04CD3F37CC1FC7CEC70CCDF1DCC3BCC1F1FC ),
    .INIT_0F ( 256'hBDEC8C77BD8FC7B23C7D2FECC36CEAAB7FFB4FFCFF555EC7F3BCF3E6FCC7BC7C ),
    .INIT_10 ( 256'hF2BCAFCBF5CF40B3FDDCBC0EDE7FB2BDAFD55EF0718CBEFB38F71EEC8472233C ),
    .INIT_11 ( 256'h573B5575CEB7D7BDBCF4EAAF03FDFF0F0F6F8FCC3DBC7F5EFE3F30F64FCF3EDE ),
    .INIT_12 ( 256'hB39C25B39CEF3CC4FFBE6EF7003FBC822EF71BC72FBCED57FD573BFF73ADD55F ),
    .INIT_13 ( 256'hB4AF779AF123ACEF5CEADCAFFE571BDBC6F9B394B394B394B394B391B394B394 ),
    .INIT_14 ( 256'h2E8E62BFFEFBEF2BDC7FBFC7BF34FF4ED555D73AFFFFFF5EF3A4D7BCEBF4D7B3 ),
    .INIT_15 ( 256'h7E7E7EF9F1A7DBCAF66D22F6EAF3AAFF1E92FBC8BBEF66E4E68AFFBBFBDFE7DA ),
    .INIT_16 ( 256'hCEAA77BF7FFDFF5573AAA6569EF9DFFFFF555C5DDB37C5B7737C6AFBC75FDA7E ),
    .INIT_17 ( 256'hEFBEFE7FC555555555E3FFF73AAA73FFF4CFB555EF33AA9FD77FF7FFDFF7FD55 ),
    .INIT_18 ( 256'hF7BB6DFB0DE7EEEEED2F43BD3F3772DD1F73FAEA2CFC8C74FBF23041EFEF4EFF ),
    .INIT_19 ( 256'hF37BC30FF33C3FCC0F6F6E7F6EF4EAAAAAAAA3449EFCC3FE7CCF3CFDBDAFF9F2 ),
    .INIT_1A ( 256'hAA23F8EB3EEF8EB23B3FA93BAC4EFB12EEC69B3A7BA7EEDEFB672BEDFFFBDEF6 ),
    .INIT_1B ( 256'hB18FFA982BEEAABEEB6A69E5AA476AA4699A40000000000022E08FAAA3EAA83A ),
    .INIT_1C ( 256'hFD87F8BA2FFBEBE2AACBE6B5F8B612AC4AD52A54A0A46FF69FE2BFBBEBAEE863 ),
    .INIT_1D ( 256'hAAEAAAAA10ABEAEBCE3CAFE8BE27EA8EFEEAFEEAA8BE3AAAAAAC3C2F9AAA36DB ),
    .INIT_1E ( 256'h000000000000000AA2BCBB2FFEFEAA8AEE8BAB3EABABAEBAEEEEAABAABBAA3EE ),
    .INIT_1F ( 256'hAA8FAAB2EA2826EAFA4BAA6DAA8BF987FBEAAC00000000000000000000000000 ),
    .INIT_20 ( 256'h000000001555800010005000501580200500FCFAAFCC0002AE0C000000AAE83B ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'hE4E4E4E5B1B1B1B31B1B1B1A4E4E4E4F1B1B1B1A4E4E4E4CE4E4E4E5B1B1B1B0 ),
    .INIT_24 ( 256'h4E4E4E4F1B1B1B19B1B1B1B0E4E4E4E5B1B1B1B0E4E4E4E64E4E4E4F1B1B1B18 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000300000000000002 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem15 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem15_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem15_DIPA<3>_UNCONNECTED , \NLW_Mram_mem15_DIPA<2>_UNCONNECTED , \NLW_Mram_mem15_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPA<0>_UNCONNECTED }),
    .WEA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DOA({\NLW_Mram_mem15_DOA<31>_UNCONNECTED , \NLW_Mram_mem15_DOA<30>_UNCONNECTED , \NLW_Mram_mem15_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<28>_UNCONNECTED , \NLW_Mram_mem15_DOA<27>_UNCONNECTED , \NLW_Mram_mem15_DOA<26>_UNCONNECTED , \NLW_Mram_mem15_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<24>_UNCONNECTED , \NLW_Mram_mem15_DOA<23>_UNCONNECTED , \NLW_Mram_mem15_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<21>_UNCONNECTED , \NLW_Mram_mem15_DOA<20>_UNCONNECTED , \NLW_Mram_mem15_DOA<19>_UNCONNECTED , \NLW_Mram_mem15_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<17>_UNCONNECTED , \NLW_Mram_mem15_DOA<16>_UNCONNECTED , \NLW_Mram_mem15_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<14>_UNCONNECTED , \NLW_Mram_mem15_DOA<13>_UNCONNECTED , \NLW_Mram_mem15_DOA<12>_UNCONNECTED , \NLW_Mram_mem15_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<10>_UNCONNECTED , \NLW_Mram_mem15_DOA<9>_UNCONNECTED , \NLW_Mram_mem15_DOA<8>_UNCONNECTED , \NLW_Mram_mem15_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<6>_UNCONNECTED , \NLW_Mram_mem15_DOA<5>_UNCONNECTED , \NLW_Mram_mem15_DOA<4>_UNCONNECTED , \NLW_Mram_mem15_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[29], basesoc_rom_bus_dat_r[28]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem15_DIB<31>_UNCONNECTED , \NLW_Mram_mem15_DIB<30>_UNCONNECTED , \NLW_Mram_mem15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<28>_UNCONNECTED , \NLW_Mram_mem15_DIB<27>_UNCONNECTED , \NLW_Mram_mem15_DIB<26>_UNCONNECTED , \NLW_Mram_mem15_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<24>_UNCONNECTED , \NLW_Mram_mem15_DIB<23>_UNCONNECTED , \NLW_Mram_mem15_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<21>_UNCONNECTED , \NLW_Mram_mem15_DIB<20>_UNCONNECTED , \NLW_Mram_mem15_DIB<19>_UNCONNECTED , \NLW_Mram_mem15_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<17>_UNCONNECTED , \NLW_Mram_mem15_DIB<16>_UNCONNECTED , \NLW_Mram_mem15_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<14>_UNCONNECTED , \NLW_Mram_mem15_DIB<13>_UNCONNECTED , \NLW_Mram_mem15_DIB<12>_UNCONNECTED , \NLW_Mram_mem15_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<10>_UNCONNECTED , \NLW_Mram_mem15_DIB<9>_UNCONNECTED , \NLW_Mram_mem15_DIB<8>_UNCONNECTED , \NLW_Mram_mem15_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<6>_UNCONNECTED , \NLW_Mram_mem15_DIB<5>_UNCONNECTED , \NLW_Mram_mem15_DIB<4>_UNCONNECTED , \NLW_Mram_mem15_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<2>_UNCONNECTED , \NLW_Mram_mem15_DIB<1>_UNCONNECTED , \NLW_Mram_mem15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem15_DOB<31>_UNCONNECTED , \NLW_Mram_mem15_DOB<30>_UNCONNECTED , \NLW_Mram_mem15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<28>_UNCONNECTED , \NLW_Mram_mem15_DOB<27>_UNCONNECTED , \NLW_Mram_mem15_DOB<26>_UNCONNECTED , \NLW_Mram_mem15_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<24>_UNCONNECTED , \NLW_Mram_mem15_DOB<23>_UNCONNECTED , \NLW_Mram_mem15_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<21>_UNCONNECTED , \NLW_Mram_mem15_DOB<20>_UNCONNECTED , \NLW_Mram_mem15_DOB<19>_UNCONNECTED , \NLW_Mram_mem15_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<17>_UNCONNECTED , \NLW_Mram_mem15_DOB<16>_UNCONNECTED , \NLW_Mram_mem15_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<14>_UNCONNECTED , \NLW_Mram_mem15_DOB<13>_UNCONNECTED , \NLW_Mram_mem15_DOB<12>_UNCONNECTED , \NLW_Mram_mem15_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<10>_UNCONNECTED , \NLW_Mram_mem15_DOB<9>_UNCONNECTED , \NLW_Mram_mem15_DOB<8>_UNCONNECTED , \NLW_Mram_mem15_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<6>_UNCONNECTED , \NLW_Mram_mem15_DOB<5>_UNCONNECTED , \NLW_Mram_mem15_DOB<4>_UNCONNECTED , \NLW_Mram_mem15_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<2>_UNCONNECTED , \NLW_Mram_mem15_DOB<1>_UNCONNECTED , \NLW_Mram_mem15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem15_WEB<3>_UNCONNECTED , \NLW_Mram_mem15_WEB<2>_UNCONNECTED , \NLW_Mram_mem15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem15_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem15_DIA<31>_UNCONNECTED , \NLW_Mram_mem15_DIA<30>_UNCONNECTED , \NLW_Mram_mem15_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<28>_UNCONNECTED , \NLW_Mram_mem15_DIA<27>_UNCONNECTED , \NLW_Mram_mem15_DIA<26>_UNCONNECTED , \NLW_Mram_mem15_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<24>_UNCONNECTED , \NLW_Mram_mem15_DIA<23>_UNCONNECTED , \NLW_Mram_mem15_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<21>_UNCONNECTED , \NLW_Mram_mem15_DIA<20>_UNCONNECTED , \NLW_Mram_mem15_DIA<19>_UNCONNECTED , \NLW_Mram_mem15_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<17>_UNCONNECTED , \NLW_Mram_mem15_DIA<16>_UNCONNECTED , \NLW_Mram_mem15_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<14>_UNCONNECTED , \NLW_Mram_mem15_DIA<13>_UNCONNECTED , \NLW_Mram_mem15_DIA<12>_UNCONNECTED , \NLW_Mram_mem15_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<10>_UNCONNECTED , \NLW_Mram_mem15_DIA<9>_UNCONNECTED , \NLW_Mram_mem15_DIA<8>_UNCONNECTED , \NLW_Mram_mem15_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<6>_UNCONNECTED , \NLW_Mram_mem15_DIA<5>_UNCONNECTED , \NLW_Mram_mem15_DIA<4>_UNCONNECTED , \NLW_Mram_mem15_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h9A93506A5001AAAAAA8AAAAAAA419AAA5554552A5554555455545554555450A2 ),
    .INIT_01 ( 256'h946AAACAA46AAAB9AAA9AE9AA4AAA666A8A80A92A51AAA999AAB291AAA6A46AA ),
    .INIT_02 ( 256'h6A9AAAAAAAAB5A06A6AAAA5A5AAAAC5A94AB2AAAAAAAA4A999AA804A4A964CAA ),
    .INIT_03 ( 256'h6AAAB6AAB56AA6ADAAAA929AAA809AA8A4A51AAB24A6A82AA686AAAAAAAAAA2A ),
    .INIT_04 ( 256'hAA65AA6AAAAAAAAAAA46AB46A66A9D527696B6769AAA755AAA96AE5AAA6A6A75 ),
    .INIT_05 ( 256'hAAAAAAAAAAA846AAAAAAA9181AA9AB9AA91AAAAABAA6A99AAA69AAAA9A69AA66 ),
    .INIT_06 ( 256'hAAAAAAAAAAAAA9AA9AAAA5AAAAAAAA6A9AA6A9AAAAAAAAAAAAEAAAAAAAAAAAAA ),
    .INIT_07 ( 256'h9AAA9AA4A4A9640A584AA4AA568A69EAA99819A2674AAAAA1149551095196AAA ),
    .INIT_08 ( 256'hA69A7AA865D292A954292A5B2AA64AB129A69EAA1A286867B68116BBA45A9E2A ),
    .INIT_09 ( 256'h2B129A7AA869572A954CAA5CAA992B129A69EAA26574A4AA5532AA5B2AA64AC4 ),
    .INIT_0A ( 256'hAAAAAAAAAAAAAAAAAAAAAAAAAAEAA2EAA2EAA26EAA2EAA269EAA2AAACAA5CA96 ),
    .INIT_0B ( 256'hAAAA495AA06AAAAAA629AA8BAA8A7AA8A7AA8AA69EAA27AA8BAA8BAA8A7AA8AA ),
    .INIT_0C ( 256'h4244892AB598D246248895771E59862BBAEBA5AAAA6AAAAAA99AAAAAB2AAAAAA ),
    .INIT_0D ( 256'h851C448714704530AAAAAA2AA6AA86AAA86AAAAA46A856A6041994586AAAA99D ),
    .INIT_0E ( 256'h6444761314916142E46A4506AA912C83451D89314D885C844763724215039314 ),
    .INIT_0F ( 256'h174504DD1B054D1414D72A8941C46AAAE6A126A9AAAAA44C51045550144D04E4 ),
    .INIT_10 ( 256'h541505911354162E477516D4745514AB8AAAA45293049AA21A9D244509544116 ),
    .INIT_11 ( 256'hA91AAA9A4696A91010506AA5E96759A6A406257A901011345895EA4038455474 ),
    .INIT_12 ( 256'h93241E93246A56C656A88F790296A8000AA92A89AAA86AAA9AA91AAA91A5AAA9 ),
    .INIT_13 ( 256'hB9AAE92AA661A9AAA46AA9AAA8A92AAA8AA29328932893289328932293289328 ),
    .INIT_14 ( 256'h4686C49AAAAAAA4AA4C5AA8DAA105506AAAA691AA8665AA461ACA918699CA911 ),
    .INIT_15 ( 256'hAAAAAAA2A3806A92AE0466A062A3AAAA36205A99AAAA08686C9AAAAAAAA6886A ),
    .INIT_16 ( 256'h46AAAA299A9A6AAA91AAACAC287A665A5AAAA4BEA11A8B1AB1A8EAAA8226A2AA ),
    .INIT_17 ( 256'hAAAAA52A6AAAAAAAAA496A921AAAD96AA25A2AAA4911AAAAA9DA9A99AA529AAA ),
    .INIT_18 ( 256'h7511A752B66D48888B441184595552673995A58527A5049C5A94155265441455 ),
    .INIT_19 ( 256'h411269A65E9695A6A406E8AAE4406AAAAAAAA81CA69769921666D6502B0A9B52 ),
    .INIT_1A ( 256'h51D14A449214814195149891972445C0409CB152D12D44A46009A2AAA699B440 ),
    .INIT_1B ( 256'h00091380C0280B0280FFC20F30ABF80A833080000000000030AB704C1C131785 ),
    .INIT_1C ( 256'hFECBFEDFFFC073FAC33FCA02FC6BE10384A2108A4308BFFBEFF3D95142010802 ),
    .INIT_1D ( 256'h0C140DDCECB0672466009CC25239DD60521C12407CD29313DC4213B4BC4FBAAF ),
    .INIT_1E ( 256'h0000000000000005C1C04411130901CF467130010CB00644410000D010603014 ),
    .INIT_1F ( 256'h05484EC70614350C43640F30E18FF2FBFE04D500000000000000000000000000 ),
    .INIT_20 ( 256'h00000000000000000000000005402AAA84E4904E490400039358000000CC9B8E ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h792F86D386D0792ED3852C792C7AD3852C7AD386D3852C7B86D0792C792F86D0 ),
    .INIT_24 ( 256'h86D0792C792F86D12C7AD386D3852C7AD3852C792C7AD384792F86D386D0792C ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000F00000000000003 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem14 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem14_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem14_DIPA<3>_UNCONNECTED , \NLW_Mram_mem14_DIPA<2>_UNCONNECTED , \NLW_Mram_mem14_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPA<0>_UNCONNECTED }),
    .WEA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DOA({\NLW_Mram_mem14_DOA<31>_UNCONNECTED , \NLW_Mram_mem14_DOA<30>_UNCONNECTED , \NLW_Mram_mem14_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<28>_UNCONNECTED , \NLW_Mram_mem14_DOA<27>_UNCONNECTED , \NLW_Mram_mem14_DOA<26>_UNCONNECTED , \NLW_Mram_mem14_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<24>_UNCONNECTED , \NLW_Mram_mem14_DOA<23>_UNCONNECTED , \NLW_Mram_mem14_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<21>_UNCONNECTED , \NLW_Mram_mem14_DOA<20>_UNCONNECTED , \NLW_Mram_mem14_DOA<19>_UNCONNECTED , \NLW_Mram_mem14_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<17>_UNCONNECTED , \NLW_Mram_mem14_DOA<16>_UNCONNECTED , \NLW_Mram_mem14_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<14>_UNCONNECTED , \NLW_Mram_mem14_DOA<13>_UNCONNECTED , \NLW_Mram_mem14_DOA<12>_UNCONNECTED , \NLW_Mram_mem14_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<10>_UNCONNECTED , \NLW_Mram_mem14_DOA<9>_UNCONNECTED , \NLW_Mram_mem14_DOA<8>_UNCONNECTED , \NLW_Mram_mem14_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<6>_UNCONNECTED , \NLW_Mram_mem14_DOA<5>_UNCONNECTED , \NLW_Mram_mem14_DOA<4>_UNCONNECTED , \NLW_Mram_mem14_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[27], basesoc_rom_bus_dat_r[26]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem14_DIB<31>_UNCONNECTED , \NLW_Mram_mem14_DIB<30>_UNCONNECTED , \NLW_Mram_mem14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<28>_UNCONNECTED , \NLW_Mram_mem14_DIB<27>_UNCONNECTED , \NLW_Mram_mem14_DIB<26>_UNCONNECTED , \NLW_Mram_mem14_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<24>_UNCONNECTED , \NLW_Mram_mem14_DIB<23>_UNCONNECTED , \NLW_Mram_mem14_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<21>_UNCONNECTED , \NLW_Mram_mem14_DIB<20>_UNCONNECTED , \NLW_Mram_mem14_DIB<19>_UNCONNECTED , \NLW_Mram_mem14_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<17>_UNCONNECTED , \NLW_Mram_mem14_DIB<16>_UNCONNECTED , \NLW_Mram_mem14_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<14>_UNCONNECTED , \NLW_Mram_mem14_DIB<13>_UNCONNECTED , \NLW_Mram_mem14_DIB<12>_UNCONNECTED , \NLW_Mram_mem14_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<10>_UNCONNECTED , \NLW_Mram_mem14_DIB<9>_UNCONNECTED , \NLW_Mram_mem14_DIB<8>_UNCONNECTED , \NLW_Mram_mem14_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<6>_UNCONNECTED , \NLW_Mram_mem14_DIB<5>_UNCONNECTED , \NLW_Mram_mem14_DIB<4>_UNCONNECTED , \NLW_Mram_mem14_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<2>_UNCONNECTED , \NLW_Mram_mem14_DIB<1>_UNCONNECTED , \NLW_Mram_mem14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem14_DOB<31>_UNCONNECTED , \NLW_Mram_mem14_DOB<30>_UNCONNECTED , \NLW_Mram_mem14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<28>_UNCONNECTED , \NLW_Mram_mem14_DOB<27>_UNCONNECTED , \NLW_Mram_mem14_DOB<26>_UNCONNECTED , \NLW_Mram_mem14_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<24>_UNCONNECTED , \NLW_Mram_mem14_DOB<23>_UNCONNECTED , \NLW_Mram_mem14_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<21>_UNCONNECTED , \NLW_Mram_mem14_DOB<20>_UNCONNECTED , \NLW_Mram_mem14_DOB<19>_UNCONNECTED , \NLW_Mram_mem14_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<17>_UNCONNECTED , \NLW_Mram_mem14_DOB<16>_UNCONNECTED , \NLW_Mram_mem14_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<14>_UNCONNECTED , \NLW_Mram_mem14_DOB<13>_UNCONNECTED , \NLW_Mram_mem14_DOB<12>_UNCONNECTED , \NLW_Mram_mem14_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<10>_UNCONNECTED , \NLW_Mram_mem14_DOB<9>_UNCONNECTED , \NLW_Mram_mem14_DOB<8>_UNCONNECTED , \NLW_Mram_mem14_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<6>_UNCONNECTED , \NLW_Mram_mem14_DOB<5>_UNCONNECTED , \NLW_Mram_mem14_DOB<4>_UNCONNECTED , \NLW_Mram_mem14_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<2>_UNCONNECTED , \NLW_Mram_mem14_DOB<1>_UNCONNECTED , \NLW_Mram_mem14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem14_WEB<3>_UNCONNECTED , \NLW_Mram_mem14_WEB<2>_UNCONNECTED , \NLW_Mram_mem14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem14_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem14_DIA<31>_UNCONNECTED , \NLW_Mram_mem14_DIA<30>_UNCONNECTED , \NLW_Mram_mem14_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<28>_UNCONNECTED , \NLW_Mram_mem14_DIA<27>_UNCONNECTED , \NLW_Mram_mem14_DIA<26>_UNCONNECTED , \NLW_Mram_mem14_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<24>_UNCONNECTED , \NLW_Mram_mem14_DIA<23>_UNCONNECTED , \NLW_Mram_mem14_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<21>_UNCONNECTED , \NLW_Mram_mem14_DIA<20>_UNCONNECTED , \NLW_Mram_mem14_DIA<19>_UNCONNECTED , \NLW_Mram_mem14_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<17>_UNCONNECTED , \NLW_Mram_mem14_DIA<16>_UNCONNECTED , \NLW_Mram_mem14_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<14>_UNCONNECTED , \NLW_Mram_mem14_DIA<13>_UNCONNECTED , \NLW_Mram_mem14_DIA<12>_UNCONNECTED , \NLW_Mram_mem14_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<10>_UNCONNECTED , \NLW_Mram_mem14_DIA<9>_UNCONNECTED , \NLW_Mram_mem14_DIA<8>_UNCONNECTED , \NLW_Mram_mem14_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<6>_UNCONNECTED , \NLW_Mram_mem14_DIA<5>_UNCONNECTED , \NLW_Mram_mem14_DIA<4>_UNCONNECTED , \NLW_Mram_mem14_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00FC0FF3C00FFFFFFFFFFFFFFFCC000C00000003000000000000000000000000 ),
    .INIT_01 ( 256'h0FFF0003FFFFC0115401040FFF103000010070030CFF00C000003FFC0003FF00 ),
    .INIT_02 ( 256'h0000000401022372B16A88040488840F30003FFFFFFFFFDC000015300C31100C ),
    .INIT_03 ( 256'h0000000001000000000FFC000000000300C3FC003F01503AF17FFFFFFFFF00C0 ),
    .INIT_04 ( 256'h1530011444403FFFFFF0017FF000000000000000010041000000000000010041 ),
    .INIT_05 ( 256'h00000000000003FFFFFFFFC4FFD51400FFFFFFFFCFD254C657185595C6145422 ),
    .INIT_06 ( 256'h0000000000000000100004300000000000000000000000004040000000000000 ),
    .INIT_07 ( 256'h4000080000C311D0313000C1C013CF000FF1430C54300100D0F3004D00C00000 ),
    .INIT_08 ( 256'h3CF3C103000C0304C1C230C40302F0048F3CF040E2CB8B9A58B020A5188389C0 ),
    .INIT_09 ( 256'hC044F3C1034B10307018F1C00C0BC048F3CF040C018300C1306030C4030E3012 ),
    .INIT_0A ( 256'h00000000000000000000000000040C040C040C0040C040CC3040C0010C130C31 ),
    .INIT_0B ( 256'hFFFFCC0400000000FCC0103C103FC103FC103D3CF040F0103C103C103FC10300 ),
    .INIT_0C ( 256'h3C35340015374C71CF330028200034000410504444140000000000000400000F ),
    .INIT_0D ( 256'h30C00330030330C0C00440C404013FF10040003FF0031743C1C0130FFFFFFC00 ),
    .INIT_0E ( 256'h000000CC00000C0C03FF00170FFCC030000000C000030000300C0000C00C0C00 ),
    .INIT_0F ( 256'h0000000000000000000000300C03FFFD355054D0C0FFFF3000C000030030C303 ),
    .INIT_10 ( 256'h00C00141441550053001000000400000443FFF000C00000FFCC03F0030044000 ),
    .INIT_11 ( 256'hFFFCFFFFFFD43FC0C073FFF0000141110035C40000D514431710010340150F03 ),
    .INIT_12 ( 256'h0000C00000000001000300000C00033CC00FC0300003F3FC33FFFC00FFF53FF3 ),
    .INIT_13 ( 256'hC0000FC0001FF000FFFF440010FFC000300C0404000100040000040100040004 ),
    .INIT_14 ( 256'h003F0001000000003F00003000C3003FFFFFFFFF700FC0FF7FF13FDFFCC13FCF ),
    .INIT_15 ( 256'h0000000C0C00000000000000000C0000C0000000000030000000000000003044 ),
    .INIT_16 ( 256'hFFFF774C44CD04FFFFFFF0501005130404FFFF00000030000003000030000000 ),
    .INIT_17 ( 256'h800000400FFFFFFFFFF57545FFFF457541000FFFFD1FFFC0D44DC50CC00003FF ),
    .INIT_18 ( 256'hC00DD00D17103777740501D10400033000C00000303C08C00CF0200330054000 ),
    .INIT_19 ( 256'h011C50054000050100057DD35703FFFFFFFFF560F30405155414040015495400 ),
    .INIT_1A ( 256'h6951264389C24C31B27250830DE0F3733700440D001133331D715D3F51545303 ),
    .INIT_1B ( 256'h3F0A5F701204172040FFC30F30ECF00EC330E8000000000024975E40579005A1 ),
    .INIT_1C ( 256'h57FD56D7954D115996954D43542D7000C0BF00EE000FD55EF551C143000107C0 ),
    .INIT_1D ( 256'h05C00451C0370B8B110B1A3E892D1EA849C9C93C14099015584219A258552DF5 ),
    .INIT_1E ( 256'h01000000000000029D6C330FFFF50143008437390E60017502C00DC0271010C0 ),
    .INIT_1F ( 256'h35B0C5A6C987338C31242FFC926553CD540CF500000000000000000000000000 ),
    .INIT_20 ( 256'h2AAA9555400000000AAA0555000000000FFF00FFF0011403CF3800000094548C ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'hE71A4DB1B24F18E718E5B24E4DB0E71A4DB0E71B18E5B24DB24F18E4E71A4DB0 ),
    .INIT_24 ( 256'hB24F18E4E71A4DB24DB0E71B18E5B24F18E5B24E4DB0E718E71A4DB1B24F18E4 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000010000000000000055555555555555 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem13 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem13_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem13_DIPA<3>_UNCONNECTED , \NLW_Mram_mem13_DIPA<2>_UNCONNECTED , \NLW_Mram_mem13_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPA<0>_UNCONNECTED }),
    .WEA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DOA({\NLW_Mram_mem13_DOA<31>_UNCONNECTED , \NLW_Mram_mem13_DOA<30>_UNCONNECTED , \NLW_Mram_mem13_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<28>_UNCONNECTED , \NLW_Mram_mem13_DOA<27>_UNCONNECTED , \NLW_Mram_mem13_DOA<26>_UNCONNECTED , \NLW_Mram_mem13_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<24>_UNCONNECTED , \NLW_Mram_mem13_DOA<23>_UNCONNECTED , \NLW_Mram_mem13_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<21>_UNCONNECTED , \NLW_Mram_mem13_DOA<20>_UNCONNECTED , \NLW_Mram_mem13_DOA<19>_UNCONNECTED , \NLW_Mram_mem13_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<17>_UNCONNECTED , \NLW_Mram_mem13_DOA<16>_UNCONNECTED , \NLW_Mram_mem13_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<14>_UNCONNECTED , \NLW_Mram_mem13_DOA<13>_UNCONNECTED , \NLW_Mram_mem13_DOA<12>_UNCONNECTED , \NLW_Mram_mem13_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<10>_UNCONNECTED , \NLW_Mram_mem13_DOA<9>_UNCONNECTED , \NLW_Mram_mem13_DOA<8>_UNCONNECTED , \NLW_Mram_mem13_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<6>_UNCONNECTED , \NLW_Mram_mem13_DOA<5>_UNCONNECTED , \NLW_Mram_mem13_DOA<4>_UNCONNECTED , \NLW_Mram_mem13_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[25], basesoc_rom_bus_dat_r[24]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem13_DIB<31>_UNCONNECTED , \NLW_Mram_mem13_DIB<30>_UNCONNECTED , \NLW_Mram_mem13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<28>_UNCONNECTED , \NLW_Mram_mem13_DIB<27>_UNCONNECTED , \NLW_Mram_mem13_DIB<26>_UNCONNECTED , \NLW_Mram_mem13_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<24>_UNCONNECTED , \NLW_Mram_mem13_DIB<23>_UNCONNECTED , \NLW_Mram_mem13_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<21>_UNCONNECTED , \NLW_Mram_mem13_DIB<20>_UNCONNECTED , \NLW_Mram_mem13_DIB<19>_UNCONNECTED , \NLW_Mram_mem13_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<17>_UNCONNECTED , \NLW_Mram_mem13_DIB<16>_UNCONNECTED , \NLW_Mram_mem13_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<14>_UNCONNECTED , \NLW_Mram_mem13_DIB<13>_UNCONNECTED , \NLW_Mram_mem13_DIB<12>_UNCONNECTED , \NLW_Mram_mem13_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<10>_UNCONNECTED , \NLW_Mram_mem13_DIB<9>_UNCONNECTED , \NLW_Mram_mem13_DIB<8>_UNCONNECTED , \NLW_Mram_mem13_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<6>_UNCONNECTED , \NLW_Mram_mem13_DIB<5>_UNCONNECTED , \NLW_Mram_mem13_DIB<4>_UNCONNECTED , \NLW_Mram_mem13_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<2>_UNCONNECTED , \NLW_Mram_mem13_DIB<1>_UNCONNECTED , \NLW_Mram_mem13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem13_DOB<31>_UNCONNECTED , \NLW_Mram_mem13_DOB<30>_UNCONNECTED , \NLW_Mram_mem13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<28>_UNCONNECTED , \NLW_Mram_mem13_DOB<27>_UNCONNECTED , \NLW_Mram_mem13_DOB<26>_UNCONNECTED , \NLW_Mram_mem13_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<24>_UNCONNECTED , \NLW_Mram_mem13_DOB<23>_UNCONNECTED , \NLW_Mram_mem13_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<21>_UNCONNECTED , \NLW_Mram_mem13_DOB<20>_UNCONNECTED , \NLW_Mram_mem13_DOB<19>_UNCONNECTED , \NLW_Mram_mem13_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<17>_UNCONNECTED , \NLW_Mram_mem13_DOB<16>_UNCONNECTED , \NLW_Mram_mem13_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<14>_UNCONNECTED , \NLW_Mram_mem13_DOB<13>_UNCONNECTED , \NLW_Mram_mem13_DOB<12>_UNCONNECTED , \NLW_Mram_mem13_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<10>_UNCONNECTED , \NLW_Mram_mem13_DOB<9>_UNCONNECTED , \NLW_Mram_mem13_DOB<8>_UNCONNECTED , \NLW_Mram_mem13_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<6>_UNCONNECTED , \NLW_Mram_mem13_DOB<5>_UNCONNECTED , \NLW_Mram_mem13_DOB<4>_UNCONNECTED , \NLW_Mram_mem13_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<2>_UNCONNECTED , \NLW_Mram_mem13_DOB<1>_UNCONNECTED , \NLW_Mram_mem13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem13_WEB<3>_UNCONNECTED , \NLW_Mram_mem13_WEB<2>_UNCONNECTED , \NLW_Mram_mem13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem13_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem13_DIA<31>_UNCONNECTED , \NLW_Mram_mem13_DIA<30>_UNCONNECTED , \NLW_Mram_mem13_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<28>_UNCONNECTED , \NLW_Mram_mem13_DIA<27>_UNCONNECTED , \NLW_Mram_mem13_DIA<26>_UNCONNECTED , \NLW_Mram_mem13_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<24>_UNCONNECTED , \NLW_Mram_mem13_DIA<23>_UNCONNECTED , \NLW_Mram_mem13_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<21>_UNCONNECTED , \NLW_Mram_mem13_DIA<20>_UNCONNECTED , \NLW_Mram_mem13_DIA<19>_UNCONNECTED , \NLW_Mram_mem13_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<17>_UNCONNECTED , \NLW_Mram_mem13_DIA<16>_UNCONNECTED , \NLW_Mram_mem13_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<14>_UNCONNECTED , \NLW_Mram_mem13_DIA<13>_UNCONNECTED , \NLW_Mram_mem13_DIA<12>_UNCONNECTED , \NLW_Mram_mem13_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<10>_UNCONNECTED , \NLW_Mram_mem13_DIA<9>_UNCONNECTED , \NLW_Mram_mem13_DIA<8>_UNCONNECTED , \NLW_Mram_mem13_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<6>_UNCONNECTED , \NLW_Mram_mem13_DIA<5>_UNCONNECTED , \NLW_Mram_mem13_DIA<4>_UNCONNECTED , \NLW_Mram_mem13_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00A80AA2801EAAAAAAAAAAAAAA8C040800000002000000000000000000000300 ),
    .INIT_01 ( 256'h0AAA1446AAAA85119801040AAB1530000150750208AA14C000012AA85002AA14 ),
    .INIT_02 ( 256'h140505094251165033E9000C0C88480A20512AAAAAAAABEC0000153408222048 ),
    .INIT_03 ( 256'h8440004401844000110AAC000A0044534582A8512B2A9220E3EAAAAAAAAA14D0 ),
    .INIT_04 ( 256'h2B300228C8C52AAAAAB0516AA022051552000142022896042200051088012841 ),
    .INIT_05 ( 256'h81414281414002AAAAAAAAC4AAA62400AAAAAAAA8FF0ACCCAF30AF2BCC28FC00 ),
    .INIT_06 ( 256'h2500220141428005114284314140A0140A0140A05050A0505445A44142814142 ),
    .INIT_07 ( 256'h49900940808211D52231408281238E028EA19A8C74314188D1A2009A00801425 ),
    .INIT_08 ( 256'h38E38103664E020481D220881201BA084E38E054D3C34399A44120DA34808DD4 ),
    .INIT_09 ( 256'hD048E38103862020A028A1804806E044E38E054C665340812062208812093421 ),
    .INIT_0A ( 256'h14281414281414281414281414040C068C054C0040C068D82068C50208120822 ),
    .INIT_0B ( 256'hAAAA8C0400014104AAE0153C103F81A3F8153D38E040F01A3C153C103F81A314 ),
    .INIT_0C ( 256'h2C3B3405162A99E28A220015450034100820F088CC145161844400050401414A ),
    .INIT_0D ( 256'h318813725A233191C04454CA88012AA15150052AB0531742E2C0664AAAAAA800 ),
    .INIT_0E ( 256'hF84810CBAC690D9942AA011B4AAD952AA96EA19A5953B2C4E20A8658E69A0A55 ),
    .INIT_0F ( 256'h0802AE04080E20057A01223A0812AAA939E0B4D0D4AAAB2A89E35E17A264EA82 ),
    .INIT_10 ( 256'h23C8C03C023012F021A3C8430302C300302AAB58695A414FA8CC2BABE5633F89 ),
    .INIT_11 ( 256'hAAA8AAAAAA946AD5D726AAA0AC000040B030E22AC0C100230388AE0394244BA3 ),
    .INIT_12 ( 256'hB6AA92A6A028629800A3D19629485228814A95241402A2A926AAA845AAA52AA6 ),
    .INIT_13 ( 256'h85540AC1401AA000AAAA591420AA851A254DB2A2B6A47952795A7158B6A2B6A2 ),
    .INIT_14 ( 256'h83AA50C0314514502A415120108A006AEAAAAAAA744B81AB7AA12ADEA8C12ACA ),
    .INIT_15 ( 256'h1111114D4B829F2A8A30EFC191494550A0114A228214341C90794C5000003622 ),
    .INIT_16 ( 256'hAAAABB4C88CE08AAAAAAA054504D130C04AAAA61560526254052544520001111 ),
    .INIT_17 ( 256'h400000E40AAAAAAAAAB6BE8DAAAA46BE97050AAABE3AAA80D48EC50CC00142AA ),
    .INIT_18 ( 256'h145EA10F2A603FFFFC0551914C4446256894106A6339588408E5600660054000 ),
    .INIT_19 ( 256'h6A9D60A540040982A545EFADAB56AAAAAAAAA550A2982556692509401BC2E805 ),
    .INIT_1A ( 256'h554114450511451001415515504554133F108C0E402233633D766C2ED2E8E357 ),
    .INIT_1B ( 256'h1040054454151541515541401044140440504000000000000555514554515511 ),
    .INIT_1C ( 256'h0054005540151001155005550045510444151014510140014001451554114411 ),
    .INIT_1D ( 256'h0511054544551554110111544515554545114550544515155000151145550510 ),
    .INIT_1E ( 256'h0000000000000001554451144551514511405515455541155415051414441155 ),
    .INIT_1F ( 256'h1555554455451455554554511550015401554500000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000140014000000005550055500500005440000000115504 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'hABFD54000157FEABFEA801555402ABFD5402ABFFFEA801540157FEAAABFD5400 ),
    .INIT_24 ( 256'h0157FEAAABFD54015402ABFFFEA80157FEA801555402ABFEABFD54000157FEAA ),
    .INIT_25 ( 256'h0000000000000000000000000000000000020000000000000100000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem12 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem12_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem12_DIPA<3>_UNCONNECTED , \NLW_Mram_mem12_DIPA<2>_UNCONNECTED , \NLW_Mram_mem12_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPA<0>_UNCONNECTED }),
    .WEA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DOA({\NLW_Mram_mem12_DOA<31>_UNCONNECTED , \NLW_Mram_mem12_DOA<30>_UNCONNECTED , \NLW_Mram_mem12_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<28>_UNCONNECTED , \NLW_Mram_mem12_DOA<27>_UNCONNECTED , \NLW_Mram_mem12_DOA<26>_UNCONNECTED , \NLW_Mram_mem12_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<24>_UNCONNECTED , \NLW_Mram_mem12_DOA<23>_UNCONNECTED , \NLW_Mram_mem12_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<21>_UNCONNECTED , \NLW_Mram_mem12_DOA<20>_UNCONNECTED , \NLW_Mram_mem12_DOA<19>_UNCONNECTED , \NLW_Mram_mem12_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<17>_UNCONNECTED , \NLW_Mram_mem12_DOA<16>_UNCONNECTED , \NLW_Mram_mem12_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<14>_UNCONNECTED , \NLW_Mram_mem12_DOA<13>_UNCONNECTED , \NLW_Mram_mem12_DOA<12>_UNCONNECTED , \NLW_Mram_mem12_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<10>_UNCONNECTED , \NLW_Mram_mem12_DOA<9>_UNCONNECTED , \NLW_Mram_mem12_DOA<8>_UNCONNECTED , \NLW_Mram_mem12_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<6>_UNCONNECTED , \NLW_Mram_mem12_DOA<5>_UNCONNECTED , \NLW_Mram_mem12_DOA<4>_UNCONNECTED , \NLW_Mram_mem12_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[23], basesoc_rom_bus_dat_r[22]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem12_DIB<31>_UNCONNECTED , \NLW_Mram_mem12_DIB<30>_UNCONNECTED , \NLW_Mram_mem12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<28>_UNCONNECTED , \NLW_Mram_mem12_DIB<27>_UNCONNECTED , \NLW_Mram_mem12_DIB<26>_UNCONNECTED , \NLW_Mram_mem12_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<24>_UNCONNECTED , \NLW_Mram_mem12_DIB<23>_UNCONNECTED , \NLW_Mram_mem12_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<21>_UNCONNECTED , \NLW_Mram_mem12_DIB<20>_UNCONNECTED , \NLW_Mram_mem12_DIB<19>_UNCONNECTED , \NLW_Mram_mem12_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<17>_UNCONNECTED , \NLW_Mram_mem12_DIB<16>_UNCONNECTED , \NLW_Mram_mem12_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<14>_UNCONNECTED , \NLW_Mram_mem12_DIB<13>_UNCONNECTED , \NLW_Mram_mem12_DIB<12>_UNCONNECTED , \NLW_Mram_mem12_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<10>_UNCONNECTED , \NLW_Mram_mem12_DIB<9>_UNCONNECTED , \NLW_Mram_mem12_DIB<8>_UNCONNECTED , \NLW_Mram_mem12_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<6>_UNCONNECTED , \NLW_Mram_mem12_DIB<5>_UNCONNECTED , \NLW_Mram_mem12_DIB<4>_UNCONNECTED , \NLW_Mram_mem12_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<2>_UNCONNECTED , \NLW_Mram_mem12_DIB<1>_UNCONNECTED , \NLW_Mram_mem12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem12_DOB<31>_UNCONNECTED , \NLW_Mram_mem12_DOB<30>_UNCONNECTED , \NLW_Mram_mem12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<28>_UNCONNECTED , \NLW_Mram_mem12_DOB<27>_UNCONNECTED , \NLW_Mram_mem12_DOB<26>_UNCONNECTED , \NLW_Mram_mem12_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<24>_UNCONNECTED , \NLW_Mram_mem12_DOB<23>_UNCONNECTED , \NLW_Mram_mem12_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<21>_UNCONNECTED , \NLW_Mram_mem12_DOB<20>_UNCONNECTED , \NLW_Mram_mem12_DOB<19>_UNCONNECTED , \NLW_Mram_mem12_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<17>_UNCONNECTED , \NLW_Mram_mem12_DOB<16>_UNCONNECTED , \NLW_Mram_mem12_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<14>_UNCONNECTED , \NLW_Mram_mem12_DOB<13>_UNCONNECTED , \NLW_Mram_mem12_DOB<12>_UNCONNECTED , \NLW_Mram_mem12_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<10>_UNCONNECTED , \NLW_Mram_mem12_DOB<9>_UNCONNECTED , \NLW_Mram_mem12_DOB<8>_UNCONNECTED , \NLW_Mram_mem12_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<6>_UNCONNECTED , \NLW_Mram_mem12_DOB<5>_UNCONNECTED , \NLW_Mram_mem12_DOB<4>_UNCONNECTED , \NLW_Mram_mem12_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<2>_UNCONNECTED , \NLW_Mram_mem12_DOB<1>_UNCONNECTED , \NLW_Mram_mem12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem12_WEB<3>_UNCONNECTED , \NLW_Mram_mem12_WEB<2>_UNCONNECTED , \NLW_Mram_mem12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem12_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem12_DIA<31>_UNCONNECTED , \NLW_Mram_mem12_DIA<30>_UNCONNECTED , \NLW_Mram_mem12_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<28>_UNCONNECTED , \NLW_Mram_mem12_DIA<27>_UNCONNECTED , \NLW_Mram_mem12_DIA<26>_UNCONNECTED , \NLW_Mram_mem12_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<24>_UNCONNECTED , \NLW_Mram_mem12_DIA<23>_UNCONNECTED , \NLW_Mram_mem12_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<21>_UNCONNECTED , \NLW_Mram_mem12_DIA<20>_UNCONNECTED , \NLW_Mram_mem12_DIA<19>_UNCONNECTED , \NLW_Mram_mem12_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<17>_UNCONNECTED , \NLW_Mram_mem12_DIA<16>_UNCONNECTED , \NLW_Mram_mem12_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<14>_UNCONNECTED , \NLW_Mram_mem12_DIA<13>_UNCONNECTED , \NLW_Mram_mem12_DIA<12>_UNCONNECTED , \NLW_Mram_mem12_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<10>_UNCONNECTED , \NLW_Mram_mem12_DIA<9>_UNCONNECTED , \NLW_Mram_mem12_DIA<8>_UNCONNECTED , \NLW_Mram_mem12_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<6>_UNCONNECTED , \NLW_Mram_mem12_DIA<5>_UNCONNECTED , \NLW_Mram_mem12_DIA<4>_UNCONNECTED , \NLW_Mram_mem12_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h885A8A516A81540000205000004EA88500000001000000000000000000000280 ),
    .INIT_01 ( 256'h0241002106404022A0A28804072A3222A2A2BA28809100C88AA0919402216500 ),
    .INIT_02 ( 256'h280A000282A010B27366D55850D5DA4000009555554007CC88AA2A30A2008A02 ),
    .INIT_03 ( 256'h20802A082A20800A82041E8A802A8803000094009788EC88C3655555500128C0 ),
    .INIT_04 ( 256'h4D71A02008001554007002A4100820AA82002820000000A220000088080200AA ),
    .INIT_05 ( 256'h0280000280002155555001EA90480A0A419554004FE120C92325224DC9482815 ),
    .INIT_06 ( 256'h880088028000020A200008B28000002800028000A00000A0A880088000028000 ),
    .INIT_07 ( 256'h972010000A202AE082328A20080B2C880C02A00C8BF00220EA00FA82151000DC ),
    .INIT_08 ( 256'hB2CB22A3898C388832E0C80280823022ACB2C8A8F2CBC32B1C28B4B12ED002C0 ),
    .INIT_09 ( 256'hC2A2CB22A30803880303020A0208C2AACB2C8A8E88A30E220C8C0802A082308A ),
    .INIT_0A ( 256'h000028000028000028000028008A8C880C8A8E08A8C880E00880CA80A220A200 ),
    .INIT_0B ( 256'h54004C08020002A844C22A3E2A3F2203F22A3EB2C8A8F2203E2A3E2A3F220328 ),
    .INIT_0C ( 256'hCC383F002A0880000000053C10A23802A2AA2508086840820888AA802A800005 ),
    .INIT_0D ( 256'hBA82AB3AAA0B3AA8C008A8C00222A412A2A2001070032B80C8C080025540040B ),
    .INIT_0E ( 256'hA22822E800222E2AAA4128A3241C88A08002AAA00AABA8A2222A2A02C208A8A0 ),
    .INIT_0F ( 256'h022AA8880AA808AAA082AA32A88A4006B2202AEAC240072228EA20238A28C22A ),
    .INIT_10 ( 256'h2ACA802800000A8A028088A222808AA2AA0007028808880F94E097A820A00222 ),
    .INIT_11 ( 256'h11940001646811EAEA0A400880AA88A20AB0E2282AC280030388A0AB2A8A8383 ),
    .INIT_12 ( 256'h8AA0A8280A80080822A32AA88A02A2AA80058A2288A2500000059402591A0000 ),
    .INIT_13 ( 256'h402885E80AA91228464180800A41AA20228E8AA88AAA82A88AA88AA28AA88AA8 ),
    .INIT_14 ( 256'hAA240A08028A288A0628202A808200A5C0000591B2230847B91A91EE44CA91C9 ),
    .INIT_15 ( 256'h8080800C0808200008A20280A808288082282008AA0032828AA080A88A223A80 ),
    .INIT_16 ( 256'h64013B8C88CC204019001AA22A2223000840060888802082280222002AA20880 ),
    .INIT_17 ( 256'h38E38282815555540078B08A900188B0A828A4007E890068E80ECA0CE80A0900 ),
    .INIT_18 ( 256'hA8AE2A0C0828333333CA2A22808880020008AA8000B00A2A02CAABA0000AA055 ),
    .INIT_19 ( 256'h0A2E882A8A808220210A0C22AB12555555001EAA08202AAAA008002E20082E02 ),
    .INIT_1A ( 256'hAFB2B8BA2E3B8EA32A8BAB3AAA0EAA833B8BA08F082A330B0EB2EC8CA0280313 ),
    .INIT_1B ( 256'hBA0FEEA0E3FCAB3FCAD569BA9A4696A46A5A40000000000001A8E3AAB8EAAE2A ),
    .INIT_1C ( 256'hFFA7F8EAAFEB87E2BAEBF6A9F82510AB42950AC400AD6FFE3FE3AFAAB6AEAA83 ),
    .INIT_1D ( 256'hAEBBAFAB68BA2BA8E23DEABCEE3AFBCAEE3BEE6FE8EE27FBE0CF2E2B89EFA7DB ),
    .INIT_1E ( 256'h0000000000000002AB88A2288BBABB8AAA8ABA3BEEBAAA3EAACEAFAEBAEAA2EB ),
    .INIT_1F ( 256'hBE9FEAFCAE8A38EEAA8AAE3BAFABFDA7FBEFEF00000000000000000000000000 ),
    .INIT_20 ( 256'h000000001555400010001000101540280540FCFEAFCA0000903C000000BAEA3E ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'hFD56A80002A957FD57FC02AAA803FD56A803FD5557FC02A802A957FFFD56A800 ),
    .INIT_24 ( 256'h02A957FFFD56A802A803FD5557FC02A957FC02AAA803FD57FD56A80002A957FF ),
    .INIT_25 ( 256'h0000000000000000000000000000000000010000000000000C00000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem11 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem11_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem11_DIPA<3>_UNCONNECTED , \NLW_Mram_mem11_DIPA<2>_UNCONNECTED , \NLW_Mram_mem11_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPA<0>_UNCONNECTED }),
    .WEA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DOA({\NLW_Mram_mem11_DOA<31>_UNCONNECTED , \NLW_Mram_mem11_DOA<30>_UNCONNECTED , \NLW_Mram_mem11_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<28>_UNCONNECTED , \NLW_Mram_mem11_DOA<27>_UNCONNECTED , \NLW_Mram_mem11_DOA<26>_UNCONNECTED , \NLW_Mram_mem11_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<24>_UNCONNECTED , \NLW_Mram_mem11_DOA<23>_UNCONNECTED , \NLW_Mram_mem11_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<21>_UNCONNECTED , \NLW_Mram_mem11_DOA<20>_UNCONNECTED , \NLW_Mram_mem11_DOA<19>_UNCONNECTED , \NLW_Mram_mem11_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<17>_UNCONNECTED , \NLW_Mram_mem11_DOA<16>_UNCONNECTED , \NLW_Mram_mem11_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<14>_UNCONNECTED , \NLW_Mram_mem11_DOA<13>_UNCONNECTED , \NLW_Mram_mem11_DOA<12>_UNCONNECTED , \NLW_Mram_mem11_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<10>_UNCONNECTED , \NLW_Mram_mem11_DOA<9>_UNCONNECTED , \NLW_Mram_mem11_DOA<8>_UNCONNECTED , \NLW_Mram_mem11_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<6>_UNCONNECTED , \NLW_Mram_mem11_DOA<5>_UNCONNECTED , \NLW_Mram_mem11_DOA<4>_UNCONNECTED , \NLW_Mram_mem11_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[21], basesoc_rom_bus_dat_r[20]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem11_DIB<31>_UNCONNECTED , \NLW_Mram_mem11_DIB<30>_UNCONNECTED , \NLW_Mram_mem11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<28>_UNCONNECTED , \NLW_Mram_mem11_DIB<27>_UNCONNECTED , \NLW_Mram_mem11_DIB<26>_UNCONNECTED , \NLW_Mram_mem11_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<24>_UNCONNECTED , \NLW_Mram_mem11_DIB<23>_UNCONNECTED , \NLW_Mram_mem11_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<21>_UNCONNECTED , \NLW_Mram_mem11_DIB<20>_UNCONNECTED , \NLW_Mram_mem11_DIB<19>_UNCONNECTED , \NLW_Mram_mem11_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<17>_UNCONNECTED , \NLW_Mram_mem11_DIB<16>_UNCONNECTED , \NLW_Mram_mem11_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<14>_UNCONNECTED , \NLW_Mram_mem11_DIB<13>_UNCONNECTED , \NLW_Mram_mem11_DIB<12>_UNCONNECTED , \NLW_Mram_mem11_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<10>_UNCONNECTED , \NLW_Mram_mem11_DIB<9>_UNCONNECTED , \NLW_Mram_mem11_DIB<8>_UNCONNECTED , \NLW_Mram_mem11_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<6>_UNCONNECTED , \NLW_Mram_mem11_DIB<5>_UNCONNECTED , \NLW_Mram_mem11_DIB<4>_UNCONNECTED , \NLW_Mram_mem11_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<2>_UNCONNECTED , \NLW_Mram_mem11_DIB<1>_UNCONNECTED , \NLW_Mram_mem11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem11_DOB<31>_UNCONNECTED , \NLW_Mram_mem11_DOB<30>_UNCONNECTED , \NLW_Mram_mem11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<28>_UNCONNECTED , \NLW_Mram_mem11_DOB<27>_UNCONNECTED , \NLW_Mram_mem11_DOB<26>_UNCONNECTED , \NLW_Mram_mem11_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<24>_UNCONNECTED , \NLW_Mram_mem11_DOB<23>_UNCONNECTED , \NLW_Mram_mem11_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<21>_UNCONNECTED , \NLW_Mram_mem11_DOB<20>_UNCONNECTED , \NLW_Mram_mem11_DOB<19>_UNCONNECTED , \NLW_Mram_mem11_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<17>_UNCONNECTED , \NLW_Mram_mem11_DOB<16>_UNCONNECTED , \NLW_Mram_mem11_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<14>_UNCONNECTED , \NLW_Mram_mem11_DOB<13>_UNCONNECTED , \NLW_Mram_mem11_DOB<12>_UNCONNECTED , \NLW_Mram_mem11_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<10>_UNCONNECTED , \NLW_Mram_mem11_DOB<9>_UNCONNECTED , \NLW_Mram_mem11_DOB<8>_UNCONNECTED , \NLW_Mram_mem11_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<6>_UNCONNECTED , \NLW_Mram_mem11_DOB<5>_UNCONNECTED , \NLW_Mram_mem11_DOB<4>_UNCONNECTED , \NLW_Mram_mem11_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<2>_UNCONNECTED , \NLW_Mram_mem11_DOB<1>_UNCONNECTED , \NLW_Mram_mem11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem11_WEB<3>_UNCONNECTED , \NLW_Mram_mem11_WEB<2>_UNCONNECTED , \NLW_Mram_mem11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem11_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem11_DIA<31>_UNCONNECTED , \NLW_Mram_mem11_DIA<30>_UNCONNECTED , \NLW_Mram_mem11_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<28>_UNCONNECTED , \NLW_Mram_mem11_DIA<27>_UNCONNECTED , \NLW_Mram_mem11_DIA<26>_UNCONNECTED , \NLW_Mram_mem11_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<24>_UNCONNECTED , \NLW_Mram_mem11_DIA<23>_UNCONNECTED , \NLW_Mram_mem11_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<21>_UNCONNECTED , \NLW_Mram_mem11_DIA<20>_UNCONNECTED , \NLW_Mram_mem11_DIA<19>_UNCONNECTED , \NLW_Mram_mem11_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<17>_UNCONNECTED , \NLW_Mram_mem11_DIA<16>_UNCONNECTED , \NLW_Mram_mem11_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<14>_UNCONNECTED , \NLW_Mram_mem11_DIA<13>_UNCONNECTED , \NLW_Mram_mem11_DIA<12>_UNCONNECTED , \NLW_Mram_mem11_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<10>_UNCONNECTED , \NLW_Mram_mem11_DIA<9>_UNCONNECTED , \NLW_Mram_mem11_DIA<8>_UNCONNECTED , \NLW_Mram_mem11_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<6>_UNCONNECTED , \NLW_Mram_mem11_DIA<5>_UNCONNECTED , \NLW_Mram_mem11_DIA<4>_UNCONNECTED , \NLW_Mram_mem11_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00F000F3C003FEA55000FA9540CC000F00000003000000000000000000000000 ),
    .INIT_01 ( 256'h00FB0003ECFEC0320FC0082FEF00300000003000003B00C000003B3C0003CF00 ),
    .INIT_02 ( 256'h00000000000004A6B280009F9F55033000003A95403FEFCC000828F000000000 ),
    .INIT_03 ( 256'h1000000002100800000FBC000140000300003C003F069914D14EA5500FFB00C0 ),
    .INIT_04 ( 256'h0131000F0FF03403FEF000CFB00144004540004140050355154C004455000502 ),
    .INIT_05 ( 256'h50000050000003A5500FFBCC3EC00C00FB3403FECFE000C803200201C800AF80 ),
    .INIT_06 ( 256'h1010F11000005000000050300000140001400014000014000002110000500000 ),
    .INIT_07 ( 256'h26441008500000C08030000000030C005C00E05C81300005E2005F0015038003 ),
    .INIT_08 ( 256'h30C30003304D500010C04000000031400C30C000C0C303FD00000010000038C0 ),
    .INIT_09 ( 256'hC000C30003C02D00018100000000D400C30C000D115304000405400000003000 ),
    .INIT_0A ( 256'h00050000050000050000050000000C005C000C0000C005C00005C00000000000 ),
    .INIT_0B ( 256'h03FECC0000000000ECD4003C003F0017F0003C30C000F0017C003C003F001700 ),
    .INIT_0C ( 256'h0C3C300038030FCC0C00308000003800000000FFFF0A0055550000000200000C ),
    .INIT_0D ( 256'h3101033044073000C00000C05000CFB00002003EF0033B02C0E03000C03FEC00 ),
    .INIT_0E ( 256'h555414C054040C1000FB32230FBC0000144110010013405540404004D0500041 ),
    .INIT_0F ( 256'h0540505500010000044411705000FFEC3C02F0C0C0FFEF4155D555435545C400 ),
    .INIT_10 ( 256'h90E40406000A00048040E408CC8A008088BFEF000000410F3CC57F5444522554 ),
    .INIT_11 ( 256'h7B3C9517CEC03BC4C5A0FFE5014590808134D5400CE00003D3550033533E6343 ),
    .INIT_12 ( 256'h91450051411505554057010510404000000F00000000F254110F3C00F3B02541 ),
    .INIT_13 ( 256'hC0000FC00003B020ECFB000003FB0001400E1961914A04248418482091419141 ),
    .INIT_14 ( 256'h010E0022960410002C1040000000000FE5500F3B300300EFB3B03BECECC03BC3 ),
    .INIT_15 ( 256'h0000000C00444545555411501000000001000144014030000001054400003A49 ),
    .INIT_16 ( 256'hCFFB3F0CFFCC0FFFB3FFB0C03003333FFAFFEC00011000100100000000000000 ),
    .INIT_17 ( 256'h20810C0003A95403FEFFF0383FFB3FF00CC00FFEFF33FEC0C0FCC28CC03003FE ),
    .INIT_18 ( 256'h000F104FCC333FFFFD48C0031C000001000010444430000040C0060004C8C065 ),
    .INIT_19 ( 256'h14CC0C0C0005C43001CC0F00331CEA5500FFB0C0002B8300DFC0C00700C02010 ),
    .INIT_1A ( 256'h44430CF50380C1100020D000104034133300000C000237037CF30C2E0423C31F ),
    .INIT_1B ( 256'h800287C04C10B6410BFFF2FBF08B3F0880F08000000000002C8E185546154131 ),
    .INIT_1C ( 256'hFCFBFC77FFF50BF31E9FFBE6FC88220C88222038C300BFF10FF001E246596C02 ),
    .INIT_1D ( 256'h040000C1085D0D7E9128F10003115544038143FF004339C540083910E610092F ),
    .INIT_1E ( 256'h000000000000000BFC4451044553004300C01D0D055B4101B004001410000015 ),
    .INIT_1F ( 256'h590A716293EC184190CF3000C0FFFE6BFE804600000000000000000000000000 ),
    .INIT_20 ( 256'h00000000000000000000000005402AAA89399093990400024E94000000C15F27 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'hD12C7B8784792ED12ED384787B86D12D2ED384787B86D12ED12C7B8784792ED0 ),
    .INIT_24 ( 256'h7B86D12D2ED3847B84792ED2D12C7B8784792ED2D12C7B847B86D12D2ED3847A ),
    .INIT_25 ( 256'h0000000000000000000000000000000000020000000000000F00000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem10 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem10_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem10_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem10_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem10_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem10_DIPA<3>_UNCONNECTED , \NLW_Mram_mem10_DIPA<2>_UNCONNECTED , \NLW_Mram_mem10_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPA<0>_UNCONNECTED }),
    .WEA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DOA({\NLW_Mram_mem10_DOA<31>_UNCONNECTED , \NLW_Mram_mem10_DOA<30>_UNCONNECTED , \NLW_Mram_mem10_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<28>_UNCONNECTED , \NLW_Mram_mem10_DOA<27>_UNCONNECTED , \NLW_Mram_mem10_DOA<26>_UNCONNECTED , \NLW_Mram_mem10_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<24>_UNCONNECTED , \NLW_Mram_mem10_DOA<23>_UNCONNECTED , \NLW_Mram_mem10_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<21>_UNCONNECTED , \NLW_Mram_mem10_DOA<20>_UNCONNECTED , \NLW_Mram_mem10_DOA<19>_UNCONNECTED , \NLW_Mram_mem10_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<17>_UNCONNECTED , \NLW_Mram_mem10_DOA<16>_UNCONNECTED , \NLW_Mram_mem10_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<14>_UNCONNECTED , \NLW_Mram_mem10_DOA<13>_UNCONNECTED , \NLW_Mram_mem10_DOA<12>_UNCONNECTED , \NLW_Mram_mem10_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<10>_UNCONNECTED , \NLW_Mram_mem10_DOA<9>_UNCONNECTED , \NLW_Mram_mem10_DOA<8>_UNCONNECTED , \NLW_Mram_mem10_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<6>_UNCONNECTED , \NLW_Mram_mem10_DOA<5>_UNCONNECTED , \NLW_Mram_mem10_DOA<4>_UNCONNECTED , \NLW_Mram_mem10_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[19], basesoc_rom_bus_dat_r[18]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem10_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem10_DIB<31>_UNCONNECTED , \NLW_Mram_mem10_DIB<30>_UNCONNECTED , \NLW_Mram_mem10_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<28>_UNCONNECTED , \NLW_Mram_mem10_DIB<27>_UNCONNECTED , \NLW_Mram_mem10_DIB<26>_UNCONNECTED , \NLW_Mram_mem10_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<24>_UNCONNECTED , \NLW_Mram_mem10_DIB<23>_UNCONNECTED , \NLW_Mram_mem10_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<21>_UNCONNECTED , \NLW_Mram_mem10_DIB<20>_UNCONNECTED , \NLW_Mram_mem10_DIB<19>_UNCONNECTED , \NLW_Mram_mem10_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<17>_UNCONNECTED , \NLW_Mram_mem10_DIB<16>_UNCONNECTED , \NLW_Mram_mem10_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<14>_UNCONNECTED , \NLW_Mram_mem10_DIB<13>_UNCONNECTED , \NLW_Mram_mem10_DIB<12>_UNCONNECTED , \NLW_Mram_mem10_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<10>_UNCONNECTED , \NLW_Mram_mem10_DIB<9>_UNCONNECTED , \NLW_Mram_mem10_DIB<8>_UNCONNECTED , \NLW_Mram_mem10_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<6>_UNCONNECTED , \NLW_Mram_mem10_DIB<5>_UNCONNECTED , \NLW_Mram_mem10_DIB<4>_UNCONNECTED , \NLW_Mram_mem10_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<2>_UNCONNECTED , \NLW_Mram_mem10_DIB<1>_UNCONNECTED , \NLW_Mram_mem10_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem10_DOPA<3>_UNCONNECTED , \NLW_Mram_mem10_DOPA<2>_UNCONNECTED , \NLW_Mram_mem10_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem10_DIPB<3>_UNCONNECTED , \NLW_Mram_mem10_DIPB<2>_UNCONNECTED , \NLW_Mram_mem10_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem10_DOPB<3>_UNCONNECTED , \NLW_Mram_mem10_DOPB<2>_UNCONNECTED , \NLW_Mram_mem10_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem10_DOB<31>_UNCONNECTED , \NLW_Mram_mem10_DOB<30>_UNCONNECTED , \NLW_Mram_mem10_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<28>_UNCONNECTED , \NLW_Mram_mem10_DOB<27>_UNCONNECTED , \NLW_Mram_mem10_DOB<26>_UNCONNECTED , \NLW_Mram_mem10_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<24>_UNCONNECTED , \NLW_Mram_mem10_DOB<23>_UNCONNECTED , \NLW_Mram_mem10_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<21>_UNCONNECTED , \NLW_Mram_mem10_DOB<20>_UNCONNECTED , \NLW_Mram_mem10_DOB<19>_UNCONNECTED , \NLW_Mram_mem10_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<17>_UNCONNECTED , \NLW_Mram_mem10_DOB<16>_UNCONNECTED , \NLW_Mram_mem10_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<14>_UNCONNECTED , \NLW_Mram_mem10_DOB<13>_UNCONNECTED , \NLW_Mram_mem10_DOB<12>_UNCONNECTED , \NLW_Mram_mem10_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<10>_UNCONNECTED , \NLW_Mram_mem10_DOB<9>_UNCONNECTED , \NLW_Mram_mem10_DOB<8>_UNCONNECTED , \NLW_Mram_mem10_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<6>_UNCONNECTED , \NLW_Mram_mem10_DOB<5>_UNCONNECTED , \NLW_Mram_mem10_DOB<4>_UNCONNECTED , \NLW_Mram_mem10_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<2>_UNCONNECTED , \NLW_Mram_mem10_DOB<1>_UNCONNECTED , \NLW_Mram_mem10_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem10_WEB<3>_UNCONNECTED , \NLW_Mram_mem10_WEB<2>_UNCONNECTED , \NLW_Mram_mem10_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem10_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem10_DIA<31>_UNCONNECTED , \NLW_Mram_mem10_DIA<30>_UNCONNECTED , \NLW_Mram_mem10_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<28>_UNCONNECTED , \NLW_Mram_mem10_DIA<27>_UNCONNECTED , \NLW_Mram_mem10_DIA<26>_UNCONNECTED , \NLW_Mram_mem10_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<24>_UNCONNECTED , \NLW_Mram_mem10_DIA<23>_UNCONNECTED , \NLW_Mram_mem10_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<21>_UNCONNECTED , \NLW_Mram_mem10_DIA<20>_UNCONNECTED , \NLW_Mram_mem10_DIA<19>_UNCONNECTED , \NLW_Mram_mem10_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<17>_UNCONNECTED , \NLW_Mram_mem10_DIA<16>_UNCONNECTED , \NLW_Mram_mem10_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<14>_UNCONNECTED , \NLW_Mram_mem10_DIA<13>_UNCONNECTED , \NLW_Mram_mem10_DIA<12>_UNCONNECTED , \NLW_Mram_mem10_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<10>_UNCONNECTED , \NLW_Mram_mem10_DIA<9>_UNCONNECTED , \NLW_Mram_mem10_DIA<8>_UNCONNECTED , \NLW_Mram_mem10_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<6>_UNCONNECTED , \NLW_Mram_mem10_DIA<5>_UNCONNECTED , \NLW_Mram_mem10_DIA<4>_UNCONNECTED , \NLW_Mram_mem10_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hA54040110600E64E4E45E939390D3F5000000001000000000000000000000150 ),
    .INIT_01 ( 256'h380D1A213013468320555D753307F6A8967D77C50B0D1ADAA0149C046A95011A ),
    .INIT_02 ( 256'h9F27C681F07FE6F7F508507F2A50F1852C689D39393933CDAA2D7E3A142C11A4 ),
    .INIT_03 ( 256'hCAF427AF67CAFD09EBD4CEF35417AF2BA28E04689307CC51D7834E4E4E4D1FE8 ),
    .INIT_04 ( 256'h0CF4948005A6939393346800D4D0026F7164352C10D03898D4120D270560D027 ),
    .INIT_05 ( 256'h01F1A101F1A1554E4E4E4CD0034500244C0393935FF511DE037A038CDD45FFE8 ),
    .INIT_06 ( 256'h4E4E9441F1A10007C1A10531F1A2409F2409F2407C68407C1F4748F1A101F1A1 ),
    .INIT_07 ( 256'h1C3321AC0142C1C6D971F140B2934D020D50370CC0F1A040FBE190162430DA93 ),
    .INIT_08 ( 256'h34D34097CB3C050389FC10B0690CB4044D34D02FF0C3C3023C15BC230EF00CDA ),
    .INIT_09 ( 256'hE844D3409702F0502CD050B1A432C044D34D02FCC80FA140E24010B07D08FA11 ),
    .INIT_0A ( 256'h1A101F1A101F1A101F1A101F1A025C020C02FE9025C020FB1020C730140E142C ),
    .INIT_0B ( 256'h93930DB00541A10F70C00BFC097F4083F40BFC34D025F4083C0BFC097F40831F ),
    .INIT_0C ( 256'h1C753B06BD1565A4411134DDB3E03C289A699905AFDF2900005F00528751A1A7 ),
    .INIT_0D ( 256'h3410BB347043742ED1A01FC1041400D07EBF4693346B7F07F7F1479839393511 ),
    .INIT_0E ( 256'hA23040D084054F01880D47B704CE13031271200CB3134007474003B4C8533038 ),
    .INIT_0F ( 256'h115455553054DF53D574717211EC3934300344C0C079330E08F740078200E0CC ),
    .INIT_10 ( 256'h91E44F0C594283485454A709459951D4D4793356A0AA11AF05D5935480500951 ),
    .INIT_11 ( 256'h1C0439C103541CFEFF4839350F42617457B4C10056C59597D3A6017B00411757 ),
    .INIT_12 ( 256'h5D710B0C3490244CEC97FEF8E0187C4101A41BC75F9410E680E404A040D50E70 ),
    .INIT_13 ( 256'h50AF04C5A010D035700D009A004C27DC06FDD55D5D75F7D777D777DF5D7D5D7D ),
    .INIT_14 ( 256'h5543216029FFCF3970C63E89E9000001CE4DA40D304B6073F0D11CFC35D11CD0 ),
    .INIT_15 ( 256'h292929ADA28D628000A8A0F297A199EE2426A420495A35555157FA3759697B5D ),
    .INIT_16 ( 256'h024D3B5DA5DD4064C0E4D1418D9F4B5ACF793007FCC2804FDC286DA685295529 ),
    .INIT_17 ( 256'h35555C40ADD39393933AB02C0E4D3AB0098047933D509345C55CD7DDE58C1193 ),
    .INIT_18 ( 256'hFAFD66AE068CFBBBBB8FCE578AAAAE68F3F1D7572834AFABA4D3D0F5638DE80E ),
    .INIT_19 ( 256'h96EC9260A0A4260968C03EC01F8C34E4E4E4D8C1553CC835C004189300800682 ),
    .INIT_1A ( 256'h176228840AA28C0001E2862D500B740373017BADFA18B3172FFDAC0C000C978F ),
    .INIT_1B ( 256'h30824208240B0D44B130F347F0CF3F0CC0F0C00000000000275BDA1636859D30 ),
    .INIT_1C ( 256'h543D5457D5552D5001555E0754CE7306CC3B303C4100D552D553801D71704020 ),
    .INIT_1D ( 256'h0F220B46C4412042800AA168CA0D8BC58AA00A78FC4A2D33F0001532AFCA0C75 ),
    .INIT_1E ( 256'h000000000000000BEF404020030163452200813C8144000C34B70B1C3C8C31C7 ),
    .INIT_1F ( 256'h406004AA2AE114195DC0F8E29EB5579D54180000000000000000000000000000 ),
    .INIT_20 ( 256'h2AAA9555400000000AAA85554000000000005400054600027278000000B20B00 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h4F19B0E5B0E64F18E5B31A4F1A4CE5B24F19B0E5B0E64F18E5B31A4F1A4CE5B0 ),
    .INIT_24 ( 256'h4F19B0E5B0E64F18E5B31A4F1A4CE5B24F19B0E5B0E64F18E5B31A4F1A4CE5B2 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000A00000000000002 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem9 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem9_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem9_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem9_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem9_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem9_DIPA<3>_UNCONNECTED , \NLW_Mram_mem9_DIPA<2>_UNCONNECTED , \NLW_Mram_mem9_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPA<0>_UNCONNECTED }),
    .WEA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DOA({\NLW_Mram_mem9_DOA<31>_UNCONNECTED , \NLW_Mram_mem9_DOA<30>_UNCONNECTED , \NLW_Mram_mem9_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<28>_UNCONNECTED , \NLW_Mram_mem9_DOA<27>_UNCONNECTED , \NLW_Mram_mem9_DOA<26>_UNCONNECTED , \NLW_Mram_mem9_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<24>_UNCONNECTED , \NLW_Mram_mem9_DOA<23>_UNCONNECTED , \NLW_Mram_mem9_DOA<22>_UNCONNECTED , \NLW_Mram_mem9_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<20>_UNCONNECTED , \NLW_Mram_mem9_DOA<19>_UNCONNECTED , \NLW_Mram_mem9_DOA<18>_UNCONNECTED , \NLW_Mram_mem9_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<16>_UNCONNECTED , \NLW_Mram_mem9_DOA<15>_UNCONNECTED , \NLW_Mram_mem9_DOA<14>_UNCONNECTED , \NLW_Mram_mem9_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<12>_UNCONNECTED , \NLW_Mram_mem9_DOA<11>_UNCONNECTED , \NLW_Mram_mem9_DOA<10>_UNCONNECTED , \NLW_Mram_mem9_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<8>_UNCONNECTED , \NLW_Mram_mem9_DOA<7>_UNCONNECTED , \NLW_Mram_mem9_DOA<6>_UNCONNECTED , \NLW_Mram_mem9_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<4>_UNCONNECTED , \NLW_Mram_mem9_DOA<3>_UNCONNECTED , \NLW_Mram_mem9_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[17], 
basesoc_rom_bus_dat_r[16]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem9_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem9_DIB<31>_UNCONNECTED , \NLW_Mram_mem9_DIB<30>_UNCONNECTED , \NLW_Mram_mem9_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<28>_UNCONNECTED , \NLW_Mram_mem9_DIB<27>_UNCONNECTED , \NLW_Mram_mem9_DIB<26>_UNCONNECTED , \NLW_Mram_mem9_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<24>_UNCONNECTED , \NLW_Mram_mem9_DIB<23>_UNCONNECTED , \NLW_Mram_mem9_DIB<22>_UNCONNECTED , \NLW_Mram_mem9_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<20>_UNCONNECTED , \NLW_Mram_mem9_DIB<19>_UNCONNECTED , \NLW_Mram_mem9_DIB<18>_UNCONNECTED , \NLW_Mram_mem9_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<16>_UNCONNECTED , \NLW_Mram_mem9_DIB<15>_UNCONNECTED , \NLW_Mram_mem9_DIB<14>_UNCONNECTED , \NLW_Mram_mem9_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<12>_UNCONNECTED , \NLW_Mram_mem9_DIB<11>_UNCONNECTED , \NLW_Mram_mem9_DIB<10>_UNCONNECTED , \NLW_Mram_mem9_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<8>_UNCONNECTED , \NLW_Mram_mem9_DIB<7>_UNCONNECTED , \NLW_Mram_mem9_DIB<6>_UNCONNECTED , \NLW_Mram_mem9_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<4>_UNCONNECTED , \NLW_Mram_mem9_DIB<3>_UNCONNECTED , \NLW_Mram_mem9_DIB<2>_UNCONNECTED , \NLW_Mram_mem9_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem9_DOPA<3>_UNCONNECTED , \NLW_Mram_mem9_DOPA<2>_UNCONNECTED , \NLW_Mram_mem9_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem9_DIPB<3>_UNCONNECTED , \NLW_Mram_mem9_DIPB<2>_UNCONNECTED , \NLW_Mram_mem9_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem9_DOPB<3>_UNCONNECTED , \NLW_Mram_mem9_DOPB<2>_UNCONNECTED , \NLW_Mram_mem9_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem9_DOB<31>_UNCONNECTED , \NLW_Mram_mem9_DOB<30>_UNCONNECTED , \NLW_Mram_mem9_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<28>_UNCONNECTED , \NLW_Mram_mem9_DOB<27>_UNCONNECTED , \NLW_Mram_mem9_DOB<26>_UNCONNECTED , \NLW_Mram_mem9_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<24>_UNCONNECTED , \NLW_Mram_mem9_DOB<23>_UNCONNECTED , \NLW_Mram_mem9_DOB<22>_UNCONNECTED , \NLW_Mram_mem9_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<20>_UNCONNECTED , \NLW_Mram_mem9_DOB<19>_UNCONNECTED , \NLW_Mram_mem9_DOB<18>_UNCONNECTED , \NLW_Mram_mem9_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<16>_UNCONNECTED , \NLW_Mram_mem9_DOB<15>_UNCONNECTED , \NLW_Mram_mem9_DOB<14>_UNCONNECTED , \NLW_Mram_mem9_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<12>_UNCONNECTED , \NLW_Mram_mem9_DOB<11>_UNCONNECTED , \NLW_Mram_mem9_DOB<10>_UNCONNECTED , \NLW_Mram_mem9_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<8>_UNCONNECTED , \NLW_Mram_mem9_DOB<7>_UNCONNECTED , \NLW_Mram_mem9_DOB<6>_UNCONNECTED , \NLW_Mram_mem9_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<4>_UNCONNECTED , \NLW_Mram_mem9_DOB<3>_UNCONNECTED , \NLW_Mram_mem9_DOB<2>_UNCONNECTED , \NLW_Mram_mem9_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem9_WEB<3>_UNCONNECTED , \NLW_Mram_mem9_WEB<2>_UNCONNECTED , \NLW_Mram_mem9_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem9_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem9_DIA<31>_UNCONNECTED , \NLW_Mram_mem9_DIA<30>_UNCONNECTED , \NLW_Mram_mem9_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<28>_UNCONNECTED , \NLW_Mram_mem9_DIA<27>_UNCONNECTED , \NLW_Mram_mem9_DIA<26>_UNCONNECTED , \NLW_Mram_mem9_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<24>_UNCONNECTED , \NLW_Mram_mem9_DIA<23>_UNCONNECTED , \NLW_Mram_mem9_DIA<22>_UNCONNECTED , \NLW_Mram_mem9_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<20>_UNCONNECTED , \NLW_Mram_mem9_DIA<19>_UNCONNECTED , \NLW_Mram_mem9_DIA<18>_UNCONNECTED , \NLW_Mram_mem9_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<16>_UNCONNECTED , \NLW_Mram_mem9_DIA<15>_UNCONNECTED , \NLW_Mram_mem9_DIA<14>_UNCONNECTED , \NLW_Mram_mem9_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<12>_UNCONNECTED , \NLW_Mram_mem9_DIA<11>_UNCONNECTED , \NLW_Mram_mem9_DIA<10>_UNCONNECTED , \NLW_Mram_mem9_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<8>_UNCONNECTED , \NLW_Mram_mem9_DIA<7>_UNCONNECTED , \NLW_Mram_mem9_DIA<6>_UNCONNECTED , \NLW_Mram_mem9_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<4>_UNCONNECTED , \NLW_Mram_mem9_DIA<3>_UNCONNECTED , \NLW_Mram_mem9_DIA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0933C000C00000000000000000CC000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h000000040C000030090191000F0033302724F000400000CCC02403000024C000 ),
    .INIT_02 ( 256'h000000000003000030009909099990000000000000000FCCCC024FF001000C01 ),
    .INIT_03 ( 256'h045430457004A10C12903FC0924F0927000000000FD15C00C0000000000000C0 ),
    .INIT_04 ( 256'h403424090990000000F0034000000C0C01003001000030004C410F0131100030 ),
    .INIT_05 ( 256'h0000000000000000000003C000000001030000000FC000C003000000C0000902 ),
    .INIT_06 ( 256'h0000000000000000000000700002000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h00000800001000F04030002000071C040C03100CCF300000C000303000000000 ),
    .INIT_08 ( 256'h71CB00030C0C000000C00403008030001C72C000C0C30398B003000B000001C0 ),
    .INIT_09 ( 256'hC001C70003003304000C000C0200C001C72C000C0C0300000030040300803000 ),
    .INIT_0A ( 256'h00000000000000000000000000000C000C000C2000C000C00000C000C000C100 ),
    .INIT_0B ( 256'h0000CC00000040440CC3003C003F0003F0003C31C000FC003C003C003F000300 ),
    .INIT_0C ( 256'h0C30300100040001000000000000301000000088880810000008008200404040 ),
    .INIT_0D ( 256'h330003330C033000D10004C04000000010CC0100F0133300C0C000C000000000 ),
    .INIT_0E ( 256'hC00000C300000CC000003C03503C0003300C003C0C033C0000030000C00003C0 ),
    .INIT_0F ( 256'h000C0000000000300000013300000000FC0015C4D1000F0C00C003030000F000 ),
    .INIT_10 ( 256'h3CCC00000000000000C00C000003301005000FC00000004F00C00FCC00F00000 ),
    .INIT_11 ( 256'h03000000C03043C0C00000000000F000C030C70300C00033131C0C03C70443F3 ),
    .INIT_12 ( 256'h00000C00000403001C133000000010C30043010001100001C0030070300C0004 ),
    .INIT_13 ( 256'h000403C04CC000040C00000404030101004C000700000C070003000D00030003 ),
    .INIT_14 ( 256'h00000002204104020CF0220C15000000C00003003013000F300043CC00C043C0 ),
    .INIT_15 ( 256'h1010104C83000100800CC0400040005030000130010430000C30881041023000 ),
    .INIT_16 ( 256'hC000333C09CC190030000C0C00C0030909000C30030243300024C04100020020 ),
    .INIT_17 ( 256'h44104E1A4000000000F570010000057011051000FC000009C00CC24CC9014400 ),
    .INIT_18 ( 256'h0C3C030C700F333333000000000000000003000000300000C1C0000000000000 ),
    .INIT_19 ( 256'h000D400040040D00C0000C01030000000000000C005C010001040FC000000000 ),
    .INIT_1A ( 256'h155154551515411005454515554555533FB330CC0300334F0CF00D4C00000F03 ),
    .INIT_1B ( 256'h1540005450054440540510001001500010001400010004000154511554455514 ),
    .INIT_1C ( 256'h0150004500015401551001540041410004041050400500051000541554145550 ),
    .INIT_1D ( 256'h0155005514451444111111545514440555155511405515540005111545500140 ),
    .INIT_1E ( 256'h0000000000100011554451144445114451454514415541155515054405540111 ),
    .INIT_1F ( 256'h1450544415451455554555051550005000155500000000000000000000000000 ),
    .INIT_20 ( 256'h4000000000000000000140014000000005554055540541545055000500154510 ),
    .INIT_21 ( 256'hAAFF0055AAFF0055AAFF0055AAFF0055FFAA5500FFAA5500FFAA5500FFAA5500 ),
    .INIT_22 ( 256'h0055AAFF0055AAFF0055AAFF0055AAFF5500FFAA5500FFAA5500FFAA5500FFAA ),
    .INIT_23 ( 256'h42BFE81542BFE81542BFE81542BFE81417EABD4017EABD4017EABD4017EABD41 ),
    .INIT_24 ( 256'hE81542BFE81542BFE81542BFE81542BEBD4017EABD4017EABD4017EABD4017E9 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000020000000000015100000000000003 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem8 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem8_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem8_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem8_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem8_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem8_DIPA<3>_UNCONNECTED , \NLW_Mram_mem8_DIPA<2>_UNCONNECTED , \NLW_Mram_mem8_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPA<0>_UNCONNECTED }),
    .WEA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DOA({\NLW_Mram_mem8_DOA<31>_UNCONNECTED , \NLW_Mram_mem8_DOA<30>_UNCONNECTED , \NLW_Mram_mem8_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<28>_UNCONNECTED , \NLW_Mram_mem8_DOA<27>_UNCONNECTED , \NLW_Mram_mem8_DOA<26>_UNCONNECTED , \NLW_Mram_mem8_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<24>_UNCONNECTED , \NLW_Mram_mem8_DOA<23>_UNCONNECTED , \NLW_Mram_mem8_DOA<22>_UNCONNECTED , \NLW_Mram_mem8_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<20>_UNCONNECTED , \NLW_Mram_mem8_DOA<19>_UNCONNECTED , \NLW_Mram_mem8_DOA<18>_UNCONNECTED , \NLW_Mram_mem8_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<16>_UNCONNECTED , \NLW_Mram_mem8_DOA<15>_UNCONNECTED , \NLW_Mram_mem8_DOA<14>_UNCONNECTED , \NLW_Mram_mem8_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<12>_UNCONNECTED , \NLW_Mram_mem8_DOA<11>_UNCONNECTED , \NLW_Mram_mem8_DOA<10>_UNCONNECTED , \NLW_Mram_mem8_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<8>_UNCONNECTED , \NLW_Mram_mem8_DOA<7>_UNCONNECTED , \NLW_Mram_mem8_DOA<6>_UNCONNECTED , \NLW_Mram_mem8_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<4>_UNCONNECTED , \NLW_Mram_mem8_DOA<3>_UNCONNECTED , \NLW_Mram_mem8_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[15], 
basesoc_rom_bus_dat_r[14]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem8_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem8_DIB<31>_UNCONNECTED , \NLW_Mram_mem8_DIB<30>_UNCONNECTED , \NLW_Mram_mem8_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<28>_UNCONNECTED , \NLW_Mram_mem8_DIB<27>_UNCONNECTED , \NLW_Mram_mem8_DIB<26>_UNCONNECTED , \NLW_Mram_mem8_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<24>_UNCONNECTED , \NLW_Mram_mem8_DIB<23>_UNCONNECTED , \NLW_Mram_mem8_DIB<22>_UNCONNECTED , \NLW_Mram_mem8_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<20>_UNCONNECTED , \NLW_Mram_mem8_DIB<19>_UNCONNECTED , \NLW_Mram_mem8_DIB<18>_UNCONNECTED , \NLW_Mram_mem8_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<16>_UNCONNECTED , \NLW_Mram_mem8_DIB<15>_UNCONNECTED , \NLW_Mram_mem8_DIB<14>_UNCONNECTED , \NLW_Mram_mem8_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<12>_UNCONNECTED , \NLW_Mram_mem8_DIB<11>_UNCONNECTED , \NLW_Mram_mem8_DIB<10>_UNCONNECTED , \NLW_Mram_mem8_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<8>_UNCONNECTED , \NLW_Mram_mem8_DIB<7>_UNCONNECTED , \NLW_Mram_mem8_DIB<6>_UNCONNECTED , \NLW_Mram_mem8_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<4>_UNCONNECTED , \NLW_Mram_mem8_DIB<3>_UNCONNECTED , \NLW_Mram_mem8_DIB<2>_UNCONNECTED , \NLW_Mram_mem8_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem8_DOPA<3>_UNCONNECTED , \NLW_Mram_mem8_DOPA<2>_UNCONNECTED , \NLW_Mram_mem8_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem8_DIPB<3>_UNCONNECTED , \NLW_Mram_mem8_DIPB<2>_UNCONNECTED , \NLW_Mram_mem8_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem8_DOPB<3>_UNCONNECTED , \NLW_Mram_mem8_DOPB<2>_UNCONNECTED , \NLW_Mram_mem8_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem8_DOB<31>_UNCONNECTED , \NLW_Mram_mem8_DOB<30>_UNCONNECTED , \NLW_Mram_mem8_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<28>_UNCONNECTED , \NLW_Mram_mem8_DOB<27>_UNCONNECTED , \NLW_Mram_mem8_DOB<26>_UNCONNECTED , \NLW_Mram_mem8_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<24>_UNCONNECTED , \NLW_Mram_mem8_DOB<23>_UNCONNECTED , \NLW_Mram_mem8_DOB<22>_UNCONNECTED , \NLW_Mram_mem8_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<20>_UNCONNECTED , \NLW_Mram_mem8_DOB<19>_UNCONNECTED , \NLW_Mram_mem8_DOB<18>_UNCONNECTED , \NLW_Mram_mem8_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<16>_UNCONNECTED , \NLW_Mram_mem8_DOB<15>_UNCONNECTED , \NLW_Mram_mem8_DOB<14>_UNCONNECTED , \NLW_Mram_mem8_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<12>_UNCONNECTED , \NLW_Mram_mem8_DOB<11>_UNCONNECTED , \NLW_Mram_mem8_DOB<10>_UNCONNECTED , \NLW_Mram_mem8_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<8>_UNCONNECTED , \NLW_Mram_mem8_DOB<7>_UNCONNECTED , \NLW_Mram_mem8_DOB<6>_UNCONNECTED , \NLW_Mram_mem8_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<4>_UNCONNECTED , \NLW_Mram_mem8_DOB<3>_UNCONNECTED , \NLW_Mram_mem8_DOB<2>_UNCONNECTED , \NLW_Mram_mem8_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem8_WEB<3>_UNCONNECTED , \NLW_Mram_mem8_WEB<2>_UNCONNECTED , \NLW_Mram_mem8_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem8_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem8_DIA<31>_UNCONNECTED , \NLW_Mram_mem8_DIA<30>_UNCONNECTED , \NLW_Mram_mem8_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<28>_UNCONNECTED , \NLW_Mram_mem8_DIA<27>_UNCONNECTED , \NLW_Mram_mem8_DIA<26>_UNCONNECTED , \NLW_Mram_mem8_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<24>_UNCONNECTED , \NLW_Mram_mem8_DIA<23>_UNCONNECTED , \NLW_Mram_mem8_DIA<22>_UNCONNECTED , \NLW_Mram_mem8_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<20>_UNCONNECTED , \NLW_Mram_mem8_DIA<19>_UNCONNECTED , \NLW_Mram_mem8_DIA<18>_UNCONNECTED , \NLW_Mram_mem8_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<16>_UNCONNECTED , \NLW_Mram_mem8_DIA<15>_UNCONNECTED , \NLW_Mram_mem8_DIA<14>_UNCONNECTED , \NLW_Mram_mem8_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<12>_UNCONNECTED , \NLW_Mram_mem8_DIA<11>_UNCONNECTED , \NLW_Mram_mem8_DIA<10>_UNCONNECTED , \NLW_Mram_mem8_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<8>_UNCONNECTED , \NLW_Mram_mem8_DIA<7>_UNCONNECTED , \NLW_Mram_mem8_DIA<6>_UNCONNECTED , \NLW_Mram_mem8_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<4>_UNCONNECTED , \NLW_Mram_mem8_DIA<3>_UNCONNECTED , \NLW_Mram_mem8_DIA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C000C01000000000000000CC000C00000000000000000000000000000000 ),
    .INIT_01 ( 256'h00000C080C000330003101000F1333300300F30040000CCCC00003003000C00C ),
    .INIT_02 ( 256'h0C030304C133000030000000000000000030000000000FCCCC000FFC02000CC1 ),
    .INIT_03 ( 256'h005030053000A00C02803FC0000F0003C00000300F529400C000000000000CF0 ),
    .INIT_04 ( 256'h003000000003000000F0334000870C0C48003048010C30003C800F00F2010C30 ),
    .INIT_05 ( 256'hC0C0C0C0C0C00000000003C000000001030000000FC000C003000000C0000000 ),
    .INIT_06 ( 256'hFF000F00C0C0C00300C0C070C0C0300C0300C030303030304C0430C0C0C0C0C0 ),
    .INIT_07 ( 256'h00F008C0C01000F34030C02003072C04CC0310CCCF30C11CC000303000000C00 ),
    .INIT_08 ( 256'h72C700330E0F004000F00803304033001CB1C00CC0C3039870030007000042CC ),
    .INIT_09 ( 256'hF001CB0033003304000C000CC100F002C71C00CC0E03C0100033080330403C00 ),
    .INIT_0A ( 256'h0C0C0C0C0C0C0C0C0C0C0C0C0C00CC00CC00CC000CC00CF0000CC340C100C200 ),
    .INIT_0B ( 256'h0000CC08000000500CF3033C033F0033F0033C71C00CFC033C033C033F00330C ),
    .INIT_0C ( 256'h0C30300000080003000000001100300000000022220200083002002080000000 ),
    .INIT_0D ( 256'h730007730C033000C08440C40121000100CC8000F0033300C0C008C000000000 ),
    .INIT_0E ( 256'hC00002C300821CC014003C03603C0043301C883C0C873C8000330102C00093C0 ),
    .INIT_0F ( 256'h000C0800080000301000083300040000FC501EC8F1000F0C22C8E3330880F024 ),
    .INIT_10 ( 256'h3CCC03000000021100C00D000003F00000000FD00004040F00C00FCC00F00300 ),
    .INIT_11 ( 256'h03000000C03043C0C0C0000008D0F402E03CE30B80C00033238C3F03DB0883F3 ),
    .INIT_12 ( 256'h20200D20204013020E033044004600C3000300000E000003C40300F6300C0004 ),
    .INIT_13 ( 256'h000003C00CC000000C00000004030000000D202320241C13101B101C20272027 ),
    .INIT_14 ( 256'h00000004440000004CF0088C00000000C00003003013060F300043CC00C043C0 ),
    .INIT_15 ( 256'h0000000C13008000103FC00C00000000300000301000B0000C30110000007080 ),
    .INIT_16 ( 256'hC000333C01CC110030000C0C00C0030101000C30030043300004C00000004004 ),
    .INIT_17 ( 256'h40000D25C000000000F6B443000006B473062000FC000001C00CC04CC102C800 ),
    .INIT_18 ( 256'h4C3C030CB00F333333000000000000000003508000F00400C2C0100000000000 ),
    .INIT_19 ( 256'h022E502941090D42E0090C06030000000000000C009C094002040FC00406C000 ),
    .INIT_1A ( 256'hEFB3A8EF0A2A8FF32FCE8E2BFE4AEF933F3330CC0700334F0CF04E4C42C00F03 ),
    .INIT_1B ( 256'hAC0FBAE0BBEA8ABEA8659B1E9ACDDAACDAAAC3FFFCFFF3FFC8A8E2AAB8AABE3A ),
    .INIT_1C ( 256'hFEAFFCAB8FE6E7F2ABA3FEEFFC2C30ADC2B30A8C23A9CFFAABF2BAAAB8EEAA02 ),
    .INIT_1D ( 256'hAAEAABAA8C8B28BCA2382FA8AA1BBA0EBA2AAA3BE0BA3AFA00CF3A3A8EE80EB3 ),
    .INIT_1E ( 256'hFCFFFFFFFF0FFFC3EB8CF33CCCCEBB8EAA87AB2AAAEAAA2EAE9EAAAEABAAA2BB ),
    .INIT_1F ( 256'hEE82AAACAA8A38AFEA8EAEA62AA3FFAFFCBBAAFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_20 ( 256'h0000000015554000100010001415400805403CFEABCA00008C20FFF0FF2BAA3A ),
    .INIT_21 ( 256'h1B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E4 ),
    .INIT_22 ( 256'h4E4E4E4E1B1B1B1BE4E4E4E4B1B1B1B14E4E4E4E1B1B1B1BE4E4E4E4B1B1B1B1 ),
    .INIT_23 ( 256'h4E4E4E4F1B1B1B18E4E4E4E5B1B1B1B24E4E4E4F1B1B1B18E4E4E4E5B1B1B1B0 ),
    .INIT_24 ( 256'h4E4E4E4F1B1B1B18E4E4E4E5B1B1B1B24E4E4E4F1B1B1B18E4E4E4E5B1B1B1B2 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000023FFFFFFFFFFC0100000000000002 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem7 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem7_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem7_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem7_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem7_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem7_DIPA<3>_UNCONNECTED , \NLW_Mram_mem7_DIPA<2>_UNCONNECTED , \NLW_Mram_mem7_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPA<0>_UNCONNECTED }),
    .WEA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DOA({\NLW_Mram_mem7_DOA<31>_UNCONNECTED , \NLW_Mram_mem7_DOA<30>_UNCONNECTED , \NLW_Mram_mem7_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<28>_UNCONNECTED , \NLW_Mram_mem7_DOA<27>_UNCONNECTED , \NLW_Mram_mem7_DOA<26>_UNCONNECTED , \NLW_Mram_mem7_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<24>_UNCONNECTED , \NLW_Mram_mem7_DOA<23>_UNCONNECTED , \NLW_Mram_mem7_DOA<22>_UNCONNECTED , \NLW_Mram_mem7_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<20>_UNCONNECTED , \NLW_Mram_mem7_DOA<19>_UNCONNECTED , \NLW_Mram_mem7_DOA<18>_UNCONNECTED , \NLW_Mram_mem7_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<16>_UNCONNECTED , \NLW_Mram_mem7_DOA<15>_UNCONNECTED , \NLW_Mram_mem7_DOA<14>_UNCONNECTED , \NLW_Mram_mem7_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<12>_UNCONNECTED , \NLW_Mram_mem7_DOA<11>_UNCONNECTED , \NLW_Mram_mem7_DOA<10>_UNCONNECTED , \NLW_Mram_mem7_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<8>_UNCONNECTED , \NLW_Mram_mem7_DOA<7>_UNCONNECTED , \NLW_Mram_mem7_DOA<6>_UNCONNECTED , \NLW_Mram_mem7_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<4>_UNCONNECTED , \NLW_Mram_mem7_DOA<3>_UNCONNECTED , \NLW_Mram_mem7_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[13], 
basesoc_rom_bus_dat_r[12]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem7_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem7_DIB<31>_UNCONNECTED , \NLW_Mram_mem7_DIB<30>_UNCONNECTED , \NLW_Mram_mem7_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<28>_UNCONNECTED , \NLW_Mram_mem7_DIB<27>_UNCONNECTED , \NLW_Mram_mem7_DIB<26>_UNCONNECTED , \NLW_Mram_mem7_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<24>_UNCONNECTED , \NLW_Mram_mem7_DIB<23>_UNCONNECTED , \NLW_Mram_mem7_DIB<22>_UNCONNECTED , \NLW_Mram_mem7_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<20>_UNCONNECTED , \NLW_Mram_mem7_DIB<19>_UNCONNECTED , \NLW_Mram_mem7_DIB<18>_UNCONNECTED , \NLW_Mram_mem7_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<16>_UNCONNECTED , \NLW_Mram_mem7_DIB<15>_UNCONNECTED , \NLW_Mram_mem7_DIB<14>_UNCONNECTED , \NLW_Mram_mem7_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<12>_UNCONNECTED , \NLW_Mram_mem7_DIB<11>_UNCONNECTED , \NLW_Mram_mem7_DIB<10>_UNCONNECTED , \NLW_Mram_mem7_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<8>_UNCONNECTED , \NLW_Mram_mem7_DIB<7>_UNCONNECTED , \NLW_Mram_mem7_DIB<6>_UNCONNECTED , \NLW_Mram_mem7_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<4>_UNCONNECTED , \NLW_Mram_mem7_DIB<3>_UNCONNECTED , \NLW_Mram_mem7_DIB<2>_UNCONNECTED , \NLW_Mram_mem7_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem7_DOPA<3>_UNCONNECTED , \NLW_Mram_mem7_DOPA<2>_UNCONNECTED , \NLW_Mram_mem7_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem7_DIPB<3>_UNCONNECTED , \NLW_Mram_mem7_DIPB<2>_UNCONNECTED , \NLW_Mram_mem7_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem7_DOPB<3>_UNCONNECTED , \NLW_Mram_mem7_DOPB<2>_UNCONNECTED , \NLW_Mram_mem7_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem7_DOB<31>_UNCONNECTED , \NLW_Mram_mem7_DOB<30>_UNCONNECTED , \NLW_Mram_mem7_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<28>_UNCONNECTED , \NLW_Mram_mem7_DOB<27>_UNCONNECTED , \NLW_Mram_mem7_DOB<26>_UNCONNECTED , \NLW_Mram_mem7_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<24>_UNCONNECTED , \NLW_Mram_mem7_DOB<23>_UNCONNECTED , \NLW_Mram_mem7_DOB<22>_UNCONNECTED , \NLW_Mram_mem7_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<20>_UNCONNECTED , \NLW_Mram_mem7_DOB<19>_UNCONNECTED , \NLW_Mram_mem7_DOB<18>_UNCONNECTED , \NLW_Mram_mem7_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<16>_UNCONNECTED , \NLW_Mram_mem7_DOB<15>_UNCONNECTED , \NLW_Mram_mem7_DOB<14>_UNCONNECTED , \NLW_Mram_mem7_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<12>_UNCONNECTED , \NLW_Mram_mem7_DOB<11>_UNCONNECTED , \NLW_Mram_mem7_DOB<10>_UNCONNECTED , \NLW_Mram_mem7_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<8>_UNCONNECTED , \NLW_Mram_mem7_DOB<7>_UNCONNECTED , \NLW_Mram_mem7_DOB<6>_UNCONNECTED , \NLW_Mram_mem7_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<4>_UNCONNECTED , \NLW_Mram_mem7_DOB<3>_UNCONNECTED , \NLW_Mram_mem7_DOB<2>_UNCONNECTED , \NLW_Mram_mem7_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem7_WEB<3>_UNCONNECTED , \NLW_Mram_mem7_WEB<2>_UNCONNECTED , \NLW_Mram_mem7_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem7_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem7_DIA<31>_UNCONNECTED , \NLW_Mram_mem7_DIA<30>_UNCONNECTED , \NLW_Mram_mem7_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<28>_UNCONNECTED , \NLW_Mram_mem7_DIA<27>_UNCONNECTED , \NLW_Mram_mem7_DIA<26>_UNCONNECTED , \NLW_Mram_mem7_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<24>_UNCONNECTED , \NLW_Mram_mem7_DIA<23>_UNCONNECTED , \NLW_Mram_mem7_DIA<22>_UNCONNECTED , \NLW_Mram_mem7_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<20>_UNCONNECTED , \NLW_Mram_mem7_DIA<19>_UNCONNECTED , \NLW_Mram_mem7_DIA<18>_UNCONNECTED , \NLW_Mram_mem7_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<16>_UNCONNECTED , \NLW_Mram_mem7_DIA<15>_UNCONNECTED , \NLW_Mram_mem7_DIA<14>_UNCONNECTED , \NLW_Mram_mem7_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<12>_UNCONNECTED , \NLW_Mram_mem7_DIA<11>_UNCONNECTED , \NLW_Mram_mem7_DIA<10>_UNCONNECTED , \NLW_Mram_mem7_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<8>_UNCONNECTED , \NLW_Mram_mem7_DIA<7>_UNCONNECTED , \NLW_Mram_mem7_DIA<6>_UNCONNECTED , \NLW_Mram_mem7_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<4>_UNCONNECTED , \NLW_Mram_mem7_DIA<3>_UNCONNECTED , \NLW_Mram_mem7_DIA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C008C28000000000000000CC000C00000000000000000000000000000000 ),
    .INIT_01 ( 256'h400084000C002138801202000F8133300300F100900084CCC00003021000C084 ),
    .INIT_02 ( 256'h048121204813000030000000000000004010000000000FECCC000FF400420C42 ),
    .INIT_03 ( 256'h0052B0053000A0AC02803FC0000F0003401002100FA0A800C0000000000084D2 ),
    .INIT_04 ( 256'h007C00001001000000F1138001010C0C8002B000080430223040AF88C1080430 ),
    .INIT_05 ( 256'hC4C4C4C4C4C80000000003C000226042030000002FC000C003000000C0000000 ),
    .INIT_06 ( 256'hFF000F04C4C4C01304C4C0B4C4C4310C4310C431313131310C1030C4C4C4C4C4 ),
    .INIT_07 ( 256'h00F048C0C02020F38034C006030B0C08CC0720CDEF34C42CC204303040040C00 ),
    .INIT_08 ( 256'hB0CB02330C0F000800F0000B308233002C32C08CC6DB1B28B183218B608600CC ),
    .INIT_09 ( 256'hF002C30233183308800C020CC208F000CB2C08CC0C83C0020033000B30823C00 ),
    .INIT_0A ( 256'h4C4C4C4C4C4C4C4C4C4C4C4C4C08CC08CC08CC008CD08CF0408CD306C020C002 ),
    .INIT_0B ( 256'h0000CC01501404800CF3233C233B0233B0233A32C08CEC23382338233B02334C ),
    .INIT_0C ( 256'h0D307000000800001044400000047100820800222202000C0002002080040400 ),
    .INIT_0D ( 256'hB30003B30C033000C00800C00200000000CC0000F0033390C0C400C000000040 ),
    .INIT_0E ( 256'hE08802C300002CC220003C0B803C2003302C083C0C0B3E0880030A00C00023C0 ),
    .INIT_0F ( 256'h000C0800000800302000003B00080002FE2028E8CA000F0C22C8A3030880F008 ),
    .INIT_10 ( 256'h3CCC00800000022200C00E000003B00000000FC00000080F02C00FCC00F00022 ),
    .INIT_11 ( 256'h03000000C03083C0C08000080028FA80C032E30300C000330B8C0C03E30003F3 ),
    .INIT_12 ( 256'h20202E0000040B020C13B088008000C30003000204000003C80300F8300C0008 ),
    .INIT_13 ( 256'h200803C08CC000080C00880828030202008E202B20282C2B202B202E202B202B ),
    .INIT_14 ( 256'h00000008888208008CF0040C00000000C0000300B8A3080F300083CC00C083C0 ),
    .INIT_15 ( 256'h2020208C23000200200EC080008200A030002230220830008C3022208200B080 ),
    .INIT_16 ( 256'hC00033BC00CC200030000C0C08C0030000000C30030003300000C08200808008 ),
    .INIT_17 ( 256'h88208E288000000000F8BA00000008BA000A0000FC200000C00EC00CC0000800 ),
    .INIT_18 ( 256'h8C3C030C300F333333000000000000000803A08000200000C0C0200000000000 ),
    .INIT_19 ( 256'h020E800880000E00C0080822030000000000080C00AC0A00000A0FC0200A8000 ),
    .INIT_1A ( 256'hA1E1104014110CC01141213C070F11C33FBB30CC0300338F0CF08E8822800F03 ),
    .INIT_1B ( 256'h508400484C4B2BC0B2BFF0AC3C03F80030000155545551554DFA73145CC51707 ),
    .INIT_1C ( 256'hFF73FCC52FC93BF1693BF210FC00800A000000F0800D2FFF33F3C43FEA381522 ),
    .INIT_1D ( 256'h01110200C4C0300411209C40743F34010412949040541144000A031D071081EB ),
    .INIT_1E ( 256'hA8AAAAAAA92555415DC00010000711C07301C0304024810150070240044C0000 ),
    .INIT_1F ( 256'h10899400FDCF1C804FC9F401B77BFC53FE5049FFFFFFFEFAAAAAAAAAA6AAA6AA ),
    .INIT_20 ( 256'h00000000000000000000000001402AAA8939109391070000B448FFF0FFA44420 ),
    .INIT_21 ( 256'hFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA55555555555555550000000000000000 ),
    .INIT_22 ( 256'hFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA55555555555555550000000000000000 ),
    .INIT_23 ( 256'hFEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95401 ),
    .INIT_24 ( 256'hFEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000030040150040128100000000000003 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem6 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem6_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem6_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem6_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem6_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem6_DIPA<3>_UNCONNECTED , \NLW_Mram_mem6_DIPA<2>_UNCONNECTED , \NLW_Mram_mem6_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPA<0>_UNCONNECTED }),
    .WEA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DOA({\NLW_Mram_mem6_DOA<31>_UNCONNECTED , \NLW_Mram_mem6_DOA<30>_UNCONNECTED , \NLW_Mram_mem6_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<28>_UNCONNECTED , \NLW_Mram_mem6_DOA<27>_UNCONNECTED , \NLW_Mram_mem6_DOA<26>_UNCONNECTED , \NLW_Mram_mem6_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<24>_UNCONNECTED , \NLW_Mram_mem6_DOA<23>_UNCONNECTED , \NLW_Mram_mem6_DOA<22>_UNCONNECTED , \NLW_Mram_mem6_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<20>_UNCONNECTED , \NLW_Mram_mem6_DOA<19>_UNCONNECTED , \NLW_Mram_mem6_DOA<18>_UNCONNECTED , \NLW_Mram_mem6_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<16>_UNCONNECTED , \NLW_Mram_mem6_DOA<15>_UNCONNECTED , \NLW_Mram_mem6_DOA<14>_UNCONNECTED , \NLW_Mram_mem6_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<12>_UNCONNECTED , \NLW_Mram_mem6_DOA<11>_UNCONNECTED , \NLW_Mram_mem6_DOA<10>_UNCONNECTED , \NLW_Mram_mem6_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<8>_UNCONNECTED , \NLW_Mram_mem6_DOA<7>_UNCONNECTED , \NLW_Mram_mem6_DOA<6>_UNCONNECTED , \NLW_Mram_mem6_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<4>_UNCONNECTED , \NLW_Mram_mem6_DOA<3>_UNCONNECTED , \NLW_Mram_mem6_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[11], 
basesoc_rom_bus_dat_r[10]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem6_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem6_DIB<31>_UNCONNECTED , \NLW_Mram_mem6_DIB<30>_UNCONNECTED , \NLW_Mram_mem6_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<28>_UNCONNECTED , \NLW_Mram_mem6_DIB<27>_UNCONNECTED , \NLW_Mram_mem6_DIB<26>_UNCONNECTED , \NLW_Mram_mem6_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<24>_UNCONNECTED , \NLW_Mram_mem6_DIB<23>_UNCONNECTED , \NLW_Mram_mem6_DIB<22>_UNCONNECTED , \NLW_Mram_mem6_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<20>_UNCONNECTED , \NLW_Mram_mem6_DIB<19>_UNCONNECTED , \NLW_Mram_mem6_DIB<18>_UNCONNECTED , \NLW_Mram_mem6_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<16>_UNCONNECTED , \NLW_Mram_mem6_DIB<15>_UNCONNECTED , \NLW_Mram_mem6_DIB<14>_UNCONNECTED , \NLW_Mram_mem6_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<12>_UNCONNECTED , \NLW_Mram_mem6_DIB<11>_UNCONNECTED , \NLW_Mram_mem6_DIB<10>_UNCONNECTED , \NLW_Mram_mem6_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<8>_UNCONNECTED , \NLW_Mram_mem6_DIB<7>_UNCONNECTED , \NLW_Mram_mem6_DIB<6>_UNCONNECTED , \NLW_Mram_mem6_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<4>_UNCONNECTED , \NLW_Mram_mem6_DIB<3>_UNCONNECTED , \NLW_Mram_mem6_DIB<2>_UNCONNECTED , \NLW_Mram_mem6_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem6_DOPA<3>_UNCONNECTED , \NLW_Mram_mem6_DOPA<2>_UNCONNECTED , \NLW_Mram_mem6_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem6_DIPB<3>_UNCONNECTED , \NLW_Mram_mem6_DIPB<2>_UNCONNECTED , \NLW_Mram_mem6_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem6_DOPB<3>_UNCONNECTED , \NLW_Mram_mem6_DOPB<2>_UNCONNECTED , \NLW_Mram_mem6_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem6_DOB<31>_UNCONNECTED , \NLW_Mram_mem6_DOB<30>_UNCONNECTED , \NLW_Mram_mem6_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<28>_UNCONNECTED , \NLW_Mram_mem6_DOB<27>_UNCONNECTED , \NLW_Mram_mem6_DOB<26>_UNCONNECTED , \NLW_Mram_mem6_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<24>_UNCONNECTED , \NLW_Mram_mem6_DOB<23>_UNCONNECTED , \NLW_Mram_mem6_DOB<22>_UNCONNECTED , \NLW_Mram_mem6_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<20>_UNCONNECTED , \NLW_Mram_mem6_DOB<19>_UNCONNECTED , \NLW_Mram_mem6_DOB<18>_UNCONNECTED , \NLW_Mram_mem6_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<16>_UNCONNECTED , \NLW_Mram_mem6_DOB<15>_UNCONNECTED , \NLW_Mram_mem6_DOB<14>_UNCONNECTED , \NLW_Mram_mem6_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<12>_UNCONNECTED , \NLW_Mram_mem6_DOB<11>_UNCONNECTED , \NLW_Mram_mem6_DOB<10>_UNCONNECTED , \NLW_Mram_mem6_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<8>_UNCONNECTED , \NLW_Mram_mem6_DOB<7>_UNCONNECTED , \NLW_Mram_mem6_DOB<6>_UNCONNECTED , \NLW_Mram_mem6_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<4>_UNCONNECTED , \NLW_Mram_mem6_DOB<3>_UNCONNECTED , \NLW_Mram_mem6_DOB<2>_UNCONNECTED , \NLW_Mram_mem6_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem6_WEB<3>_UNCONNECTED , \NLW_Mram_mem6_WEB<2>_UNCONNECTED , \NLW_Mram_mem6_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem6_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem6_DIA<31>_UNCONNECTED , \NLW_Mram_mem6_DIA<30>_UNCONNECTED , \NLW_Mram_mem6_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<28>_UNCONNECTED , \NLW_Mram_mem6_DIA<27>_UNCONNECTED , \NLW_Mram_mem6_DIA<26>_UNCONNECTED , \NLW_Mram_mem6_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<24>_UNCONNECTED , \NLW_Mram_mem6_DIA<23>_UNCONNECTED , \NLW_Mram_mem6_DIA<22>_UNCONNECTED , \NLW_Mram_mem6_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<20>_UNCONNECTED , \NLW_Mram_mem6_DIA<19>_UNCONNECTED , \NLW_Mram_mem6_DIA<18>_UNCONNECTED , \NLW_Mram_mem6_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<16>_UNCONNECTED , \NLW_Mram_mem6_DIA<15>_UNCONNECTED , \NLW_Mram_mem6_DIA<14>_UNCONNECTED , \NLW_Mram_mem6_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<12>_UNCONNECTED , \NLW_Mram_mem6_DIA<11>_UNCONNECTED , \NLW_Mram_mem6_DIA<10>_UNCONNECTED , \NLW_Mram_mem6_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<8>_UNCONNECTED , \NLW_Mram_mem6_DIA<7>_UNCONNECTED , \NLW_Mram_mem6_DIA<6>_UNCONNECTED , \NLW_Mram_mem6_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<4>_UNCONNECTED , \NLW_Mram_mem6_DIA<3>_UNCONNECTED , \NLW_Mram_mem6_DIA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0833C004C00000000000000000EC051D00000000000000000000000000000000 ),
    .INIT_01 ( 256'h800048000C001234082080000F4233302320F200300048CCC02003012020C048 ),
    .INIT_02 ( 256'h080202008023000030008808088880008020000000000FCCCC020FF800800C80 ),
    .INIT_03 ( 256'h025030253002A00C0A803FC0820F0823802000200F00000080000000000008E0 ),
    .INIT_04 ( 256'h001820083882000000F3230003020C0C00003000000830000C800F0032004830 ),
    .INIT_05 ( 256'h4C4C4C4C4C400000000002C000000000030000000D4000400100000040010802 ),
    .INIT_06 ( 256'hA500050848484CA1084840384848120481204813131313130420104C4C4C4C4C ),
    .INIT_07 ( 256'h00A08080800C00E11038800002020830880A014ECF384804C008303080080800 ),
    .INIT_08 ( 256'h208208230C0E003000E003032030320008208208C8E3230032030203800800C4 ),
    .INIT_09 ( 256'hE000410823202302000C080C80C0E0004208208C0803800C0032030320303800 ),
    .INIT_0A ( 256'h0808080808080808080808080810881089108821089108E04108920080808080 ),
    .INIT_0B ( 256'h00008C00001000000CA14210421C0421C0421C1041087C42184218421D042208 ),
    .INIT_0C ( 256'h0C30303000800000000000000000300000000088880800141108008200000000 ),
    .INIT_0D ( 256'h330003330C033000800300F00080000C00CC3000F3033300C0C000C040000000 ),
    .INIT_0E ( 256'hC00000C300000CC000003C03003C0003300C003C0C033C0000030000C00003C0 ),
    .INIT_0F ( 256'h000C0000000000300000003300000000FC0000C0C0000F0C00C003030000F000 ),
    .INIT_10 ( 256'h3CCC00000000000000C00C000003300000000FC00000000F00C00FCC00F00000 ),
    .INIT_11 ( 256'h03020000C03203C0C00000000000F000C030C30300C00033030C0C03C30003F3 ),
    .INIT_12 ( 256'h00000C00000803000C233000000010C3000300000A000803C00302F0300C8000 ),
    .INIT_13 ( 256'h000803C08CC000080C00000800030202008C000300000C030003000C00030003 ),
    .INIT_14 ( 256'h00000002208208020CF0220C00000000C00003103002100B300003CC00C003C0 ),
    .INIT_15 ( 256'h2020208C83000200800CC080008000A030000230020830000C30882082023000 ),
    .INIT_16 ( 256'hC000333C08CC080030000C0C00C0030808000C30030203300020C08200020020 ),
    .INIT_17 ( 256'h08208C001000000000F030100000103000400000FC000008C00CC20CC8101000 ),
    .INIT_18 ( 256'h0C3C030C300F333333000000000000000003000000300000C000000000000000 ),
    .INIT_19 ( 256'h000C000000000C00C0000800030000000000000C000C000000000FC000000000 ),
    .INIT_1A ( 256'h9C40DC3A0715CA221809E93EA68FA9A33F3330CC0300330F08B00C0C00000F03 ),
    .INIT_1B ( 256'h5342202435C7E5987EFFF1B83C433404300042A9545551554886130104C04127 ),
    .INIT_1C ( 256'h55655480254DFD51941951D95481520B48052054030565571152042C5230D6D1 ),
    .INIT_1D ( 256'h01D50279200A34A41103B33C771E680CF715479300670DB000800101C0C00159 ),
    .INIT_1E ( 256'h28555000032FFF810448A2188883104CB34ECA3C4291411C69230C88075C0322 ),
    .INIT_1F ( 256'h10791C488FC2046EBEC5F10587F954A5564665555550000FFFFFFFFAA6AAA6AA ),
    .INIT_20 ( 256'hAAAA9555400000000AAA8555400000000555685556830000D434FFF0FA8A4D00 ),
    .INIT_21 ( 256'hFFFFAAAA55550000FFFFAAAA55550000FFFFAAAA55550000FFFFAAAA55550000 ),
    .INIT_22 ( 256'hAAAAFFFF00005555AAAAFFFF00005555AAAAFFFF00005555AAAAFFFF00005555 ),
    .INIT_23 ( 256'h1414141414141414141414141414141541414141414141414141414141414142 ),
    .INIT_24 ( 256'hEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEABEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBC ),
    .INIT_25 ( 256'h000000000000000000000000000000000003251D4055154A8100000000000003 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem5 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem5_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem5_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem5_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem5_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem5_DIPA<3>_UNCONNECTED , \NLW_Mram_mem5_DIPA<2>_UNCONNECTED , \NLW_Mram_mem5_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPA<0>_UNCONNECTED }),
    .WEA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DOA({\NLW_Mram_mem5_DOA<31>_UNCONNECTED , \NLW_Mram_mem5_DOA<30>_UNCONNECTED , \NLW_Mram_mem5_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<28>_UNCONNECTED , \NLW_Mram_mem5_DOA<27>_UNCONNECTED , \NLW_Mram_mem5_DOA<26>_UNCONNECTED , \NLW_Mram_mem5_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<24>_UNCONNECTED , \NLW_Mram_mem5_DOA<23>_UNCONNECTED , \NLW_Mram_mem5_DOA<22>_UNCONNECTED , \NLW_Mram_mem5_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<20>_UNCONNECTED , \NLW_Mram_mem5_DOA<19>_UNCONNECTED , \NLW_Mram_mem5_DOA<18>_UNCONNECTED , \NLW_Mram_mem5_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<16>_UNCONNECTED , \NLW_Mram_mem5_DOA<15>_UNCONNECTED , \NLW_Mram_mem5_DOA<14>_UNCONNECTED , \NLW_Mram_mem5_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<12>_UNCONNECTED , \NLW_Mram_mem5_DOA<11>_UNCONNECTED , \NLW_Mram_mem5_DOA<10>_UNCONNECTED , \NLW_Mram_mem5_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<8>_UNCONNECTED , \NLW_Mram_mem5_DOA<7>_UNCONNECTED , \NLW_Mram_mem5_DOA<6>_UNCONNECTED , \NLW_Mram_mem5_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<4>_UNCONNECTED , \NLW_Mram_mem5_DOA<3>_UNCONNECTED , \NLW_Mram_mem5_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[9], 
basesoc_rom_bus_dat_r[8]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem5_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem5_DIB<31>_UNCONNECTED , \NLW_Mram_mem5_DIB<30>_UNCONNECTED , \NLW_Mram_mem5_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<28>_UNCONNECTED , \NLW_Mram_mem5_DIB<27>_UNCONNECTED , \NLW_Mram_mem5_DIB<26>_UNCONNECTED , \NLW_Mram_mem5_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<24>_UNCONNECTED , \NLW_Mram_mem5_DIB<23>_UNCONNECTED , \NLW_Mram_mem5_DIB<22>_UNCONNECTED , \NLW_Mram_mem5_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<20>_UNCONNECTED , \NLW_Mram_mem5_DIB<19>_UNCONNECTED , \NLW_Mram_mem5_DIB<18>_UNCONNECTED , \NLW_Mram_mem5_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<16>_UNCONNECTED , \NLW_Mram_mem5_DIB<15>_UNCONNECTED , \NLW_Mram_mem5_DIB<14>_UNCONNECTED , \NLW_Mram_mem5_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<12>_UNCONNECTED , \NLW_Mram_mem5_DIB<11>_UNCONNECTED , \NLW_Mram_mem5_DIB<10>_UNCONNECTED , \NLW_Mram_mem5_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<8>_UNCONNECTED , \NLW_Mram_mem5_DIB<7>_UNCONNECTED , \NLW_Mram_mem5_DIB<6>_UNCONNECTED , \NLW_Mram_mem5_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<4>_UNCONNECTED , \NLW_Mram_mem5_DIB<3>_UNCONNECTED , \NLW_Mram_mem5_DIB<2>_UNCONNECTED , \NLW_Mram_mem5_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem5_DOPA<3>_UNCONNECTED , \NLW_Mram_mem5_DOPA<2>_UNCONNECTED , \NLW_Mram_mem5_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem5_DIPB<3>_UNCONNECTED , \NLW_Mram_mem5_DIPB<2>_UNCONNECTED , \NLW_Mram_mem5_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem5_DOPB<3>_UNCONNECTED , \NLW_Mram_mem5_DOPB<2>_UNCONNECTED , \NLW_Mram_mem5_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem5_DOB<31>_UNCONNECTED , \NLW_Mram_mem5_DOB<30>_UNCONNECTED , \NLW_Mram_mem5_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<28>_UNCONNECTED , \NLW_Mram_mem5_DOB<27>_UNCONNECTED , \NLW_Mram_mem5_DOB<26>_UNCONNECTED , \NLW_Mram_mem5_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<24>_UNCONNECTED , \NLW_Mram_mem5_DOB<23>_UNCONNECTED , \NLW_Mram_mem5_DOB<22>_UNCONNECTED , \NLW_Mram_mem5_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<20>_UNCONNECTED , \NLW_Mram_mem5_DOB<19>_UNCONNECTED , \NLW_Mram_mem5_DOB<18>_UNCONNECTED , \NLW_Mram_mem5_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<16>_UNCONNECTED , \NLW_Mram_mem5_DOB<15>_UNCONNECTED , \NLW_Mram_mem5_DOB<14>_UNCONNECTED , \NLW_Mram_mem5_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<12>_UNCONNECTED , \NLW_Mram_mem5_DOB<11>_UNCONNECTED , \NLW_Mram_mem5_DOB<10>_UNCONNECTED , \NLW_Mram_mem5_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<8>_UNCONNECTED , \NLW_Mram_mem5_DOB<7>_UNCONNECTED , \NLW_Mram_mem5_DOB<6>_UNCONNECTED , \NLW_Mram_mem5_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<4>_UNCONNECTED , \NLW_Mram_mem5_DOB<3>_UNCONNECTED , \NLW_Mram_mem5_DOB<2>_UNCONNECTED , \NLW_Mram_mem5_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem5_WEB<3>_UNCONNECTED , \NLW_Mram_mem5_WEB<2>_UNCONNECTED , \NLW_Mram_mem5_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem5_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem5_DIA<31>_UNCONNECTED , \NLW_Mram_mem5_DIA<30>_UNCONNECTED , \NLW_Mram_mem5_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<28>_UNCONNECTED , \NLW_Mram_mem5_DIA<27>_UNCONNECTED , \NLW_Mram_mem5_DIA<26>_UNCONNECTED , \NLW_Mram_mem5_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<24>_UNCONNECTED , \NLW_Mram_mem5_DIA<23>_UNCONNECTED , \NLW_Mram_mem5_DIA<22>_UNCONNECTED , \NLW_Mram_mem5_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<20>_UNCONNECTED , \NLW_Mram_mem5_DIA<19>_UNCONNECTED , \NLW_Mram_mem5_DIA<18>_UNCONNECTED , \NLW_Mram_mem5_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<16>_UNCONNECTED , \NLW_Mram_mem5_DIA<15>_UNCONNECTED , \NLW_Mram_mem5_DIA<14>_UNCONNECTED , \NLW_Mram_mem5_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<12>_UNCONNECTED , \NLW_Mram_mem5_DIA<11>_UNCONNECTED , \NLW_Mram_mem5_DIA<10>_UNCONNECTED , \NLW_Mram_mem5_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<8>_UNCONNECTED , \NLW_Mram_mem5_DIA<7>_UNCONNECTED , \NLW_Mram_mem5_DIA<6>_UNCONNECTED , \NLW_Mram_mem5_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<4>_UNCONNECTED , \NLW_Mram_mem5_DIA<3>_UNCONNECTED , \NLW_Mram_mem5_DIA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C00CC00000000000000000EC000C00000000000000000000000000000000 ),
    .INIT_01 ( 256'hC00008000C001234002000000F4223300300F200000088CCC00003022000C084 ),
    .INIT_02 ( 256'h088222308C2381F000000000000000059120000000005B84CC000FF800C00C80 ),
    .INIT_03 ( 256'h005170053000A05C02803FC0000F0003800002200E0003D0D0040000001488A2 ),
    .INIT_04 ( 256'h003000003003000000F3330003030C0C00003000000C300014000F0050000C30 ),
    .INIT_05 ( 256'h8080808484800000000005C0000040000300000003CC00C003000000F0000000 ),
    .INIT_06 ( 256'h0F000F0CCC8CC4B30C8CC00CCC8C330CC330CD30303020200880208080808080 ),
    .INIT_07 ( 256'h10000001008E00F22024008080034D500D57028DCF188808C066313841880000 ),
    .INIT_08 ( 256'h04514803000C0210804021820220A00005249300C0C30300300F0003000000C8 ),
    .INIT_09 ( 256'h1000D3401332221310086C4044015000D041104C0C0100802021208112181000 ),
    .INIT_0A ( 256'h8888888888888888888888888430423045304403044304D823044104C8C2C8E0 ),
    .INIT_0B ( 256'h0000CC01500404000C720220432F4433744330041108CC423C423C4230482088 ),
    .INIT_0C ( 256'h0D70313100C00000104440000414721000000000000010000000000000400000 ),
    .INIT_0D ( 256'h330033330C033003C80104D04080000410CC1100F2137004C08100C000000050 ),
    .INIT_0E ( 256'hC00000C300000CC000003C33003C0003300C003C0C033C0000030000C00003C0 ),
    .INIT_0F ( 256'h007C0000004001F00000023300300000EC00008080000F0C00C003030000F000 ),
    .INIT_10 ( 256'h3CCC10100000000000C00C000083302018000BC00000008E00800FFC00F01000 ),
    .INIT_11 ( 256'h03030000C03303C0C00040000000F000C030830300C00033030C0C03C30003F3 ),
    .INIT_12 ( 256'h00C00C00C00003000C033000000030C30C83020083200803C00303F0300CC000 ),
    .INIT_13 ( 256'h000033C00CC00CC00C000000C3030000000800C300C00CC300C300CC00C300C3 ),
    .INIT_14 ( 256'h10000300000000000CF0000C00000000C00003003002000F200003C8008003C0 ),
    .INIT_15 ( 256'h1010104C0300010C000CC0410C40005030010130000031000F30000000003000 ),
    .INIT_16 ( 256'hC000223B008C000030000C0FC3C0030000000C30030003F00000C04100000C00 ),
    .INIT_17 ( 256'h08104C001400000005B02000000000200000C000F40000008008800880000000 ),
    .INIT_18 ( 256'h0CE84208210B22222210304005C111500143053510350040C414055110200200 ),
    .INIT_19 ( 256'h0008000000000C00C00018400300400000014084510C000000000FC000200240 ),
    .INIT_1A ( 256'h104054151515415115454515454551511D1331D41300521D0CE0081100000F03 ),
    .INIT_1B ( 256'h1540011404050540505551104044100454404143ACBEA2540154114144505114 ),
    .INIT_1C ( 256'h0014005440055001555005150005500140150004400040005000555514105550 ),
    .INIT_1D ( 256'h0055005514451444110015405504440555155515001514440040051545100540 ),
    .INIT_1E ( 256'h90E90FEA433E50C1044451144445504551454515411541110455005401540155 ),
    .INIT_1F ( 256'h1440155414450451550151510510011400055555500FA40FAAA5540FAE954805 ),
    .INIT_20 ( 256'h0000000000000000000040004000000005554055540182FC5414FA954F055101 ),
    .INIT_21 ( 256'h50FA50FA50FA50FA05AF05AF05AF05AFAF05AF05AF05AF05FA50FA50FA50FA50 ),
    .INIT_22 ( 256'hFA50FA50FA50FA50AF05AF05AF05AF0505AF05AF05AF05AF50FA50FA50FA50FA ),
    .INIT_23 ( 256'h2222222377777775DDDDDDDC8888888888888889DDDDDDDF7777777622222220 ),
    .INIT_24 ( 256'h2222222377777775DDDDDDDC8888888888888889DDDDDDDF7777777622222222 ),
    .INIT_25 ( 256'h000000000000000000000000000000000003055149555551B100A02AA02A0002 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem4 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem4_DIPA<3>_UNCONNECTED , \NLW_Mram_mem4_DIPA<2>_UNCONNECTED , \NLW_Mram_mem4_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPA<0>_UNCONNECTED }),
    .WEA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DOA({\NLW_Mram_mem4_DOA<31>_UNCONNECTED , \NLW_Mram_mem4_DOA<30>_UNCONNECTED , \NLW_Mram_mem4_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<28>_UNCONNECTED , \NLW_Mram_mem4_DOA<27>_UNCONNECTED , \NLW_Mram_mem4_DOA<26>_UNCONNECTED , \NLW_Mram_mem4_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<24>_UNCONNECTED , \NLW_Mram_mem4_DOA<23>_UNCONNECTED , \NLW_Mram_mem4_DOA<22>_UNCONNECTED , \NLW_Mram_mem4_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<20>_UNCONNECTED , \NLW_Mram_mem4_DOA<19>_UNCONNECTED , \NLW_Mram_mem4_DOA<18>_UNCONNECTED , \NLW_Mram_mem4_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<16>_UNCONNECTED , \NLW_Mram_mem4_DOA<15>_UNCONNECTED , \NLW_Mram_mem4_DOA<14>_UNCONNECTED , \NLW_Mram_mem4_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<12>_UNCONNECTED , \NLW_Mram_mem4_DOA<11>_UNCONNECTED , \NLW_Mram_mem4_DOA<10>_UNCONNECTED , \NLW_Mram_mem4_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<8>_UNCONNECTED , \NLW_Mram_mem4_DOA<7>_UNCONNECTED , \NLW_Mram_mem4_DOA<6>_UNCONNECTED , \NLW_Mram_mem4_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<4>_UNCONNECTED , \NLW_Mram_mem4_DOA<3>_UNCONNECTED , \NLW_Mram_mem4_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[7], 
basesoc_rom_bus_dat_r[6]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_mem4_DIB<26>_UNCONNECTED , \NLW_Mram_mem4_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_mem4_DIB<23>_UNCONNECTED , \NLW_Mram_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_mem4_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<20>_UNCONNECTED , \NLW_Mram_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_mem4_DIB<14>_UNCONNECTED , \NLW_Mram_mem4_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_mem4_DIB<11>_UNCONNECTED , \NLW_Mram_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_mem4_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<8>_UNCONNECTED , \NLW_Mram_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_mem4_DIB<2>_UNCONNECTED , \NLW_Mram_mem4_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_mem4_DOB<26>_UNCONNECTED , \NLW_Mram_mem4_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_mem4_DOB<23>_UNCONNECTED , \NLW_Mram_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_mem4_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<20>_UNCONNECTED , \NLW_Mram_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_mem4_DOB<14>_UNCONNECTED , \NLW_Mram_mem4_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_mem4_DOB<11>_UNCONNECTED , \NLW_Mram_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_mem4_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<8>_UNCONNECTED , \NLW_Mram_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_mem4_DOB<2>_UNCONNECTED , \NLW_Mram_mem4_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem4_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem4_DIA<31>_UNCONNECTED , \NLW_Mram_mem4_DIA<30>_UNCONNECTED , \NLW_Mram_mem4_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<28>_UNCONNECTED , \NLW_Mram_mem4_DIA<27>_UNCONNECTED , \NLW_Mram_mem4_DIA<26>_UNCONNECTED , \NLW_Mram_mem4_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<24>_UNCONNECTED , \NLW_Mram_mem4_DIA<23>_UNCONNECTED , \NLW_Mram_mem4_DIA<22>_UNCONNECTED , \NLW_Mram_mem4_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<20>_UNCONNECTED , \NLW_Mram_mem4_DIA<19>_UNCONNECTED , \NLW_Mram_mem4_DIA<18>_UNCONNECTED , \NLW_Mram_mem4_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<16>_UNCONNECTED , \NLW_Mram_mem4_DIA<15>_UNCONNECTED , \NLW_Mram_mem4_DIA<14>_UNCONNECTED , \NLW_Mram_mem4_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<12>_UNCONNECTED , \NLW_Mram_mem4_DIA<11>_UNCONNECTED , \NLW_Mram_mem4_DIA<10>_UNCONNECTED , \NLW_Mram_mem4_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<8>_UNCONNECTED , \NLW_Mram_mem4_DIA<7>_UNCONNECTED , \NLW_Mram_mem4_DIA<6>_UNCONNECTED , \NLW_Mram_mem4_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<4>_UNCONNECTED , \NLW_Mram_mem4_DIA<3>_UNCONNECTED , \NLW_Mram_mem4_DIA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C008C003FAA5500BFA95400C0C0C000000B4000000000000000000000C00 ),
    .INIT_01 ( 256'h4440C4000C410134021020001D8033300700F0002000004CC00103020000C0CC ),
    .INIT_02 ( 256'h0CC3330080230CF010002200A0110C0450200055AAFF0D84CE000FE804100C44 ),
    .INIT_03 ( 256'h005170053000A0AC02803BD0100F0107C01000300F0003C04004156ABFC088F3 ),
    .INIT_04 ( 256'h0038000101010055AA71030002000C0C0001700000003000A500FF0294080030 ),
    .INIT_05 ( 256'h0C4C4C40000000055AAFF3C00000C060032055AA090002400100000080020000 ),
    .INIT_06 ( 256'h0F000F00800080521404800848081304D1380D00000031010C3020888808884C ),
    .INIT_07 ( 256'h10A0504140080040002440000D030C800C040006CA30C00CC00C743003000000 ),
    .INIT_08 ( 256'h300034330407003000F00303100012000C000D08C0C20100310E021380081040 ),
    .INIT_09 ( 256'h100000241300100300000C0C4000C000C000D00C0401C00C0020030000003C00 ),
    .INIT_0A ( 256'h0408084444444484808080C0CCC0CF00C310C002086208E0C308910040000040 ),
    .INIT_0B ( 256'h156A48015020C00C0C82C130003B0000B0400C00020C6C8328C328C333002008 ),
    .INIT_0C ( 256'h6420C340016209208A2240220456C080000000332202003023000010B008C8C0 ),
    .INIT_0D ( 256'h330033330C033003C84108A04010000C10B87100D0114323C0CC02CC8156A00A ),
    .INIT_0E ( 256'hC00000C300000CC000003C33003C0003300C003C0C033C0000030000C00003C0 ),
    .INIT_0F ( 256'h00780031010041E0008D003300304150FC00004140015B0C00C003070000F000 ),
    .INIT_10 ( 256'hB46C0C0433000C401EE4AC808C0B311000005B400000000F00C20F3800D00000 ),
    .INIT_11 ( 256'h4212550080330380801040501201F000C030C30300020307800C0C01C30005D1 ),
    .INIT_12 ( 256'h00C00C00C00003040C033000000030C30C43010006108E57C10200F0320C6541 ),
    .INIT_13 ( 256'h000403C04CC000440C000004C3030000000800C300C00CC300C300CC00C300C3 ),
    .INIT_14 ( 256'h30004300008208404CF0000C00000008A95401002003000F200003CC00C003C0 ),
    .INIT_15 ( 256'h2020104C0200010C000CC4430C00000030030030030C330007100030C2006000 ),
    .INIT_16 ( 256'h84143339008000016105480FC3C0010000015830035003F00000C08200004C04 ),
    .INIT_17 ( 256'h0030CC0010055AAFF0E02000105400300000C015A80105004000000080000005 ),
    .INIT_18 ( 256'h05DC0329200FAA2273100008D16E30000203041E00300000E00004000A200AAE ),
    .INIT_19 ( 256'h000C000000000C00C000410001000156ABFC0004000C200000000FC001400210 ),
    .INIT_1A ( 256'hAAC0A8EF1A3A82B32A8A8A2AAA0ABA833C0332F41140900E0890040804000E02 ),
    .INIT_1B ( 256'hE903FCB023BB8CBBB8755A1A6A8A9AA8966A9A764813409609ACB3AEECEBAB3E ),
    .INIT_1C ( 256'hFE7AFCAA8FF6AFF2AEA3FBBABC2820A982A20AD8E32D8FF997F0BABAB8FAFA40 ),
    .INIT_1D ( 256'hA8FAA8AA88CA2C8CA20B3BA0EA0EAF0EAA3AAA27F02A1BBF00CA3A2A8AFC0BB3 ),
    .INIT_1E ( 256'hA472DE3DB221D842A8CCF32C8CCBAACAEAC2AA3BEA2BEA2BAE8AA8BAA3EEA2EA ),
    .INIT_1F ( 256'hEAA3AA88AACA08ABBB8BBACB2EB3FEBAFCEAAAE94F89D4DDE90F834DF63A768F ),
    .INIT_20 ( 256'h0100010015554000040014001415400805403CFEABCB827CE0D18A6B2D2AEA2A ),
    .INIT_21 ( 256'hDDDDDDDD222222227777777788888888DDDDDDDD222222227777777788888888 ),
    .INIT_22 ( 256'hDDDDDDDD222222227777777788888888DDDDDDDD222222227777777788888888 ),
    .INIT_23 ( 256'hC791386C6D3B92C6C791386C6D3B92C792C46D39386EC79392C46D39386EC790 ),
    .INIT_24 ( 256'h6D3B92C6C791386C6D3B92C6C791386D386EC79392C46D39386EC79392C46D3A ),
    .INIT_25 ( 256'h00000000000000000000000000000000000000CC1500C03B3055655A95660104 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem3 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem3_DIPA<3>_UNCONNECTED , \NLW_Mram_mem3_DIPA<2>_UNCONNECTED , \NLW_Mram_mem3_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPA<0>_UNCONNECTED }),
    .WEA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DOA({\NLW_Mram_mem3_DOA<31>_UNCONNECTED , \NLW_Mram_mem3_DOA<30>_UNCONNECTED , \NLW_Mram_mem3_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<28>_UNCONNECTED , \NLW_Mram_mem3_DOA<27>_UNCONNECTED , \NLW_Mram_mem3_DOA<26>_UNCONNECTED , \NLW_Mram_mem3_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<24>_UNCONNECTED , \NLW_Mram_mem3_DOA<23>_UNCONNECTED , \NLW_Mram_mem3_DOA<22>_UNCONNECTED , \NLW_Mram_mem3_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<20>_UNCONNECTED , \NLW_Mram_mem3_DOA<19>_UNCONNECTED , \NLW_Mram_mem3_DOA<18>_UNCONNECTED , \NLW_Mram_mem3_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<16>_UNCONNECTED , \NLW_Mram_mem3_DOA<15>_UNCONNECTED , \NLW_Mram_mem3_DOA<14>_UNCONNECTED , \NLW_Mram_mem3_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<12>_UNCONNECTED , \NLW_Mram_mem3_DOA<11>_UNCONNECTED , \NLW_Mram_mem3_DOA<10>_UNCONNECTED , \NLW_Mram_mem3_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<8>_UNCONNECTED , \NLW_Mram_mem3_DOA<7>_UNCONNECTED , \NLW_Mram_mem3_DOA<6>_UNCONNECTED , \NLW_Mram_mem3_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<4>_UNCONNECTED , \NLW_Mram_mem3_DOA<3>_UNCONNECTED , \NLW_Mram_mem3_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[5], 
basesoc_rom_bus_dat_r[4]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_mem3_DIB<26>_UNCONNECTED , \NLW_Mram_mem3_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_mem3_DIB<23>_UNCONNECTED , \NLW_Mram_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_mem3_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<20>_UNCONNECTED , \NLW_Mram_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_mem3_DIB<14>_UNCONNECTED , \NLW_Mram_mem3_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_mem3_DIB<11>_UNCONNECTED , \NLW_Mram_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_mem3_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<8>_UNCONNECTED , \NLW_Mram_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_mem3_DIB<2>_UNCONNECTED , \NLW_Mram_mem3_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_mem3_DOB<26>_UNCONNECTED , \NLW_Mram_mem3_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_mem3_DOB<23>_UNCONNECTED , \NLW_Mram_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_mem3_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<20>_UNCONNECTED , \NLW_Mram_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_mem3_DOB<14>_UNCONNECTED , \NLW_Mram_mem3_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_mem3_DOB<11>_UNCONNECTED , \NLW_Mram_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_mem3_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<8>_UNCONNECTED , \NLW_Mram_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_mem3_DOB<2>_UNCONNECTED , \NLW_Mram_mem3_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem3_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem3_DIA<31>_UNCONNECTED , \NLW_Mram_mem3_DIA<30>_UNCONNECTED , \NLW_Mram_mem3_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<28>_UNCONNECTED , \NLW_Mram_mem3_DIA<27>_UNCONNECTED , \NLW_Mram_mem3_DIA<26>_UNCONNECTED , \NLW_Mram_mem3_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<24>_UNCONNECTED , \NLW_Mram_mem3_DIA<23>_UNCONNECTED , \NLW_Mram_mem3_DIA<22>_UNCONNECTED , \NLW_Mram_mem3_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<20>_UNCONNECTED , \NLW_Mram_mem3_DIA<19>_UNCONNECTED , \NLW_Mram_mem3_DIA<18>_UNCONNECTED , \NLW_Mram_mem3_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<16>_UNCONNECTED , \NLW_Mram_mem3_DIA<15>_UNCONNECTED , \NLW_Mram_mem3_DIA<14>_UNCONNECTED , \NLW_Mram_mem3_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<12>_UNCONNECTED , \NLW_Mram_mem3_DIA<11>_UNCONNECTED , \NLW_Mram_mem3_DIA<10>_UNCONNECTED , \NLW_Mram_mem3_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<8>_UNCONNECTED , \NLW_Mram_mem3_DIA<7>_UNCONNECTED , \NLW_Mram_mem3_DIA<6>_UNCONNECTED , \NLW_Mram_mem3_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<4>_UNCONNECTED , \NLW_Mram_mem3_DIA<3>_UNCONNECTED , \NLW_Mram_mem3_DIA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h3073C05DD0024E4E4E4E493939AD1008000000A8000000000000000000000800 ),
    .INIT_01 ( 256'h402DC881B02C713102000006C3830E19030EC2131C39C43CA90D19150001C50C ),
    .INIT_02 ( 256'h04813000C43027F02C00100251103C0342111B1B1B1B1187C990EFD04080C0C0 ),
    .INIT_03 ( 256'h005134053400A09D0286D25400EF0308C4A224221A0003E06C02C6C6C6C5C881 ),
    .INIT_04 ( 256'h403100C110301B1B1B53320ED202380C00413000448464003EC04F10FB080074 ),
    .INIT_05 ( 256'h84884C00C48801B1B1B1B2403B40C3C06D3B1B1B4A8800100243000060C00208 ),
    .INIT_06 ( 256'h4E000400C488894104880420C48820844020CC21120330210070308044880CC0 ),
    .INIT_07 ( 256'h7040C0C584CB0C5220E84CC0C40145F0CD79028DC3588C0400FB653CE7FA0800 ),
    .INIT_08 ( 256'h34117822040D1300F0C133C01320C3100D045F0804223203223C000240080048 ),
    .INIT_09 ( 256'h2100525C121370202200BC800882F100D0416088040244C03C2133C2032C3C40 ),
    .INIT_0A ( 256'h4084C00C4088C4004C88C4004C908C3044100C040C82081C7500F308CC83CC30 ),
    .INIT_0B ( 256'hC6C6440390184C0068B380040225581175403824D90CDDC2184134C014543008 ),
    .INIT_0C ( 256'h3B20020230B38C30EFFF10010C8F91F120820310320110C23400E4001008CC86 ),
    .INIT_0D ( 256'h230032130C222003C8A300C0C4E84ED02230B11B5201622841C243D0EC6C6464 ),
    .INIT_0E ( 256'h40020043041008C000ED3D3006D80002300C033C0C01280000020000800003C0 ),
    .INIT_0F ( 256'h40B0008CE0400AC0002201230030AC645C040000406C6B0800800F020000F000 ),
    .INIT_10 ( 256'h3AED60100190180022D13C50004330010C1B18020040008C14871DB000455000 ),
    .INIT_11 ( 256'h1834E4BD4A701A8080249B100000F000C010C30300400031020C0C0083000AE9 ),
    .INIT_12 ( 256'h08C80408C000C2044C003800800030C304C702000A1014E7F0E415F0709C4E70 ),
    .INIT_13 ( 256'h400CA700848291C468ED0000836D0302004408C308C20CC308C308C808C208C2 ),
    .INIT_14 ( 256'h70050700088100001CF1000D000000051392F729100FC06A22941A44A4E81AC1 ),
    .INIT_15 ( 256'h100030880300013C140CC4030CC0009010430033030803000B30100043003000 ),
    .INIT_16 ( 256'hC6C5303A10DC026C72B19C07C3C00951A06C6820036002F00600C0C200004C00 ),
    .INIT_17 ( 256'h00308C000DB1B1B1B17020002B1980300030C6C6BC01B14241CC0019420001B1 ),
    .INIT_18 ( 256'h01F1C22C3707A2B7024020C44210A3F113CB0B36302E40CCFC7D03B332001603 ),
    .INIT_19 ( 256'h004000C000C00C00C01028800600EC6C6C6C5084F30C000010000FC0401024C0 ),
    .INIT_1A ( 256'h3042CCF00304C9021D8CC43D4F0F53C11E3312542301FA3C8CC1042600120F02 ),
    .INIT_1B ( 256'h10C8031C8DC485AC48BFF323F0CF30CCFCC0E193EB10ECF38C64107A041E8101 ),
    .INIT_1C ( 256'hFC8CFC580FFB73F13AB3FD0B3C9FF242C93F24AC900ACFF28BF2411F049D6432 ),
    .INIT_1D ( 256'hC004C0FE240E30C073241C405324C3017307D338F0833F3300812724C9CC0EC3 ),
    .INIT_1E ( 256'hFC7A6C639B074DF30C4400108004FC493F06FE043316330004C7C0DB00130112 ),
    .INIT_1F ( 256'h96C036ECCC4424FC5E0DD0503313FF1CFC0F7C761DFC05A571D8243094383D26 ),
    .INIT_20 ( 256'h00000000000000002000000001402AAA89391093910C177C34689C75243F0125 ),
    .INIT_21 ( 256'hAAFF0055AAFF0055AAFF0055AAFF0055FFAA5500FFAA5500FFAA5500FFAA5500 ),
    .INIT_22 ( 256'h0055AAFF0055AAFF0055AAFF0055AAFF5500FFAA5500FFAA5500FFAA5500FFAA ),
    .INIT_23 ( 256'h852F852ED07AD0792F852F847AD07AD3852F852ED07AD0792F852F847AD07AD1 ),
    .INIT_24 ( 256'h852F852ED07AD0792F852F847AD07AD3852F852ED07AD0792F852F847AD07AD3 ),
    .INIT_25 ( 256'h00000000000000000000000000000000000020C41600802C7366CDB13E5CB8B3 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem2 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem2_DIPA<3>_UNCONNECTED , \NLW_Mram_mem2_DIPA<2>_UNCONNECTED , \NLW_Mram_mem2_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPA<0>_UNCONNECTED }),
    .WEA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DOA({\NLW_Mram_mem2_DOA<31>_UNCONNECTED , \NLW_Mram_mem2_DOA<30>_UNCONNECTED , \NLW_Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<28>_UNCONNECTED , \NLW_Mram_mem2_DOA<27>_UNCONNECTED , \NLW_Mram_mem2_DOA<26>_UNCONNECTED , \NLW_Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<24>_UNCONNECTED , \NLW_Mram_mem2_DOA<23>_UNCONNECTED , \NLW_Mram_mem2_DOA<22>_UNCONNECTED , \NLW_Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<20>_UNCONNECTED , \NLW_Mram_mem2_DOA<19>_UNCONNECTED , \NLW_Mram_mem2_DOA<18>_UNCONNECTED , \NLW_Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<16>_UNCONNECTED , \NLW_Mram_mem2_DOA<15>_UNCONNECTED , \NLW_Mram_mem2_DOA<14>_UNCONNECTED , \NLW_Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<12>_UNCONNECTED , \NLW_Mram_mem2_DOA<11>_UNCONNECTED , \NLW_Mram_mem2_DOA<10>_UNCONNECTED , \NLW_Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<8>_UNCONNECTED , \NLW_Mram_mem2_DOA<7>_UNCONNECTED , \NLW_Mram_mem2_DOA<6>_UNCONNECTED , \NLW_Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<4>_UNCONNECTED , \NLW_Mram_mem2_DOA<3>_UNCONNECTED , \NLW_Mram_mem2_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[3], 
basesoc_rom_bus_dat_r[2]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_mem2_DIB<26>_UNCONNECTED , \NLW_Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_mem2_DIB<23>_UNCONNECTED , \NLW_Mram_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<20>_UNCONNECTED , \NLW_Mram_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_mem2_DIB<14>_UNCONNECTED , \NLW_Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_mem2_DIB<11>_UNCONNECTED , \NLW_Mram_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<8>_UNCONNECTED , \NLW_Mram_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_mem2_DIB<2>_UNCONNECTED , \NLW_Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_mem2_DOB<26>_UNCONNECTED , \NLW_Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_mem2_DOB<23>_UNCONNECTED , \NLW_Mram_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<20>_UNCONNECTED , \NLW_Mram_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_mem2_DOB<14>_UNCONNECTED , \NLW_Mram_mem2_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_mem2_DOB<11>_UNCONNECTED , \NLW_Mram_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_mem2_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<8>_UNCONNECTED , \NLW_Mram_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_mem2_DOB<2>_UNCONNECTED , \NLW_Mram_mem2_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem2_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem2_DIA<31>_UNCONNECTED , \NLW_Mram_mem2_DIA<30>_UNCONNECTED , \NLW_Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<28>_UNCONNECTED , \NLW_Mram_mem2_DIA<27>_UNCONNECTED , \NLW_Mram_mem2_DIA<26>_UNCONNECTED , \NLW_Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<24>_UNCONNECTED , \NLW_Mram_mem2_DIA<23>_UNCONNECTED , \NLW_Mram_mem2_DIA<22>_UNCONNECTED , \NLW_Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<20>_UNCONNECTED , \NLW_Mram_mem2_DIA<19>_UNCONNECTED , \NLW_Mram_mem2_DIA<18>_UNCONNECTED , \NLW_Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<16>_UNCONNECTED , \NLW_Mram_mem2_DIA<15>_UNCONNECTED , \NLW_Mram_mem2_DIA<14>_UNCONNECTED , \NLW_Mram_mem2_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<12>_UNCONNECTED , \NLW_Mram_mem2_DIA<11>_UNCONNECTED , \NLW_Mram_mem2_DIA<10>_UNCONNECTED , \NLW_Mram_mem2_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<8>_UNCONNECTED , \NLW_Mram_mem2_DIA<7>_UNCONNECTED , \NLW_Mram_mem2_DIA<6>_UNCONNECTED , \NLW_Mram_mem2_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<4>_UNCONNECTED , \NLW_Mram_mem2_DIA<3>_UNCONNECTED , \NLW_Mram_mem2_DIA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h2002C00034000000000000000024000000000008000000000000000000000C00 ),
    .INIT_01 ( 256'h000040800000200C0000088000400C440300D010100040F13000000000400040 ),
    .INIT_02 ( 256'h004020200C0008F00C00005050000C00030100000000008711000FC040000400 ),
    .INIT_03 ( 256'h8050A0050180A07802800030000F100300100000000403C0CC00000000004000 ),
    .INIT_04 ( 256'h0000008020000000000402000000156C200084200C00E1802D407000B50C00C1 ),
    .INIT_05 ( 256'h0C0C0C0C0C04400000000090000000400000000007C000C002010000C0C0004C ),
    .INIT_06 ( 256'h0000000C0C0C0A200C0C051C0C0C000040200C00000000000070000C0C0C0C0C ),
    .INIT_07 ( 256'h6000400104080080006C0C0804000C600C0C0008C8FC0C00100C9B108F5E0000 ),
    .INIT_08 ( 256'h20400C034C80001004400302001030130C2040005CA26300043C0033440C0880 ),
    .INIT_09 ( 256'hC030402C025023030140080400008030400CA0044C220008013003000010000C ),
    .INIT_0A ( 256'h40404040404040404040404040A00FE00FE00C44006C00800C006000C000C000 ),
    .INIT_0B ( 256'h00000C00901C0C000080402740201C00A140202048007C402B4027402C1C0040 ),
    .INIT_0C ( 256'hBAC7026016B21740D218193400D97683000006000000001051100000200C0C00 ),
    .INIT_0D ( 256'h170CF3351C1337238C0000E00C80000C033020003000550C47075000000001F0 ),
    .INIT_0E ( 256'hC400305117300940C0001C33000D0C03F505020D4500440003017040560200D4 ),
    .INIT_0F ( 256'h0A3381C4C20220CE05E0001140F00000EC0CC0000000010C4040070910083480 ),
    .INIT_10 ( 256'h383C00210D34804841B01C1221CA2C000000030212000003001D037382484004 ),
    .INIT_11 ( 256'h00030000003B009210040000A001F0200490032012A5D0F0020C8048034100E3 ),
    .INIT_12 ( 256'h02C00C02C400C0FCCC033221020000C30C00000045000803C00003F0000E0000 ),
    .INIT_13 ( 256'h0300E0C008000A4000000300C3000000000C02C302C00AC102C002CC02C202C1 ),
    .INIT_14 ( 256'hB4001B20000000E0003400080000000080000000200000006004005C01600010 ),
    .INIT_15 ( 256'h000000000030000C0808C8034C00000010034030000023400F20000000041000 ),
    .INIT_16 ( 256'h0000333000A040000000090FC3D001408000001487C001F21C00C000010C0C00 ),
    .INIT_17 ( 256'h00000CC01000000000101008000040100800C0001100000080C8A00280480000 ),
    .INIT_18 ( 256'h2DDC0A20308382020629B10700164008601F083002020114E0C803344F249701 ),
    .INIT_19 ( 256'h400C088008C08C200480C00081480000000000B0040E3010C4608CD202000300 ),
    .INIT_1A ( 256'h0002FCBA1F33C9600D4FCF090B4242D23F1308C8E30C100FA0A00C0000007E4B ),
    .INIT_1B ( 256'h06C90B1C816C4096C4CFF131F04730C47CC04000000000000AD00279809E5039 ),
    .INIT_1C ( 256'h54F45424855E75507971542514959243491524B4920B45537D526D98340101B2 ),
    .INIT_1D ( 256'h403140B1140D3CCC622703002F240C0C7F339F2E809F1E6800012307C1A00421 ),
    .INIT_1E ( 256'h0000000000000002040CA2280C866402B7C9DD24D325D23200F5400500C101D5 ),
    .INIT_1F ( 256'h0400251C940724B2590842132901554454073B00000000000000000000000000 ),
    .INIT_20 ( 256'h28AAA4554000000002AA8155400000000AAABCAAABCA0000909000000023E017 ),
    .INIT_21 ( 256'h1B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E4 ),
    .INIT_22 ( 256'h1B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E4 ),
    .INIT_23 ( 256'hDC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7620 ),
    .INIT_24 ( 256'hDC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000010000000000000000000000000001 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem1 (
    .REGCEA(Mram_mem_27),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mram_mem_27),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_mem1_DIPA<2>_UNCONNECTED , \NLW_Mram_mem1_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPA<0>_UNCONNECTED }),
    .WEA({Mram_mem_27, Mram_mem_27, Mram_mem_27, Mram_mem_27}),
    .DOA({\NLW_Mram_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_mem1_DOA<26>_UNCONNECTED , \NLW_Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_mem1_DOA<23>_UNCONNECTED , \NLW_Mram_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<20>_UNCONNECTED , \NLW_Mram_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<16>_UNCONNECTED , \NLW_Mram_mem1_DOA<15>_UNCONNECTED , \NLW_Mram_mem1_DOA<14>_UNCONNECTED , \NLW_Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<12>_UNCONNECTED , \NLW_Mram_mem1_DOA<11>_UNCONNECTED , \NLW_Mram_mem1_DOA<10>_UNCONNECTED , \NLW_Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<8>_UNCONNECTED , \NLW_Mram_mem1_DOA<7>_UNCONNECTED , \NLW_Mram_mem1_DOA<6>_UNCONNECTED , \NLW_Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<4>_UNCONNECTED , \NLW_Mram_mem1_DOA<3>_UNCONNECTED , \NLW_Mram_mem1_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[1], 
basesoc_rom_bus_dat_r[0]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_mem1_DIB<26>_UNCONNECTED , \NLW_Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_mem1_DIB<23>_UNCONNECTED , \NLW_Mram_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<20>_UNCONNECTED , \NLW_Mram_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_mem1_DIB<14>_UNCONNECTED , \NLW_Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_mem1_DIB<11>_UNCONNECTED , \NLW_Mram_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<8>_UNCONNECTED , \NLW_Mram_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_mem1_DIB<2>_UNCONNECTED , \NLW_Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_mem1_DOB<26>_UNCONNECTED , \NLW_Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_mem1_DOB<23>_UNCONNECTED , \NLW_Mram_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<20>_UNCONNECTED , \NLW_Mram_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_mem1_DOB<14>_UNCONNECTED , \NLW_Mram_mem1_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_mem1_DOB<11>_UNCONNECTED , \NLW_Mram_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_mem1_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<8>_UNCONNECTED , \NLW_Mram_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_mem1_DOB<2>_UNCONNECTED , \NLW_Mram_mem1_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_mem1_DIA<26>_UNCONNECTED , \NLW_Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_mem1_DIA<23>_UNCONNECTED , \NLW_Mram_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<20>_UNCONNECTED , \NLW_Mram_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<16>_UNCONNECTED , \NLW_Mram_mem1_DIA<15>_UNCONNECTED , \NLW_Mram_mem1_DIA<14>_UNCONNECTED , \NLW_Mram_mem1_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<12>_UNCONNECTED , \NLW_Mram_mem1_DIA<11>_UNCONNECTED , \NLW_Mram_mem1_DIA<10>_UNCONNECTED , \NLW_Mram_mem1_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<8>_UNCONNECTED , \NLW_Mram_mem1_DIA<7>_UNCONNECTED , \NLW_Mram_mem1_DIA<6>_UNCONNECTED , \NLW_Mram_mem1_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<4>_UNCONNECTED , \NLW_Mram_mem1_DIA<3>_UNCONNECTED , \NLW_Mram_mem1_DIA<2>_UNCONNECTED , Mram_mem_27, Mram_mem_27})
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_en_2_BRB3 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mram_mem_27),
    .A2(Mram_mem_27),
    .A3(Mram_mem_27),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_383_o),
    .Q(Mshreg_ddrphy_rddata_en_2_BRB3_7163),
    .Q15(NLW_Mshreg_ddrphy_rddata_en_2_BRB3_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_en_2_BRB3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_en_2_BRB3_7163),
    .Q(ddrphy_rddata_en_2_BRB3_7049)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid4 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mram_mem_27),
    .A2(Mram_mem_27),
    .A3(Mram_mem_27),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(new_master_rdata_valid0_533),
    .Q(Mshreg_new_master_rdata_valid4_7164),
    .Q15(NLW_Mshreg_new_master_rdata_valid4_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid41 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid4_7164),
    .Q(new_master_rdata_valid41_7165)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_en_2_BRB1 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mram_mem_27),
    .A2(Mram_mem_27),
    .A3(Mram_mem_27),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(new_master_rdata_valid0_533),
    .Q(Mshreg_ddrphy_rddata_en_2_BRB1_7166),
    .Q15(NLW_Mshreg_ddrphy_rddata_en_2_BRB1_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_en_2_BRB1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_en_2_BRB1_7166),
    .Q(ddrphy_rddata_en_2_BRB1_7047)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_en_2_BRB4 (
    .A0(Mram_mem_27),
    .A1(Mram_mem_27),
    .A2(Mram_mem_27),
    .A3(Mram_mem_27),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(memadr_2[0]),
    .Q(Mshreg_ddrphy_rddata_en_2_BRB4_7167),
    .Q15(NLW_Mshreg_ddrphy_rddata_en_2_BRB4_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_en_2_BRB4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_en_2_BRB4_7167),
    .Q(ddrphy_rddata_en_2_BRB4_7050)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_en_2_BRB5 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mram_mem_27),
    .A2(Mram_mem_27),
    .A3(Mram_mem_27),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1078_OUT2151 ),
    .Q(Mshreg_ddrphy_rddata_en_2_BRB5_7168),
    .Q15(NLW_Mshreg_ddrphy_rddata_en_2_BRB5_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_en_2_BRB5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_en_2_BRB5_7168),
    .Q(ddrphy_rddata_en_2_BRB5_7051)
  );
  FDRE   sys_rst_shift1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(basesoc_sdram_tccdcon_ready),
    .R(sys_rst),
    .Q(sys_rst_shift1_7169)
  );
  FDRE   sys_rst_shift2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(sys_rst_shift1_7169),
    .R(sys_rst),
    .Q(sys_rst_shift2_7170)
  );
  FDRE   sys_rst_shift3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(sys_rst_shift2_7170),
    .R(sys_rst),
    .Q(sys_rst_shift3_7171)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  new_master_rdata_valid411 (
    .I0(new_master_rdata_valid41_7165),
    .I1(sys_rst_shift3_7171),
    .O(new_master_rdata_valid411_7172)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(new_master_rdata_valid411_7172),
    .R(sys_rst),
    .Q(new_master_rdata_valid4_535)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

