/home/lab/Documents/ServRISC/ServGuillem2024_abril/RTL/SPIfifoRX.v {1 {vlog -work work -stats=none /home/lab/Documents/ServRISC/ServGuillem2024_abril/RTL/SPIfifoRX.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SPIfifo

Top level modules:
	SPIfifo

} {} {}} /home/lab/Documents/ServRISC/ServGuillem2024_abril/FIFObench/tb_DataRegFIFO.v {2 {vlog -work work -stats=none /home/lab/Documents/ServRISC/ServGuillem2024_abril/FIFObench/tb_DataRegFIFO.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_DataRegFIFO
** Warning: /home/lab/Documents/ServRISC/ServGuillem2024_abril/FIFObench/tb_DataRegFIFO.v(99): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	tb_DataRegFIFO

} {} {}}
