library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity MEMORY is
		port (read, write, rst : in std_logic;
				addr : in std_logic_vector(31 downto 0) := (others => '0');
				data : inout std_logic_vector(31 downto 0));
end MEMORY;

architecture RTL of MEMORY is
  type ram_type is array (100 downto 0) of std_logic_vector (31 downto 0); 
    signal RAM : ram_type ;--:= (--1@@@@@@@ 1@@@@@@@  1@@@@@@@ 1@@@@@@@
                               --"00000000000000000000001000000000",
                              --1@@@@@@@ 1@@@@@@@  1@@@@@@@ 1@@@@@@@
                               --"00000101000000000000001000000011", --Rset [1-3]
                               --"00000100000000000000001000000000", --Nany
                               --1@@@@@@@ 1@@@@@@@  1@@@@@@@ 1@@@@@@@ 
                               --"00000011000000000000001000000100", --Obyte '4'
                               --"10000010000000010000001000000011", --Set_or [23]
                              --1@@@@@@@ 1@@@@@@@  1@@@@@@@ 1@@@@@@@
                               --"00000010000000100000000100000111", --Set [1-7]
                               --"00000001000000000000000100000001"); --Byte '1'
                               
    signal ADDR_REG : std_logic_vector(31 downto 0) ; 
begin

--math.nez
RAM(0) <= "00000001" & "00000000" & "00000000" & "00000010";
RAM(1) <= "00001010" & "00000000" & "00000000" & "00000001";
RAM(2) <= "00000000" & "00000000" & "00000000" & "00000000";
RAM(3) <= "00000000" & "00000000" & "00000000" & "00000000";
RAM(4) <= "00000001" & "00000000" & "00000000" & "00001000";
RAM(5) <= "00000001" & "00000000" & "00000000" & "00000111";
RAM(6) <= "00000001" & "00000000" & "00000000" & "00001001";
RAM(7) <= "00000000" & "00000000" & "00000000" & "00000000";
--RAM(0) <= "00000000" & "00000000" & "00000000" & "00000000";
--RAM(1) <= "00000101" & "00000000" & "00000010" & "00001000";
--RAM(2) <= "00000111" & "00000000" & "00000000" & "00000110";
--RAM(3) <= "00000010" & "00000000" & "00000000" & "00000000";
--RAM(4) <= "00000101" & "00000000" & "00000101" & "00001000";
--RAM(5) <= "00001101" & "00000011" & "00000000" & "00000000";
--RAM(6) <= "00000110" & "00000000" & "00000000" & "00000000";
--RAM(7) <= "00000000" & "00000000" & "00000000" & "00000000";
RAM(8) <= "00000101" & "00000000" & "00001001" & "00001111";
RAM(9) <= "00000111" & "00000000" & "00000000" & "00001101";
RAM(10) <= "00000010" & "00000000" & "00000000" & "00000001";
RAM(11) <= "00000101" & "00000000" & "00001100" & "00001111";
RAM(12) <= "00001101" & "00000000" & "00000000" & "00001010";
RAM(13) <= "00000110" & "00000000" & "00000000" & "00000000";
RAM(14) <= "00000000" & "00000000" & "00000000" & "00000000";
RAM(15) <= "00001010" & "00000000" & "00000000" & "00000000";
RAM(16) <= "00001011" & "00000000" & "00000000" & "00000000";
RAM(17) <= "00000001" & "00000000" & "00000000" & "00101000";
RAM(18) <= "00000101" & "00000000" & "00010011" & "00001000";
RAM(19) <= "00000111" & "00000000" & "00000000" & "00010111";
RAM(20) <= "00000010" & "00000000" & "00000000" & "00000000";
RAM(21) <= "00000101" & "00000000" & "00010110" & "00001000";
RAM(22) <= "00001101" & "00010100" & "00000000" & "00000000";
RAM(23) <= "00000001" & "00000000" & "00000000" & "00101001";
RAM(24) <= "00000110" & "00000000" & "00000000" & "00000000";
RAM(25) <= "00000010" & "00000000" & "00000000" & "00000010";
RAM(26) <= "00000100" & "00011000" & "00000000" & "00000010";

	
	
	process(read, write, rst)
	begin
		if(read = '1') then
			data <= RAM(CONV_INTEGER(addr));
		--elsif(write = '1') then
			--RAM(CONV_INTEGER(addr)) <= data;
		--elsif(rst = '1') then


		--else
			--data <= (others => '0');
		end if;
	end process;
	
end RTL;