![Synchronous FIFO Banner](Sync_fifo.png)


# ğŸ—‚ï¸ Synchronous FIFO Design and Verification

## ğŸ“Œ Project Overview

This repository contains the design and verification of a **Synchronous FIFO (First-In-First-Out) memory** using Verilog.
The FIFO is designed with parameterized depth and width, and verified through a comprehensive testbench to ensure correctness in various scenarios.

---

## âš™ï¸ Features

* Parameterized FIFO size (depth & width)
* Synchronous Read and Write operations
* Reset logic implementation
* FIFO Full and Empty flag handling
* Support for simultaneous Read & Write

---

## ğŸ§ª Test Cases Verified

The FIFO design has been validated against the following scenarios:

* Normal Write & Read operations
* FIFO Full condition
* FIFO Empty condition
* Write when FIFO is full
* Read when FIFO is empty
* Simultaneous Read & Write
* Reset condition behavior

---

## ğŸ“‚ Repository Structure

```
â”œâ”€â”€ sync_fifo.v       # FIFO Design file  
â”œâ”€â”€ sync_fifo_tb.v    # Testbench file  
â””â”€â”€ README.md         # Project documentation  
```

## ğŸ“Š Sample Output

* FIFO operations
* Flag status (Full / Empty)
* Test case validation

---

## ğŸš€ Future Enhancements

* Asynchronous FIFO implementation
* Gray code pointer-based design
* Coverage-driven verification

---

## ğŸ¤ Contributions

Contributions are welcome! Feel free to fork this repo and submit pull requests.

---

## ğŸ”— Connect with Me

* [LinkedIn](https://linkedin.com/in/rakesh-magapu-592b28221)
* Email: [rakeshmagapu5@gmail.com](mailto:rakeshmagapu5@gmail.com)
