
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 4.23

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.42 source latency state[0]$_DFFE_PN0P_/CLK ^
  -0.42 target latency y_out[4]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: y[14]$_DFFE_PN0P_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net100 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   103    1.40    0.13    0.15    1.38 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.98    0.37    1.75 ^ y[14]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.75   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.08    0.03    0.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.55    0.21    0.22    0.25 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.21    0.01    0.26 ^ clkbuf_3_6__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.12    0.07    0.16    0.42 ^ clkbuf_3_6__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6__leaf_clk (net)
                  0.07    0.00    0.42 ^ y[14]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.42   clock reconvergence pessimism
                          0.38    0.80   library removal time
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                  0.95   slack (MET)


Startpoint: z_in[15] (input port clocked by core_clock)
Endpoint: z[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v z_in[15] (in)
                                         z_in[15] (net)
                  0.00    0.00    0.20 v input40/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.13    0.12    0.15    0.35 v input40/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net41 (net)
                  0.13    0.02    0.37 v _1589_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.13    0.12    0.49 ^ _1589_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _0207_ (net)
                  0.13    0.00    0.49 ^ _1590_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.09    0.08    0.57 v _1590_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _0077_ (net)
                  0.09    0.00    0.57 v z[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.57   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.08    0.03    0.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.55    0.21    0.22    0.25 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.21    0.01    0.26 ^ clkbuf_3_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.14    0.08    0.16    0.42 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00    0.42 ^ z[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00    0.42   clock reconvergence pessimism
                          0.05    0.47   library hold time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: y[15]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net100 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   103    1.40    0.13    0.15    1.38 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  1.21    0.48    1.87 ^ y[15]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.87   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.19    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.08    0.03   10.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.55    0.21    0.22   10.25 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.21    0.01   10.26 ^ clkbuf_3_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.14    0.08    0.16   10.42 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.42 ^ y[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.42   clock reconvergence pessimism
                         -0.44    9.99   library recovery time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                  8.12   slack (MET)


Startpoint: iteration[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: z[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.08    0.03    0.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.55    0.21    0.22    0.25 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.21    0.01    0.26 ^ clkbuf_3_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.14    0.08    0.16    0.42 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00    0.42 ^ iteration[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.11    0.41    0.65    1.07 ^ iteration[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iteration[1] (net)
                  0.41    0.00    1.07 ^ _0885_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.16    0.16    0.24    1.32 ^ _0885_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0236_ (net)
                  0.16    0.00    1.32 ^ _0886_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.11    0.10    1.42 v _0886_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0237_ (net)
                  0.11    0.00    1.42 v _0887_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    13    0.18    0.20    0.24    1.66 v _0887_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0731_ (net)
                  0.20    0.01    1.67 v _1659_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.12    0.25    1.92 v _1659_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0742_ (net)
                  0.12    0.00    1.92 v _0889_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    2.14 v _0889_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0239_ (net)
                  0.08    0.00    2.14 v _0894_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.03    0.13    0.26    2.40 v _0894_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0716_ (net)
                  0.13    0.00    2.40 v _1649_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.18    0.29    2.69 v _1649_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0717_ (net)
                  0.18    0.00    2.69 v _0916_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.05    0.14    0.25    2.93 v _0916_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0263_ (net)
                  0.14    0.00    2.94 v _1157_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.10    3.03 ^ _1157_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0467_ (net)
                  0.12    0.00    3.03 ^ _1158_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.18    0.11    3.15 v _1158_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0468_ (net)
                  0.18    0.00    3.15 v _1161_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.02    0.10    0.36    3.51 ^ _1161_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0757_ (net)
                  0.10    0.00    3.51 ^ _1665_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.17    0.38    3.89 v _1665_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0759_ (net)
                  0.17    0.00    3.89 v _1541_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.16    4.05 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0164_ (net)
                  0.06    0.00    4.05 v _1542_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.14    0.25    4.30 v _1542_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0165_ (net)
                  0.14    0.00    4.30 v _1557_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.24    0.18    4.47 ^ _1557_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0179_ (net)
                  0.24    0.00    4.47 ^ _1558_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.20    0.14    4.62 v _1558_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0180_ (net)
                  0.20    0.00    4.62 v _1570_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.15    0.39    5.01 v _1570_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0190_ (net)
                  0.15    0.00    5.01 v _1584_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.23    5.24 v _1584_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0202_ (net)
                  0.09    0.00    5.24 v _1585_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.29    0.22    5.46 ^ _1585_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0203_ (net)
                  0.29    0.00    5.46 ^ _1588_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.03    0.13    0.35    5.81 v _1588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0206_ (net)
                  0.13    0.00    5.81 v _1590_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.32    0.20    6.02 ^ _1590_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _0077_ (net)
                  0.32    0.00    6.02 ^ z[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  6.02   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.19    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.08    0.03   10.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.55    0.21    0.22   10.25 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.21    0.01   10.26 ^ clkbuf_3_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.14    0.08    0.16   10.42 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.42 ^ z[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.42   clock reconvergence pessimism
                         -0.17   10.25   library setup time
                                 10.25   data required time
-----------------------------------------------------------------------------
                                 10.25   data required time
                                 -6.02   data arrival time
-----------------------------------------------------------------------------
                                  4.23   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: y[15]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net100 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   103    1.40    0.13    0.15    1.38 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  1.21    0.48    1.87 ^ y[15]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.87   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.19    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.08    0.03   10.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.55    0.21    0.22   10.25 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.21    0.01   10.26 ^ clkbuf_3_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.14    0.08    0.16   10.42 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.42 ^ y[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.42   clock reconvergence pessimism
                         -0.44    9.99   library recovery time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                  8.12   slack (MET)


Startpoint: iteration[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: z[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.08    0.03    0.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.55    0.21    0.22    0.25 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.21    0.01    0.26 ^ clkbuf_3_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.14    0.08    0.16    0.42 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00    0.42 ^ iteration[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.11    0.41    0.65    1.07 ^ iteration[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iteration[1] (net)
                  0.41    0.00    1.07 ^ _0885_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.16    0.16    0.24    1.32 ^ _0885_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0236_ (net)
                  0.16    0.00    1.32 ^ _0886_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.11    0.10    1.42 v _0886_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0237_ (net)
                  0.11    0.00    1.42 v _0887_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    13    0.18    0.20    0.24    1.66 v _0887_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0731_ (net)
                  0.20    0.01    1.67 v _1659_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.12    0.25    1.92 v _1659_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0742_ (net)
                  0.12    0.00    1.92 v _0889_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    2.14 v _0889_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0239_ (net)
                  0.08    0.00    2.14 v _0894_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.03    0.13    0.26    2.40 v _0894_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0716_ (net)
                  0.13    0.00    2.40 v _1649_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.18    0.29    2.69 v _1649_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0717_ (net)
                  0.18    0.00    2.69 v _0916_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.05    0.14    0.25    2.93 v _0916_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0263_ (net)
                  0.14    0.00    2.94 v _1157_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.10    3.03 ^ _1157_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0467_ (net)
                  0.12    0.00    3.03 ^ _1158_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.18    0.11    3.15 v _1158_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0468_ (net)
                  0.18    0.00    3.15 v _1161_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.02    0.10    0.36    3.51 ^ _1161_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0757_ (net)
                  0.10    0.00    3.51 ^ _1665_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.17    0.38    3.89 v _1665_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0759_ (net)
                  0.17    0.00    3.89 v _1541_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.16    4.05 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0164_ (net)
                  0.06    0.00    4.05 v _1542_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.14    0.25    4.30 v _1542_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0165_ (net)
                  0.14    0.00    4.30 v _1557_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.24    0.18    4.47 ^ _1557_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0179_ (net)
                  0.24    0.00    4.47 ^ _1558_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.20    0.14    4.62 v _1558_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0180_ (net)
                  0.20    0.00    4.62 v _1570_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.15    0.39    5.01 v _1570_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0190_ (net)
                  0.15    0.00    5.01 v _1584_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.23    5.24 v _1584_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0202_ (net)
                  0.09    0.00    5.24 v _1585_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.29    0.22    5.46 ^ _1585_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0203_ (net)
                  0.29    0.00    5.46 ^ _1588_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.03    0.13    0.35    5.81 v _1588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0206_ (net)
                  0.13    0.00    5.81 v _1590_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.32    0.20    6.02 ^ _1590_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _0077_ (net)
                  0.32    0.00    6.02 ^ z[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  6.02   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.19    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.08    0.03   10.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.55    0.21    0.22   10.25 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.21    0.01   10.26 ^ clkbuf_3_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.14    0.08    0.16   10.42 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.42 ^ z[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.42   clock reconvergence pessimism
                         -0.17   10.25   library setup time
                                 10.25   data required time
-----------------------------------------------------------------------------
                                 10.25   data required time
                                 -6.02   data arrival time
-----------------------------------------------------------------------------
                                  4.23   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.5854740142822266

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5662

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.21659573912620544

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9708

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: iteration[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: z[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.25    0.25 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.42 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.42 ^ iteration[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.65    1.07 ^ iteration[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.25    1.32 ^ _0885_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.10    1.42 v _0886_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.24    1.66 v _0887_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.27    1.92 v _1659_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.22    2.14 v _0889_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.26    2.40 v _0894_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.29    2.69 v _1649_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.25    2.93 v _0916_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.10    3.03 ^ _1157_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.11    3.15 v _1158_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.36    3.51 ^ _1161_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.38    3.89 v _1665_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.16    4.05 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.25    4.30 v _1542_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.18    4.47 ^ _1557_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.14    4.62 v _1558_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.39    5.01 v _1570_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.23    5.24 v _1584_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.22    5.46 ^ _1585_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.35    5.81 v _1588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.20    6.02 ^ _1590_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.00    6.02 ^ z[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           6.02   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.25   10.25 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17   10.42 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.42 ^ z[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   10.42   clock reconvergence pessimism
  -0.17   10.25   library setup time
          10.25   data required time
---------------------------------------------------------
          10.25   data required time
          -6.02   data arrival time
---------------------------------------------------------
           4.23   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: z[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: z[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.25    0.25 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.42 ^ clkbuf_3_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.42 ^ z[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.41    0.83 v z[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    1.04 v _1601_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.04 v z[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.04   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.25    0.25 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.42 ^ clkbuf_3_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.42 ^ z[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.42   clock reconvergence pessimism
   0.05    0.47   library hold time
           0.47   data required time
---------------------------------------------------------
           0.47   data required time
          -1.04   data arrival time
---------------------------------------------------------
           0.56   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.4212

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.4186

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
6.0152

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
4.2337

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
70.383362

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.73e-02   1.48e-02   6.51e-08   4.20e-02  14.0%
Combinational          1.60e-01   8.62e-02   2.44e-07   2.46e-01  81.8%
Clock                  8.13e-03   4.58e-03   3.92e-06   1.27e-02   4.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.95e-01   1.06e-01   4.23e-06   3.01e-01 100.0%
                          64.9%      35.1%       0.0%
