# seven-segmemt-hex-LCD-display
The 7-Segment Hexadecimal Display (VHDL) project converts a 4-bit binary input into a hexadecimal digit (0–9, A–F) and displays it on a 7-segment module, showcasing combinational logic design in VHDL.
