digraph "CFG for '_Z15kern_BlurBufferPfS_iii' function" {
	label="CFG for '_Z15kern_BlurBufferPfS_iii' function";

	Node0x4620e60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %13 = bitcast i8 addrspace(4)* %12 to i32 addrspace(4)*\l  %14 = load i32, i32 addrspace(4)* %13, align 4, !tbaa !7\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %16 = udiv i32 %14, %11\l  %17 = mul i32 %16, %11\l  %18 = icmp ugt i32 %14, %17\l  %19 = zext i1 %18 to i32\l  %20 = add i32 %16, %19\l  %21 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %22 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 16\l  %23 = bitcast i8 addrspace(4)* %22 to i32 addrspace(4)*\l  %24 = load i32, i32 addrspace(4)* %23, align 8, !tbaa !16\l  %25 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %26 = bitcast i8 addrspace(4)* %25 to i16 addrspace(4)*\l  %27 = load i16, i16 addrspace(4)* %26, align 2, !range !5, !invariant.load !6\l  %28 = zext i16 %27 to i32\l  %29 = udiv i32 %24, %28\l  %30 = mul i32 %29, %28\l  %31 = icmp ugt i32 %24, %30\l  %32 = zext i1 %31 to i32\l  %33 = add i32 %29, %32\l  %34 = tail call i32 @llvm.amdgcn.workgroup.id.z()\l  %35 = mul i32 %33, %34\l  %36 = add i32 %35, %21\l  %37 = mul i32 %36, %20\l  %38 = add i32 %37, %15\l  %39 = mul i32 %38, %11\l  %40 = add i32 %39, %6\l  %41 = sdiv i32 %40, %3\l  %42 = srem i32 %41, %4\l  %43 = sext i32 %40 to i64\l  %44 = getelementptr inbounds float, float addrspace(1)* %0, i64 %43\l  %45 = load float, float addrspace(1)* %44, align 4, !tbaa !17,\l... !amdgpu.noclobber !6\l  %46 = sub nsw i32 %40, %3\l  %47 = icmp sgt i32 %46, -1\l  br i1 %47, label %48, label %52\l|{<s0>T|<s1>F}}"];
	Node0x4620e60:s0 -> Node0x46253b0;
	Node0x4620e60:s1 -> Node0x4625440;
	Node0x46253b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#e97a5f70",label="{%48:\l48:                                               \l  %49 = zext i32 %46 to i64\l  %50 = getelementptr inbounds float, float addrspace(1)* %0, i64 %49\l  %51 = load float, float addrspace(1)* %50, align 4, !tbaa !17,\l... !amdgpu.noclobber !6\l  br label %52\l}"];
	Node0x46253b0 -> Node0x4625440;
	Node0x4625440 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%52:\l52:                                               \l  %53 = phi contract float [ %51, %48 ], [ 0.000000e+00, %5 ]\l  %54 = add nsw i32 %40, %3\l  %55 = icmp slt i32 %54, %2\l  br i1 %55, label %56, label %60\l|{<s0>T|<s1>F}}"];
	Node0x4625440:s0 -> Node0x4626960;
	Node0x4625440:s1 -> Node0x46269f0;
	Node0x4626960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%56:\l56:                                               \l  %57 = sext i32 %54 to i64\l  %58 = getelementptr inbounds float, float addrspace(1)* %0, i64 %57\l  %59 = load float, float addrspace(1)* %58, align 4, !tbaa !17,\l... !amdgpu.noclobber !6\l  br label %60\l}"];
	Node0x4626960 -> Node0x46269f0;
	Node0x46269f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%60:\l60:                                               \l  %61 = phi contract float [ %59, %56 ], [ 0.000000e+00, %52 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %62 = icmp slt i32 %40, %2\l  br i1 %62, label %63, label %74\l|{<s0>T|<s1>F}}"];
	Node0x46269f0:s0 -> Node0x4627170;
	Node0x46269f0:s1 -> Node0x46271c0;
	Node0x4627170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%63:\l63:                                               \l  %64 = fmul contract float %45, 0x3FE92B9660000000\l  %65 = icmp sgt i32 %42, 0\l  %66 = select contract i1 %65, float %53, float %45\l  %67 = add nsw i32 %4, -1\l  %68 = icmp slt i32 %42, %67\l  %69 = select contract i1 %68, float %61, float %45\l  %70 = fadd contract float %66, %69\l  %71 = fmul contract float %70, 0x3FBB405C20000000\l  %72 = fadd contract float %64, %71\l  %73 = getelementptr inbounds float, float addrspace(1)* %1, i64 %43\l  store float %72, float addrspace(1)* %73, align 4, !tbaa !17\l  br label %74\l}"];
	Node0x4627170 -> Node0x46271c0;
	Node0x46271c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%74:\l74:                                               \l  ret void\l}"];
}
