
AVRASM ver. 2.2.7  C:\Users\Bejamin\Documents\Polytech 2017-2018\Sensor and Microsystem Electronics\Project_uC\TestBuffer\main.asm Thu May 10 17:39:22 2018

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
C:\Users\Bejamin\Documents\Polytech 2017-2018\Sensor and Microsystem Electronics\Project_uC\TestBuffer\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
C:\Users\Bejamin\Documents\Polytech 2017-2018\Sensor and Microsystem Electronics\Project_uC\TestBuffer\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; TestBuffer MAIN.asm
                                 ;
                                 ; Created: 23-04-18 13:34:45
                                 ; Author : Laurent Storrer & Benjamin Wauthion
                                 ;
                                 
                                 ; ATTENTION POINTERS X,Y AND Z OCCUPIES THE REGISTERs 26-31 --> those registers cannot be used
                                 ; Register X: 26-27, Register Y: 28-29, Register Z:30-31
                                 
                                 .INCLUDE "m328pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .ORG 0x0000
000000 c020                      RJMP init
                                 .ORG 0x0020 ; a mettre en dehors pour juste assigner le Timer0OverflowInterrupt a l'adresse 20
000020 c118                      RJMP Timer0OverflowInterrupt
                                 
                                 ;Program memory cannot be changed at runtime, while data memory can. So what we do is to define values at "initbuffer" label to which 
                                 
                                 init:
                                 .EQU NBRE_BOAT = 0x3
                                 .EQU MAX_TRIES = 0x5
                                 ;%%%% Init counters for boat hits and miss %%%%%
                                 ;number of boats
000021 e0e1                      LDI ZL, 0x01
000022 e0f6                      LDI ZH, 0x06
000023 e073                      LDI R23, NBRE_BOAT
000024 8370                      ST Z, R23
                                 ;initialize counter of hits of boats
000025 e0e2                      LDI ZL, 0x02
000026 e0f6                      LDI ZH, 0x06
000027 e070                      LDI R23, 0x0
000028 8370                      ST Z, R23
                                 ;max number of allowed tries
000029 e0e3                      LDI ZL, 0x03
00002a e0f6                      LDI ZH, 0x06
00002b e075                      LDI R23, MAX_TRIES
00002c 8370                      ST Z, R23
                                 ;initialize counter of tries
00002d e0e4                      LDI ZL, 0x04
00002e e0f6                      LDI ZH, 0x06
00002f e070                      LDI R23, 0x0
000030 8370                      ST Z, R23
                                 
                                 ;%%%% Set the click of the joystick as input %%%%%
000031 9822                      CBI DDRB,2;Pin PB2 is an input
000032 9a2a                      SBI PORTB,2; Enable the pull-up resistor
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 ;%%%%% LEDS AS OUTPUT %%%%%%%%
000033 9a3a                      SBI DDRC,2 ; pin PC2 is an output
000034 9a42                      SBI PORTC,2 ; output Vcc => LED1 is turned off! (car la LED est active low, cf schema)
000035 9a3b                      SBI DDRC,3 ; pin PC3 is an output
000036 9a43                      SBI PORTC,3 ; output Vcc => LED1 is turned off! (car la LED est active low, cf schema)
                                 
                                 ;%%%%% JOYSTICK AS INPUT %%%%%%%%;
000037 9839                      CBI DDRC,1 ;choose potentiometer along direction y
                                 ; joystick initialization
000038 ee07                      LDI R16, 0b11100111		; put ADC on, enables first conversion, enables auto trigger, put interrupt off, prescaler = 2
000039 9300 007a                 STS ADCSRA, R16
00003b e000                      LDI R16, 0b00000000    ; free running mode
00003c 9300 007b                 STS ADCSRB, R16
00003e e601                      LDI R16, 0b01100001    ; selection ADC multiplexer and refernce voltage
00003f 9300 007c                 STS ADMUX, R16
000041 e000                      LDI R16, 0b00000000
000042 9300 0064                 STS PRR,R16
                                 ; result in ADCH
                                 
                                 ;%%%%%%%%%%%% PIN PB0 (switch) INITIALIZATION %%%%%%%%%%
000044 9820                      CBI DDRB,0;Pin PB0 is an input
000045 9a28                      SBI PORTB,0; Enable the pull-up resistor
                                 
                                 
                                 ;%%%%% KEYBOARD INITIALIZATION %%%%%%
000046 9850                      CBI DDRD,0 ;set columns as inputs
000047 9851                      CBI DDRD,1
000048 9852                      CBI DDRD,2
000049 9853                      CBI DDRD,3
                                 
00004a 9a54                      SBI DDRD,4 ;set rows as outputs
00004b 9a55                      SBI DDRD,5
00004c 9a56                      SBI DDRD,6
00004d 9a57                      SBI DDRD,7
                                 
00004e 9a58                      SBI PORTD,0 ;enable pull-up resistors on inputs (cannot do it on inputs)
00004f 9a59                      SBI PORTD,1
000050 9a5a                      SBI PORTD,2
000051 9a5b                      SBI PORTD,3
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%% POINTER FOR 1ST BUFFER: : LOADED STARTING AT DATA ADDRESS 0x0100 %%%%%%%%
000052 e2ee                      LDI ZL,low(initbuffer<<1) ;pointer to values in the program memory
000053 e0f4                      LDI ZH,high(initbuffer<<1)
                                 ; ARE THE SHIFTS OK ? Yes
                                 
000054 e0a0                      LDI XL,0x00 ;pointer to values in the data memory
000055 e0b1                      LDI XH,0x01
                                 ;--> donc X=XH+XL=0x0100
                                 
                                 ;%%fill the data memory %%
000056 e800                      LDI R16,0x80;=128
                                 loop:
000057 9145                      LPM R20,Z+
000058 934d                      ST X+,R20
000059 950a                      DEC R16
00005a f7e1                      BRNE loop
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%% SECOND BUFFER: LOADED STARTING AT DATA ADDRESS 0x0200 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
00005b eaee                      LDI ZL,low(playerbuffer<<1) ;pointer to values in the program memory
00005c e0f4                      LDI ZH,high(playerbuffer<<1)
                                 ; ARE THE SHIFTS OK ? Yes
                                 
00005d e0a0                      LDI XL,0x00 ;pointer to values in the data memory
00005e e0b2                      LDI XH,0x02
                                 ;--> donc X=XH+XL=0x0200
                                 
                                 ;%%fill the data memory %%
00005f e800                      LDI R16,0x80;=128
                                 loop2:
000060 9145                      LPM R20,Z+
000061 934d                      ST X+,R20
000062 950a                      DEC R16
000063 f7e1                      BRNE loop2
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 ;Screen as output
000064 9a23                      SBI DDRB,3
000065 9a24                      SBI DDRB,4
000066 9a25                      SBI DDRB,5
                                 
                                 ;SBI PORTB,3
                                 
000067 b003                      IN R0,PINB ;do R0 = PINB
000068 fa00                      BST R0,0; copy PB0 (bit 0 of PINB) to the T flag (the T of BST refers to flag T)
                                 
000069 f41e                      BRTC ButtonLow2
                                 
                                 ButtonHigh2: ; TO DO ONLY AT THE BEGINNING OF THE GAME
00006a e0a0                      	LDI XL,0x00 ;pointer to values in the data memory
00006b e0b1                      	LDI XH,0x01
00006c c002                      	RJMP follow
                                 
                                 ButtonLow2:
00006d e0a0                      	LDI XL,0x00 ;pointer to values in the data memory
00006e e0b2                      	LDI XH,0x02
                                 
                                 follow:
                                 
00006f e017                      LDI R17,0x7 ;DON'T MODIFY R17 AFTER, it is the counter of the line
                                 
                                 ; because of the shift register, the first data that you input will be displayed the last, thus we begin by sending the last row of the data matrix
                                 ; and we decrement the counter
                                 ;ADIW X,0x40 ;=56
                                 
                                 ;%%% ADDITION OF 2*64 to X, need carry addition because ADIW doesn't work because 64 is too high %%%%%
000070 e840                      LDI R20,0x80;=2*64=2*(56+8) !!!!CHANGED!!!
000071 0fa4                      ADD XL,R20
000072 f410                      BRCC nocarry
000073 e041                      LDI R20,0x01
000074 0fb4                      ADD XH,R20 ;if there is a carry
                                 nocarry:
                                 
                                 ;%%%%%%%%%%%% INITIALIZE INTERRUPTS %%%%%%%%%%%%%%%%%%%%%
000075 9478                      SEI ; dedicated instruction for general interrupts
000076 e021                      LDI R18, 0b00000001 ; specific interrupt for timer0
000077 9320 006e                 STS TIMSK0,R18
                                 ;%%%%%%%%%%%% INITIALIZE PRESCALER %%%%%%%%%%%%%%%%%%%%%%
                                 ; CBI TCCR0B,WGM02 ; 0b000 ;initialize timer --> no need car deja a zero
000079 e092                      LDI R25, 0b00000010
00007a bd95                      OUT TCCR0B, R25 ; prescaler = 64
                                 ;%%%%%%%%%%%% INITIALIZE TCNT %%%%%%%%%%%%%%%%%%%%%%%%%%%
00007b ef9f                      LDI R25,0xFF ; start value for TCNT
00007c bd96                      OUT TCNT0,R25 ; on utilise OUT car R0 est categorise comme un registre I/O
                                 
                                 main: 
                                 
                                 ;%%%%%%%%%%%%%%%%%%%% KEYBOARD LOOP %%%%%%%%%%%%%%%%%%%%%%%%%
00007d e070                      LDI R23,0x0 ;reinitialization of column position
                                 ;LDI R24,0x0 ;initialization of row position
                                 
                                 keyboard:
                                 	;take info from the joystick
00007e 9130 0079                 	LDS R19, ADCH ; R19 [0,255]   8 bits in upper reg of 10 bit ADC, drop two lsb
                                 
                                 ;%%%%%% put all rows to 1 at the beginning %%%%%%%%%%
000080 9a2c                      	SBI PORTB,4
                                 
000081 9a5c                      	SBI PORTD,4 
000082 9a5d                      	SBI PORTD,5 
000083 9a5e                      	SBI PORTD,6 
000084 9a5f                      	SBI PORTD,7 
                                 
000085 985c                      	CBI PORTD,4 ;write a zero on the first row (starting from below)
000086 0000                      	nop
000087 9b48                      	SBIS PIND,0
000088 c054                      	RJMP CPressed
000089 9b49                      	SBIS PIND,1
00008a c059                      	RJMP BPressed
00008b 9b4a                      	SBIS PIND,2
00008c c05e                      	RJMP Pressed0
00008d 9b4b                      	SBIS PIND,3
00008e c063                      	RJMP APressed
00008f 9a5c                      	SBI PORTD,4 ;write a zero on the first row (starting from below)
                                 
000090 985d                      	CBI PORTD,5;write a zero on the second row
000091 0000                      	nop
000092 9b48                      	SBIS PIND,0
000093 c065                      	RJMP DPressed
000094 9b49                      	SBIS PIND,1
000095 c06a                      	RJMP Pressed3
000096 9b4a                      	SBIS PIND,2
000097 c06f                      	RJMP Pressed2
000098 9b4b                      	SBIS PIND,3
000099 c074                      	RJMP Pressed1
00009a 9a5d                      	SBI PORTD,5 ;write a zero on the first row (starting from below)
                                 
00009b 985e                      	CBI PORTD,6;write a zero on the third row
00009c 0000                      	nop
00009d 9b48                      	SBIS PIND,0
00009e c076                      	RJMP EPressed
00009f 9b49                      	SBIS PIND,1
0000a0 c07b                      	RJMP Pressed6
0000a1 9b4a                      	SBIS PIND,2
0000a2 c080                      	RJMP Pressed5
0000a3 9b4b                      	SBIS PIND,3
0000a4 c023                      	RJMP Pressed4
0000a5 9a5e                      	SBI PORTD,6 ;write a zero on the first row (starting from below)
                                 
0000a6 985f                      	CBI PORTD,7;write a zero on the 4th row
0000a7 0000                      	nop
0000a8 9b48                      	SBIS PIND,0
0000a9 c080                      	RJMP FPressed
0000aa 9b49                      	SBIS PIND,1
0000ab c085                      	RJMP Pressed9
0000ac 9b4a                      	SBIS PIND,2
0000ad c021                      	RJMP Pressed8
0000ae 9b4b                      	SBIS PIND,3
0000af c026                      	RJMP Pressed7
0000b0 9a5f                      	SBI PORTD,7 ;write a zero on the first row (starting from below)
                                 
                                 	;SBI PORTC,3
                                 	;SBI PORTC,2
                                 
                                 	;%%% erase the screen if no key is pressed %%%
                                 /*	LDI YL,0x00 ;pointer to values in the data memory
                                 	LDI YH,0x02
                                 	LDI R24,0x80;=128
                                 	loop3:
                                 	;LPM R20,Z+
                                 	LDI R25,0b00000000
                                 	ST Y+,R25
                                 	DEC R24
                                 	BRNE loop3*/
                                 	;%%%%%%%%%%%%%%%%
                                 
                                 	;%% Erase last bit LED when key released %%
0000b1 e0e0                      	LDI ZL,0x00
0000b2 e0f4                      	LDI ZH,0x04 ;last bit stored at data memory 0x0400
0000b3 8170                      	LD R23,Z
0000b4 e0e0                      	LDI ZL,0x00
0000b5 e0f2                      	LDI ZH,0x02
                                 	
0000b6 0fe7                      	ADD ZL,R23
0000b7 f410                      	BRCC nocarry1000
0000b8 e071                      	LDI R23,0x01
0000b9 0ff7                      	ADD ZH,R23 ;if there is a carry
                                 	nocarry1000:
0000ba e070                      	LDI R23, 0b00000000
0000bb 8370                      	ST Z,R23
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 	;%% Erase last middle bit LED when key released %%
0000bc e0e0                      	LDI ZL,0x00
0000bd e0f5                      	LDI ZH,0x05 ;last bit stored at data memory 0x0500
0000be 8170                      	LD R23,Z
0000bf e0e0                      	LDI ZL,0x00
0000c0 e0f2                      	LDI ZH,0x02
                                 	
0000c1 0fe7                      	ADD ZL,R23
0000c2 f410                      	BRCC nocarry1001
0000c3 e071                      	LDI R23,0x01
0000c4 0ff7                      	ADD ZH,R23 ;if there is a carry
                                 	nocarry1001:
0000c5 e070                      	LDI R23, 0b00000000
0000c6 8370                      	ST Z,R23
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
0000c7 cfb6                      	RJMP keyboard
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 ;%%%% when key is pressed %%%%%
                                 Pressed4:
0000c8 e17c                      LDI R23,0x1C ;(1+1+32-8)
0000c9 940e 01fa                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
0000cb e17c                      LDI R23,0x1C ;because writeMiddleBit changed R23
0000cc 940e 0171                 CALL actionKey
0000ce cfae                      RJMP main
                                 Pressed8:
0000cf e578                      LDI R23,0x58 ;(11*8) put in hexa
0000d0 940e 01fa                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
0000d2 e578                      LDI R23,0x58 ;because writeMiddleBit changed R23
0000d3 940e 0171                 CALL actionKey
0000d5 cfa7                      RJMP main
                                 Pressed7:
0000d6 e17f                      LDI R23,0x1F
0000d7 940e 01fa                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
0000d9 e17f                      LDI R23,0x1F ;because writeMiddleBit changed R23
0000da 940e 0171                 CALL actionKey
0000dc cfa0                      RJMP main
                                 
                                 CPressed:  
0000dd e57c                      LDI R23,0x5C
0000de 940e 01fa                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
0000e0 e57c                      LDI R23,0x5C ;because writeMiddleBit changed R23
0000e1 940e 0171                 CALL actionKey
0000e3 cf99                      RJMP main
                                 BPressed:  
0000e4 e57b                      LDI R23,0x5B
0000e5 940e 01fa                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
0000e7 e57b                      LDI R23,0x5B ;because writeMiddleBit changed R23
0000e8 940e 0171                 CALL actionKey
0000ea cf92                      RJMP main
                                 Pressed0:  
0000eb e178                      LDI R23,0x18
0000ec 940e 01fa                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
0000ee e178                      LDI R23,0x18 ;because writeMiddleBit changed R23
0000ef 940e 0171                 CALL actionKey
0000f1 cf8b                      RJMP main
                                 APressed: 
0000f2 e57a                      LDI R23,0x5A
0000f3 940e 01fa                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
0000f5 e57a                      LDI R23,0x5A ;because writeMiddleBit changed R23
0000f6 940e 0171                 CALL actionKey
0000f8 cf84                      RJMP main
                                 DPressed:  
0000f9 e57d                      LDI R23,0x5D
0000fa 940e 01fa                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
0000fc e57d                      LDI R23,0x5D ;because writeMiddleBit changed R23
0000fd 940e 0171                 CALL actionKey
0000ff cf7d                      RJMP main
                                 Pressed3:
000100 e17b                      LDI R23,0x1B ;(1+1+32-8)
000101 940e 01fa                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000103 e17b                      LDI R23,0x1B ;because writeMiddleBit changed R23
000104 940e 0171                 CALL actionKey
000106 cf76                      RJMP main
                                 Pressed2:
000107 e17a                      LDI R23,0x1A ;(1+1+32-8)
000108 940e 01fa                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
00010a e17a                      LDI R23,0x1A ;because writeMiddleBit changed R23
00010b 940e 0171                 CALL actionKey
00010d cf6f                      RJMP main
                                 
                                 Pressed1:
00010e e179                      LDI R23,0x19 ;(1+1+32-8)
00010f 940e 01fa                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000111 e179                      LDI R23,0x19 ;because writeMiddleBit changed R23
000112 940e 0171                 CALL actionKey
000114 cf68                      RJMP main
                                 
                                 /*LDI ZL,0x00
                                 LDI ZH,0x04
                                 ST Z,R23
                                 CALL writeMiddleBit*/
                                 /*LDI R23,0x1
                                 CALL write5zeros*/
                                 
                                 
                                 EPressed:  
000115 e57e                      LDI R23,0x5E
000116 940e 01fa                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000118 e57e                      LDI R23,0x5E ;because writeMiddleBit changed R23
000119 940e 0171                 CALL actionKey
00011b cf61                      RJMP main
                                 Pressed6:
00011c e17e                      LDI R23,0x1E ;
00011d 940e 01fa                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
00011f e17e                      LDI R23,0x1E ;because writeMiddleBit changed R23
000120 940e 0171                 CALL actionKey
000122 cf5a                      RJMP main
                                 
                                 
                                 Pressed5: 
000123 e17d                      LDI R23,0x1D ;=(5+1+32-8) put in hexa, to select the middle of the case
000124 940e 01fa                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000126 e17d                      LDI R23,0x1D ;because writeMiddleBit changed R23
000127 940e 0171                 CALL actionKey
000129 cf53                      RJMP main
                                 
                                 
                                 FPressed: 
00012a e57f                      LDI R23,0x5F
00012b 940e 01fa                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
00012d e57f                      LDI R23,0x5F ;because writeMiddleBit changed R23
00012e 940e 0171                 CALL actionKey
000130 cf4c                      RJMP main
                                 Pressed9:
000131 e579                      LDI R23,0x59 ;
000132 940e 01fa                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000134 e579                      LDI R23,0x59 ;because writeMiddleBit changed R23
000135 940e 0171                 CALL actionKey
000137 cf45                      RJMP main
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 /*noKeyboard: ;thus here X=0x200
                                 LDI YL,0x00 ;pointer to values in the data memory
                                 LDI YH,0x02
                                 ADD YL,R23 ;add the value of R23 to X to change at its position
                                 BRCC nocarry3
                                 LDI R23,0x01
                                 ADD YH,R23 ;if there is a carry
                                 nocarry3:
                                 LDI R23,0b00000100 ;reuse R23, no link with previous R23
                                 ST Y,R23*/
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
000138 cf44                      RJMP main
                                 
                                 	Timer0OverflowInterrupt:
000139 930f                      		PUSH R16
00013a b70f                      		IN R16,SREG
00013b 930f                      		PUSH R16
                                 
                                 
00013c 9a2c                      		SBI PORTB,4
                                 
00013d 9718                      		SBIW X,0x8 ;substract immediate
                                 		;SBI PORTB,3
                                 
                                 		;%%%%%% COLUMNS %%%%%%%%%%%
                                 		;correspond to first line of blocks
00013e e008                      		LDI R16,0x8 ;compteur: 8  
                                 		;ADIW X,0x1 ; to counteract the first pre-decrement --> not sure !!!NEW!!! 
                                 		firstloop1:
00013f 915e                      			LD R21,-X ; attention PRE-decrement !!!NEW!!!
000140 940e 020c                 			CALL write5bits
000142 950a                      			DEC R16 ;decrement counter
000143 f7d9                      		BRNE firstloop1 ;branch if R16 is 0
                                 
                                 		;correspond to second line of blocks
000144 97d8                      		SBIW X,0x38	;56 in block term !!!NEW!!! : put SBIW and not ADIW
000145 e008                      		LDI R16,0x8 ;compteur: 8  
                                 		firstloop2:
000146 915e                      			LD R21,-X
000147 940e 020c                 			CALL write5bits
000149 950a                      			DEC R16 ;decrement counter
00014a f7d9                      		BRNE firstloop2 ;branch if R16 is 0
                                 
                                 
00014b e008                      		LDI R16,0x8
                                 		secondloop:
00014c 982b                      			CBI PORTB,3
00014d 1701                      			CP R16,R17
00014e f409                      			BRNE not_equal
                                 
00014f 9a2b                      			SBI PORTB,3
                                 
                                 			not_equal:
000150 9a2d                      			SBI PORTB,5
000151 982d                      			CBI PORTB,5
000152 950a                      			DEC R16
000153 f7c1                      			BRNE secondloop
                                 
000154 982c                      		CBI PORTB,4
000155 9a2c                      		SBI PORTB,4 ;
                                 		;WAIT FOR 100US
000156 ef2f                      		LDI R18,0xFF
                                 /*		waitloop:
                                 			NOP
                                 			NOP
                                 			NOP
                                 			NOP
                                 			NOP
                                 			DEC R18
                                 			BRNE waitloop*/
                                 
000157 982c                      		CBI PORTB,4  ;put in the beginning of next interrupt to avoid making the loop of nops
                                 
                                 		;%%% ADDITION OF 72 to X, car on fait +72 et -8 au dbut de l'itration suivante !!!NEW!!! %%%%%
000158 e448                      		LDI R20,0x48;=2*64=2*(56+8) !!!!CHANGED!!!
000159 0fa4                      		ADD XL,R20
00015a f410                      		BRCC nocarry2
00015b e041                      		LDI R20,0x01
00015c 0fb4                      		ADD XH,R20 ;if there is a carry
                                 		nocarry2:
                                 		;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
00015d 951a                      		DEC R17
00015e f471                      		BRNE dontinitR17
00015f e017                      		LDI R17,0x7
                                 
000160 b003                      		IN R0,PINB ;do R0 = PINB
000161 fa00                      		BST R0,0; copy PB0 (bit 0 of PINB) to the T flag (the T of BST refers to flag T)
000162 f41e                      		BRTC ButtonLow
                                 		ButtonHigh: ; TO DO ONLY AT THE BEGINNING OF THE GAME
000163 e0a0                      			LDI XL,0x00 ;pointer to values in the data memory
000164 e0b1                      			LDI XH,0x01
000165 c002                      			RJMP followinitR17
                                 		ButtonLow:
000166 e0a0                      			LDI XL,0x00 ;pointer to values in the data memory
000167 e0b2                      			LDI XH,0x02
                                 		followinitR17:
                                 		;%%% ADDITION OF 2*64 to X, need carry addition because ADIW doesn't work because 64 is too high %%%%%
000168 e840                      		LDI R20,0x80;=2*64=2*(56+8) !!!!CHANGED!!!
000169 0fa4                      		ADD XL,R20
00016a f410                      		BRCC dontinitR17
00016b e041                      		LDI R20,0x01
00016c 0fb4                      		ADD XH,R20 ;if there is a carry
                                 		dontinitR17:
                                 
00016d 910f                      		POP R16
00016e bf0f                      		OUT SREG,R16
00016f 910f                      		POP R16
000170 9518                      RETI
                                 
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%% FUNCTIONS %%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 actionKey: ;% ATTENTION REQUIRES R23 AS ARGUMENT, DIFFERENT FOR EACH KEY
                                 	;%% Stores middle bit for erasing when key released %%
000171 e0e0                      	LDI ZL,0x00
000172 e0f5                      	LDI ZH,0x05
000173 8370                      	ST Z,R23
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 	;take info from the joystick
000174 9130 0079                 	LDS R19, ADCH ; R19 [0,255]   8 bits in upper reg of 10 bit ADC, drop two lsb
                                 	; %%%%% init thresholds %%%%%%%%
000176 ec98                      	LDI R25,0xC8	;upper one 200 
000177 e48b                      	LDI R24,0x4B	;lower one 75
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
000178 1739                      	CP R19, R25
000179 f418                      	BRSH goTobiggerthanHthreshold
00017a 1783                      	CP R24, R19
00017b f480                      	BRSH goTolowerthanLthreshold
                                 
00017c c01d                      	RJMP goToNotwrite
                                 
                                 	goTobiggerthanHthreshold: 
00017d e180                      	LDI R24, 0x10
00017e 0f78                      	ADD R23, R24
00017f e0e0                      	LDI ZL,0x00
000180 e0f3                      	LDI ZH,0x03
000181 8370                      	ST Z,R23
000182 940e 01fa                 	CALL writeMiddleBit
000184 8170                      	LD R23,Z
                                 	;%% Stores for erasing when key released %%
000185 e0e0                      	LDI ZL,0x00
000186 e0f4                      	LDI ZH,0x04
000187 8370                      	ST Z,R23
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 	;%% Erase other point if joystick goes in other direction %%
000188 5270                      	SUBI R23,0x20
000189 940e 0203                 	CALL write5zeros
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
00018b c00e                      	RJMP goToNotwrite
                                 
                                 	goTolowerthanLthreshold:
00018c 5170                      	SUBI R23, 0x10
00018d e0e0                      	LDI ZL,0x00
00018e e0f3                      	LDI ZH,0x03
00018f 8370                      	ST Z,R23
000190 940e 01fa                 	CALL writeMiddleBit
000192 8170                      	LD R23,Z
                                 	;%% Stores for erasing when key released %%
000193 e0e0                      	LDI ZL,0x00
000194 e0f4                      	LDI ZH,0x04
000195 8370                      	ST Z,R23
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 	;%% Erase other point if joystick goes in other direction %%
000196 e280                      	LDI R24, 0x20
000197 0f78                      	ADD R23, R24
000198 940e 0203                 	CALL write5zeros
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 	goToNotwrite:
                                 	;get value of PINB and fire action (click of the joystick)
00019a b003                      	IN R0,PINB ;do R0 = PINB, whre R0 is a register
00019b fa02                      	BST R0,2; copy PB2 (bit 2 of PINB) to the T flag (the T of BST refers to flag T)
00019c f40e                      	BRTC JoyPressed; BRTC = Branch if T flag is cleared
00019d c01f                      	RJMP nothing
                                 
                                 	;%%%%%%%%%%%%%%%%% Check if a boat is hit %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 	JoyPressed:
                                 		;check in init buffer if a boat is present a the position
00019e e0e0                      		LDI ZL,0x00
00019f e0f3                      		LDI ZH,0x03
0001a0 8170                      		LD R23,Z
0001a1 e0e0                      		LDI ZL, 0x00 ;we reuse Z here, it is different from previous line
0001a2 e0f1                      		LDI ZH, 0x01
0001a3 0fe7                      		ADD ZL,R23
0001a4 f410                      		BRCC nocarry2F
0001a5 e071                      		LDI R23,0x01
0001a6 0ff7                      		ADD ZH,R23 ;if there is a carry
                                 
                                 		nocarry2F:
0001a7 8170                      		LD R23,Z	;put what is stocked in the adress 100+R23 in R23
                                 		;look if the value is a 0b00011111 (prescence of a boat) or 0b00000000
0001a8 e18f                      		LDI R24, 0b00011111 ; signature of a boat
0001a9 1787                      		CP R24, R23
0001aa f009                      		BREQ boatdetected
0001ab c00f                      		RJMP missed
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 	boatdetected:
0001ac 9843                      		CBI PORTC,3
0001ad 940e 01cc                 		CALL writeHitBoat
                                 		;%% Increment counter %%
0001af e0e2                      		LDI ZL,0x02
0001b0 e0f6                      		LDI ZH,0x06
0001b1 8180                      		LD R24,Z
0001b2 e091                      		LDI R25,0x1
0001b3 0f89                      		ADD R24,R25
0001b4 8380                      		ST Z,R24
0001b5 e0e1                      		LDI ZL,0x01
0001b6 e0f6                      		LDI ZH,0x06
0001b7 8190                      		LD R25,Z
0001b8 1789                      		CP R24,R25
0001b9 f021                      		BREQ victory
                                 		
0001ba c002                      		RJMP nothing
                                 	missed:	
0001bb 940e 01da                 		CALL writeMissedBoat
                                 	nothing:
0001bd 9508                      RET
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%% Victory %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 victory:
                                 ;%%% LOADING VICOTRY PATTERN AT 0x0200
0001be e2ee                      LDI ZL,low(victorybuffer<<1) ;pointer to values in the program memory
0001bf e0f5                      LDI ZH,high(victorybuffer<<1)
                                 ; ARE THE SHIFTS OK ? Yes
                                 
0001c0 e0c0                      LDI YL,0x00 ;pointer to values in the data memory
0001c1 e0d2                      LDI YH,0x02
                                 ;--> donc X=XH+XL=0x0200
                                 
                                 ;%%fill the data memory %%
0001c2 e890                      LDI R25,0x80;=128
                                 loopvictory:
0001c3 9145                      LPM R20,Z+
0001c4 9349                      ST Y+,R20
0001c5 950a                      DEC R16
0001c6 f7e1                      BRNE loopvictory
                                 
                                 ;% check if reset of the game
0001c7 b003                      IN R0,PINB ;do R0 = PINB
0001c8 fa00                      BST R0,0; copy PB0 (bit 0 of PINB) to the T flag (the T of BST refers to flag T)
                                 
0001c9 f40e                      BRTC ButtonLow3
                                 
                                 ButtonHigh3: 
0001ca ceb2                      	RJMP main
                                 
                                 ButtonLow3:
0001cb cff2                      	RJMP victory
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 	
                                 
                                 writeHitBoat:
0001cc e0e0                      	LDI ZL, 0x00
0001cd e0f4                      	LDI ZH, 0x04
0001ce 8170                      	LD R23, Z
0001cf e098                      	LDI R25, 0x8
0001d0 1b79                      	SUB R23, R25
0001d1 937f                      	PUSH R23
0001d2 940e 01f1                 	CALL write5bitsR23
0001d4 917f                      	POP R23
0001d5 0f79                      	ADD R23, R25
0001d6 0f79                      	ADD R23, R25
0001d7 940e 01f1                 	CALL write5bitsR23
0001d9 9508                      RET
                                 
                                 writeMissedBoat:
0001da e0e0                      	LDI ZL, 0x00
0001db e0f4                      	LDI ZH, 0x04
0001dc 8170                      	LD R23, Z
0001dd e098                      	LDI R25, 0x8
0001de 1b79                      	SUB R23, R25
0001df 937f                      	PUSH R23
0001e0 940e 01e8                 	CALL writeMiss
0001e2 917f                      	POP R23
0001e3 0f79                      	ADD R23, R25
0001e4 0f79                      	ADD R23, R25
0001e5 940e 01e8                 	CALL writeMiss
0001e7 9508                      RET
                                 
                                 writeMiss:
0001e8 e0c0                      	LDI YL,0x00 ;pointer to values in the data memory
0001e9 e0d2                      	LDI YH,0x02
0001ea 0fc7                      	ADD YL,R23 ;add the value of R23 to X to change at its position
0001eb f410                      	BRCC nocarry55
0001ec e071                      	LDI R23,0x01
0001ed 0fd7                      	ADD YH,R23 ;if there is a carry
                                 	nocarry55:
0001ee e171                      	LDI R23,0b00010001 ;reuse R23, no link with previous R23
0001ef 8378                      	ST Y,R23
0001f0 9508                      RET
                                 
                                 write5bitsR23:
0001f1 e0c0                      	LDI YL,0x00 ;pointer to values in the data memory
0001f2 e0d2                      	LDI YH,0x02
0001f3 0fc7                      	ADD YL,R23 ;add the value of R23 to X to change at its position
0001f4 f410                      	BRCC nocarry44
0001f5 e071                      	LDI R23,0x01
0001f6 0fd7                      	ADD YH,R23 ;if there is a carry
                                 	nocarry44:
0001f7 e17f                      	LDI R23,0b00011111 ;reuse R23, no link with previous R23
0001f8 8378                      	ST Y,R23
0001f9 9508                      RET
                                 
                                 writeMiddleBit:
0001fa e0c0                      	LDI YL,0x00 ;pointer to values in the data memory
0001fb e0d2                      	LDI YH,0x02
0001fc 0fc7                      	ADD YL,R23 ;add the value of R23 to X to change at its position
0001fd f410                      	BRCC nocarry3
0001fe e071                      	LDI R23,0x01
0001ff 0fd7                      	ADD YH,R23 ;if there is a carry
                                 	nocarry3:
000200 e074                      	LDI R23,0b00000100 ;reuse R23, no link with previous R23
000201 8378                      	ST Y,R23
000202 9508                      RET
                                 
                                 write5zeros:
000203 e0c0                      	LDI YL,0x00 ;pointer to values in the data memory
000204 e0d2                      	LDI YH,0x02
000205 0fc7                      	ADD YL,R23 ;add the value of R23 to X to change at its position
000206 f410                      	BRCC nocarry4
000207 e071                      	LDI R23,0x01
000208 0fd7                      	ADD YH,R23 ;if there is a carry
                                 	nocarry4:
000209 e070                      	LDI R23,0b00000000 ;reuse R23, no link with previous R23
00020a 8378                      	ST Y,R23
00020b 9508                      RET
                                 
                                 write5bits:
00020c e065                      	LDI R22, 0x5
                                 	loop_write5:
00020d fb50                      	BST R21,0
00020e 982b                      	CBI PORTB,3
00020f f40e                      	BRTC write_0	;0 into the T flag
                                 	write_1:
000210 9a2b                      		SBI PORTB,3
                                 	write_0:
000211 9a2d                      	SBI PORTB,5
000212 982d                      	CBI PORTB,5
                                 
000213 9556                      	LSR R21 ; logical shift register R21 to the right !!!NEW!!! -->pas sur
                                 
000214 956a                      	DEC R22
000215 f7b9                      	BRNE loop_write5
000216 9508                      RET
                                 
                                 ;%%%%%%%%%%%%%%%%%% BUFFERS STORED IN THE PROGRAM MEMORY: CANNOT BE CHANGED AT RUNTIME %%%%%%%%%%%%%%%%%%%%%
                                 ;Attention only the 5 LSB of each compartment will be used for the 5 columns
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%% BUFFER TO STORE THE SHIPS %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 initbuffer:
000217 1f00
000218 0000
000219 1f00
00021a 0000                      .db 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000
00021b 1f00
00021c 0000
00021d 1f00
00021e 0000                      .db 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000
00021f 1f00
000220 0000
000221 1f00
000222 0000                      .db 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000
000223 0000
000224 0000
000225 0000
000226 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000227 0000
000228 0000
000229 0000
00022a 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00022b 0000
00022c 0000
00022d 0000
00022e 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00022f 0000
000230 0000
000231 0000
000232 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
000233 0000
000234 0000
000235 0000
000236 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 ; "fake column", not to display
                                 
000237 0000
000238 1f00
000239 0000
00023a 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00023b 0000
00023c 1f00
00023d 0000
00023e 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00023f 0000
000240 1f00
000241 0000
000242 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000243 0000
000244 0000
000245 0000
000246 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000247 0000
000248 0000
000249 0000
00024a 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00024b 0000
00024c 0000
00024d 0000
00024e 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00024f 0000
000250 0000
000251 0000
000252 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
000253 0000
000254 0000
000255 0000
000256 1f00                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00011111 ; "fake column", not to display
                                 
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%% Second buffer for the players to try to shoot %%%%%%%%%%%%%%%%%%%%%%%%%
                                 playerbuffer:
000257 0000
000258 0000
000259 0000
00025a 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00025b 0000
00025c 0000
00025d 0000
00025e 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00025f 0000
000260 0000
000261 0000
000262 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
000263 0000
000264 0000
000265 0000
000266 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000267 0000
000268 0000
000269 0000
00026a 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00026b 0000
00026c 0000
00026d 0000
00026e 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00026f 0000
000270 0000
000271 0000
000272 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
000273 0000
000274 0000
000275 0000
000276 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 ; "fake column", not to display
                                 
000277 0000
000278 0000
000279 0000
00027a 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00027b 0000
00027c 0000
00027d 0000
00027e 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00027f 0000
000280 0000
000281 0000
000282 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
000283 0000
000284 0000
000285 0000
000286 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000287 0000
000288 0000
000289 0000
00028a 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00028b 0000
00028c 0000
00028d 0000
00028e 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00028f 0000
000290 0000
000291 0000
000292 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
000293 0000
000294 0000
000295 0000
000296 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 ; "fake column", not to display
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%% Victory Matrix %%%%%%%%%%%%%%%%%%%%%%%%%
                                 victorybuffer:
000297 1f00
000298 1f1f
000299 1f11
00029a 0011                      .db 0b00000000, 0b00011111, 0b00011111, 0b00011111, 0b00010001, 0b00011111, 0b00010001, 0b00000000
00029b 1100
00029c 1110
00029d 0411
00029e 0011                      .db 0b00000000, 0b00010001, 0b00010000, 0b00010001, 0b00010001, 0b00000100, 0b00010001, 0b00000000
00029f 1100
0002a0 1f10
0002a1 0411
0002a2 0011                      .db 0b00000000, 0b00010001, 0b00010000, 0b00011111, 0b00010001, 0b00000100, 0b00010001, 0b00000000 
0002a3 1f00
0002a4 111f
0002a5 0411
0002a6 0015                      .db 0b00000000, 0b00011111, 0b00011111, 0b00010001, 0b00010001, 0b00000100, 0b00010101, 0b00000000
0002a7 1100
0002a8 1110
0002a9 0411
0002aa 0004                      .db 0b00000000, 0b00010001, 0b00010000, 0b00010001, 0b00010001, 0b00000100, 0b00000100, 0b00000000
0002ab 1100
0002ac 1110
0002ad 0411
0002ae 0004                      .db 0b00000000, 0b00010001, 0b00010000, 0b00010001, 0b00010001, 0b00000100, 0b00000100, 0b00000000
0002af 1f00
0002b0 111f
0002b1 041f
0002b2 0004                      .db 0b00000000, 0b00011111, 0b00011111, 0b00010001, 0b00011111, 0b00000100, 0b00000100, 0b00000000 
0002b3 0000
0002b4 0000
0002b5 0000
0002b6 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 ; "fake column", not to display
                                 
0002b7 0000
0002b8 0000
0002b9 0000
0002ba 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002bb 0000
0002bc 0000
0002bd 0000
0002be 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002bf 0000
0002c0 0000
0002c1 0000
0002c2 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
0002c3 0000
0002c4 0000
0002c5 0000
0002c6 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002c7 0000
0002c8 0000
0002c9 0000
0002ca 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002cb 0000
0002cc 0000
0002cd 0000
0002ce 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002cf 0000
0002d0 0000
0002d1 0000
0002d2 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
0002d3 0000
0002d4 0000
0002d5 0000


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   6 y  :   5 z  :  25 r0 :   8 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  26 r17:   4 r18:   3 r19:   4 r20:  18 
r21:   4 r22:   2 r23: 102 r24:  12 r25:  19 r26:   9 r27:   9 r28:   9 
r29:   9 r30:  25 r31:  25 
Registers used: 20 out of 35 (57.1%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  27 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :  10 brcs  :   0 break :   0 breq  :   2 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   9 brpl  :   0 brsh  :   2 brtc  :   5 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   5 call  :  44 cbi   :  18 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   5 cpc   :   0 
cpi   :   0 cpse  :   0 dec   :   8 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   5 inc   :   0 jmp   :   0 
ld    :  12 ldd   :   0 ldi   : 147 lds   :   2 lpm   :   3 lsl   :   0 
lsr   :   1 mov   :   0 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   4 or    :   0 ori   :   0 out   :   3 pop   :   4 
push  :   4 rcall :   0 ret   :   8 reti  :   1 rjmp  :  45 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  32 sbic  :   0 sbis  :  16 
sbiw  :   2 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  19 std   :   0 sts   :   5 
sub   :   2 subi  :   2 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 32 out of 113 (28.3%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0005ae   1008    384   1392   32768   4.2%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
