Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct 12 18:11:01 2022
| Host         : LAPTOP-F74GHAFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Time_Clock_timing_summary_routed.rpt -pb Time_Clock_timing_summary_routed.pb -rpx Time_Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Time_Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (89)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: Clock_Div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (89)
-------------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.106        0.000                      0                   33        0.264        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.106        0.000                      0                   33        0.264        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 Clock_Div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.890ns (23.015%)  route 2.977ns (76.985%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    Clock_Div/CLK
    SLICE_X38Y42         FDCE                                         r  Clock_Div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  Clock_Div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.816     6.420    Clock_Div/r_counter[4]
    SLICE_X37Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.544 r  Clock_Div/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.263     6.807    Clock_Div/r_counter[31]_i_8_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  Clock_Div/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.898     8.828    Clock_Div/r_counter[31]_i_3_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I1_O)        0.124     8.952 r  Clock_Div/r_counter[31]_i_1/O
                         net (fo=1, routed)           0.000     8.952    Clock_Div/r_counter_0[31]
    SLICE_X37Y49         FDCE                                         r  Clock_Div/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    Clock_Div/CLK
    SLICE_X37Y49         FDCE                                         r  Clock_Div/r_counter_reg[31]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y49         FDCE (Setup_fdce_C_D)        0.031    15.058    Clock_Div/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 Clock_Div/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.890ns (23.676%)  route 2.869ns (76.324%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    Clock_Div/CLK
    SLICE_X38Y48         FDCE                                         r  Clock_Div/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  Clock_Div/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.953     6.558    Clock_Div/r_counter[28]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.682 r  Clock_Div/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.403     7.085    Clock_Div/r_counter[31]_i_9_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.209 r  Clock_Div/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.513     8.722    Clock_Div/r_counter[31]_i_4_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.846 r  Clock_Div/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.846    Clock_Div/r_counter_0[5]
    SLICE_X37Y43         FDCE                                         r  Clock_Div/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    Clock_Div/CLK
    SLICE_X37Y43         FDCE                                         r  Clock_Div/r_counter_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.031    15.057    Clock_Div/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 Clock_Div/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.890ns (23.689%)  route 2.867ns (76.311%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    Clock_Div/CLK
    SLICE_X38Y48         FDCE                                         r  Clock_Div/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  Clock_Div/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.953     6.558    Clock_Div/r_counter[28]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.682 r  Clock_Div/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.403     7.085    Clock_Div/r_counter[31]_i_9_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.209 r  Clock_Div/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.511     8.720    Clock_Div/r_counter[31]_i_4_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.844 r  Clock_Div/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.844    Clock_Div/r_counter_0[11]
    SLICE_X37Y43         FDCE                                         r  Clock_Div/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    Clock_Div/CLK
    SLICE_X37Y43         FDCE                                         r  Clock_Div/r_counter_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.029    15.055    Clock_Div/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 Clock_Div/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.890ns (23.733%)  route 2.860ns (76.267%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    Clock_Div/CLK
    SLICE_X38Y48         FDCE                                         r  Clock_Div/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  Clock_Div/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.953     6.558    Clock_Div/r_counter[28]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.682 r  Clock_Div/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.403     7.085    Clock_Div/r_counter[31]_i_9_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.209 r  Clock_Div/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.504     8.713    Clock_Div/r_counter[31]_i_4_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.837 r  Clock_Div/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.837    Clock_Div/r_counter_0[7]
    SLICE_X37Y43         FDCE                                         r  Clock_Div/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    Clock_Div/CLK
    SLICE_X37Y43         FDCE                                         r  Clock_Div/r_counter_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.032    15.058    Clock_Div/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 Clock_Div/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.890ns (23.866%)  route 2.839ns (76.134%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    Clock_Div/CLK
    SLICE_X38Y48         FDCE                                         r  Clock_Div/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  Clock_Div/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.953     6.558    Clock_Div/r_counter[28]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.682 r  Clock_Div/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.403     7.085    Clock_Div/r_counter[31]_i_9_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.209 r  Clock_Div/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.483     8.692    Clock_Div/r_counter[31]_i_4_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I2_O)        0.124     8.816 r  Clock_Div/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.816    Clock_Div/r_counter_0[13]
    SLICE_X37Y45         FDCE                                         r  Clock_Div/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    Clock_Div/CLK
    SLICE_X37Y45         FDCE                                         r  Clock_Div/r_counter_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDCE (Setup_fdce_C_D)        0.029    15.055    Clock_Div/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 Clock_Div/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 0.890ns (23.873%)  route 2.838ns (76.127%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    Clock_Div/CLK
    SLICE_X38Y48         FDCE                                         r  Clock_Div/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  Clock_Div/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.953     6.558    Clock_Div/r_counter[28]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.682 r  Clock_Div/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.403     7.085    Clock_Div/r_counter[31]_i_9_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.209 r  Clock_Div/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.482     8.691    Clock_Div/r_counter[31]_i_4_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I2_O)        0.124     8.815 r  Clock_Div/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.815    Clock_Div/r_counter_0[14]
    SLICE_X37Y45         FDCE                                         r  Clock_Div/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    Clock_Div/CLK
    SLICE_X37Y45         FDCE                                         r  Clock_Div/r_counter_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDCE (Setup_fdce_C_D)        0.031    15.057    Clock_Div/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 Clock_Div/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.890ns (23.664%)  route 2.871ns (76.336%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    Clock_Div/CLK
    SLICE_X38Y48         FDCE                                         r  Clock_Div/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  Clock_Div/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.953     6.558    Clock_Div/r_counter[28]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.682 r  Clock_Div/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.403     7.085    Clock_Div/r_counter[31]_i_9_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.209 r  Clock_Div/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.515     8.724    Clock_Div/r_counter[31]_i_4_n_0
    SLICE_X38Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.848 r  Clock_Div/r_counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.848    Clock_Div/r_counter_0[2]
    SLICE_X38Y42         FDCE                                         r  Clock_Div/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    Clock_Div/CLK
    SLICE_X38Y42         FDCE                                         r  Clock_Div/r_counter_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)        0.077    15.102    Clock_Div/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  6.254    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 Clock_Div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.890ns (24.003%)  route 2.818ns (75.997%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    Clock_Div/CLK
    SLICE_X38Y42         FDCE                                         r  Clock_Div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  Clock_Div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.816     6.420    Clock_Div/r_counter[4]
    SLICE_X37Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.544 r  Clock_Div/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.263     6.807    Clock_Div/r_counter[31]_i_8_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  Clock_Div/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.739     8.669    Clock_Div/r_counter[31]_i_3_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.793 r  Clock_Div/r_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     8.793    Clock_Div/r_counter_0[27]
    SLICE_X37Y48         FDCE                                         r  Clock_Div/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    Clock_Div/CLK
    SLICE_X37Y48         FDCE                                         r  Clock_Div/r_counter_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y48         FDCE (Setup_fdce_C_D)        0.031    15.058    Clock_Div/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.268ns  (required time - arrival time)
  Source:                 Clock_Div/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.890ns (23.727%)  route 2.861ns (76.273%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    Clock_Div/CLK
    SLICE_X38Y48         FDCE                                         r  Clock_Div/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  Clock_Div/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.953     6.558    Clock_Div/r_counter[28]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.682 r  Clock_Div/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.403     7.085    Clock_Div/r_counter[31]_i_9_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.209 r  Clock_Div/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.505     8.714    Clock_Div/r_counter[31]_i_4_n_0
    SLICE_X38Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.838 r  Clock_Div/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.838    Clock_Div/r_counter_0[4]
    SLICE_X38Y42         FDCE                                         r  Clock_Div/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    Clock_Div/CLK
    SLICE_X38Y42         FDCE                                         r  Clock_Div/r_counter_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)        0.081    15.106    Clock_Div/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  6.268    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 Clock_Div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.890ns (24.060%)  route 2.809ns (75.940%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    Clock_Div/CLK
    SLICE_X38Y42         FDCE                                         r  Clock_Div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  Clock_Div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.816     6.420    Clock_Div/r_counter[4]
    SLICE_X37Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.544 r  Clock_Div/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.263     6.807    Clock_Div/r_counter[31]_i_8_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  Clock_Div/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.730     8.660    Clock_Div/r_counter[31]_i_3_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I1_O)        0.124     8.784 r  Clock_Div/r_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     8.784    Clock_Div/r_counter_0[30]
    SLICE_X37Y49         FDCE                                         r  Clock_Div/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    Clock_Div/CLK
    SLICE_X37Y49         FDCE                                         r  Clock_Div/r_counter_reg[30]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y49         FDCE (Setup_fdce_C_D)        0.031    15.058    Clock_Div/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  6.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clock_Div/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    Clock_Div/CLK
    SLICE_X38Y46         FDCE                                         r  Clock_Div/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  Clock_Div/r_clk_reg/Q
                         net (fo=2, routed)           0.175     1.785    Clock_Div/r_clk
    SLICE_X38Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  Clock_Div/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.830    Clock_Div/r_clk_i_1_n_0
    SLICE_X38Y46         FDCE                                         r  Clock_Div/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    Clock_Div/CLK
    SLICE_X38Y46         FDCE                                         r  Clock_Div/r_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y46         FDCE (Hold_fdce_C_D)         0.120     1.566    Clock_Div/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 Clock_Div/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    Clock_Div/CLK
    SLICE_X38Y42         FDCE                                         r  Clock_Div/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  Clock_Div/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.233     1.842    Clock_Div/r_counter[0]
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  Clock_Div/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.887    Clock_Div/r_counter_0[0]
    SLICE_X38Y42         FDCE                                         r  Clock_Div/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    Clock_Div/CLK
    SLICE_X38Y42         FDCE                                         r  Clock_Div/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.121     1.566    Clock_Div/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 Clock_Div/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.231ns (45.631%)  route 0.275ns (54.369%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    Clock_Div/CLK
    SLICE_X37Y42         FDCE                                         r  Clock_Div/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  Clock_Div/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.201     1.787    Clock_Div/r_counter[1]
    SLICE_X37Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.832 r  Clock_Div/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.074     1.906    Clock_Div/r_counter[31]_i_3_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I1_O)        0.045     1.951 r  Clock_Div/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.951    Clock_Div/r_counter_0[3]
    SLICE_X37Y42         FDCE                                         r  Clock_Div/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    Clock_Div/CLK
    SLICE_X37Y42         FDCE                                         r  Clock_Div/r_counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.092     1.537    Clock_Div/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 Clock_Div/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.541%)  route 0.276ns (54.459%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    Clock_Div/CLK
    SLICE_X37Y42         FDCE                                         r  Clock_Div/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  Clock_Div/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.201     1.787    Clock_Div/r_counter[1]
    SLICE_X37Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.832 r  Clock_Div/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.075     1.907    Clock_Div/r_counter[31]_i_3_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I1_O)        0.045     1.952 r  Clock_Div/r_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.952    Clock_Div/r_counter_0[1]
    SLICE_X37Y42         FDCE                                         r  Clock_Div/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    Clock_Div/CLK
    SLICE_X37Y42         FDCE                                         r  Clock_Div/r_counter_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.091     1.536    Clock_Div/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 Clock_Div/r_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.231ns (39.660%)  route 0.351ns (60.340%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    Clock_Div/CLK
    SLICE_X37Y48         FDCE                                         r  Clock_Div/r_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  Clock_Div/r_counter_reg[24]/Q
                         net (fo=2, routed)           0.203     1.791    Clock_Div/r_counter[24]
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.045     1.836 r  Clock_Div/r_counter[31]_i_4/O
                         net (fo=32, routed)          0.148     1.985    Clock_Div/r_counter[31]_i_4_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I2_O)        0.045     2.030 r  Clock_Div/r_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     2.030    Clock_Div/r_counter_0[26]
    SLICE_X38Y48         FDCE                                         r  Clock_Div/r_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    Clock_Div/CLK
    SLICE_X38Y48         FDCE                                         r  Clock_Div/r_counter_reg[26]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X38Y48         FDCE (Hold_fdce_C_D)         0.120     1.583    Clock_Div/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 Clock_Div/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.231ns (42.690%)  route 0.310ns (57.310%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    Clock_Div/CLK
    SLICE_X37Y44         FDCE                                         r  Clock_Div/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Clock_Div/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.199     1.786    Clock_Div/r_counter[10]
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.045     1.831 r  Clock_Div/r_counter[31]_i_2/O
                         net (fo=32, routed)          0.111     1.942    Clock_Div/r_counter[31]_i_2_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.045     1.987 r  Clock_Div/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.987    Clock_Div/r_counter_0[9]
    SLICE_X37Y44         FDCE                                         r  Clock_Div/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    Clock_Div/CLK
    SLICE_X37Y44         FDCE                                         r  Clock_Div/r_counter_reg[9]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.092     1.538    Clock_Div/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 Clock_Div/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.231ns (42.611%)  route 0.311ns (57.389%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    Clock_Div/CLK
    SLICE_X37Y44         FDCE                                         r  Clock_Div/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Clock_Div/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.199     1.786    Clock_Div/r_counter[10]
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.045     1.831 r  Clock_Div/r_counter[31]_i_2/O
                         net (fo=32, routed)          0.112     1.943    Clock_Div/r_counter[31]_i_2_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.045     1.988 r  Clock_Div/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.988    Clock_Div/r_counter_0[10]
    SLICE_X37Y44         FDCE                                         r  Clock_Div/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    Clock_Div/CLK
    SLICE_X37Y44         FDCE                                         r  Clock_Div/r_counter_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.091     1.537    Clock_Div/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Clock_Div/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.939%)  route 0.320ns (58.061%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    Clock_Div/CLK
    SLICE_X37Y46         FDCE                                         r  Clock_Div/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Clock_Div/r_counter_reg[18]/Q
                         net (fo=2, routed)           0.178     1.765    Clock_Div/r_counter[18]
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.810 r  Clock_Div/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.142     1.952    Clock_Div/r_counter[31]_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.997 r  Clock_Div/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.997    Clock_Div/r_counter_0[20]
    SLICE_X37Y46         FDCE                                         r  Clock_Div/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    Clock_Div/CLK
    SLICE_X37Y46         FDCE                                         r  Clock_Div/r_counter_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.092     1.538    Clock_Div/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 Clock_Div/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.399ns (64.617%)  route 0.218ns (35.383%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    Clock_Div/CLK
    SLICE_X37Y42         FDCE                                         r  Clock_Div/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  Clock_Div/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.109     1.695    Clock_Div/r_counter[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.846 r  Clock_Div/r_counter_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.109     1.956    Clock_Div/r_counter_reg[4]_i_2_n_6
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.107     2.063 r  Clock_Div/r_counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.063    Clock_Div/r_counter_0[2]
    SLICE_X38Y42         FDCE                                         r  Clock_Div/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    Clock_Div/CLK
    SLICE_X38Y42         FDCE                                         r  Clock_Div/r_counter_reg[2]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.120     1.581    Clock_Div/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 Clock_Div/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Div/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    Clock_Div/CLK
    SLICE_X37Y46         FDCE                                         r  Clock_Div/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Clock_Div/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.069     1.656    Clock_Div/r_counter[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.767 r  Clock_Div/r_counter_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.929    Clock_Div/r_counter_reg[20]_i_2_n_5
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.108     2.037 r  Clock_Div/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.037    Clock_Div/r_counter_0[19]
    SLICE_X37Y46         FDCE                                         r  Clock_Div/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    Clock_Div/CLK
    SLICE_X37Y46         FDCE                                         r  Clock_Div/r_counter_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.092     1.538    Clock_Div/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.498    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   Clock_Div/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y44   Clock_Div/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   Clock_Div/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   Clock_Div/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   Clock_Div/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   Clock_Div/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   Clock_Div/r_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   Clock_Div/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   Clock_Div/r_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   Clock_Div/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   Clock_Div/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Clock_Div/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Clock_Div/r_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Clock_Div/r_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Clock_Div/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   Clock_Div/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Clock_Div/r_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Clock_Div/r_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Clock_Div/r_counter_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   Clock_Div/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   Clock_Div/r_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Clock_Div/r_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Clock_Div/r_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Clock_Div/r_counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Clock_Div/r_counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   Clock_Div/r_counter_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Clock_Div/r_counter_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Clock_Div/r_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   Clock_Div/r_counter_reg[1]/C



