/*
 * Copyright (c) 2024 Arm Limited. All rights reserved.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

/**
 * \file host_si_memory_map.h
 * \brief This file contains addresses that are defined in the Safety Island
 *        address space.
 */

#ifndef __HOST_SI_MEMORY_MAP_H__
#define __HOST_SI_MEMORY_MAP_H__

/*
 * Safety Island memory spaces
 * ---------------------------
 *
 * RSE ATU is used for accessing SI physical address which is mapped at the
 * following system physical address spaces.
 *
 *  - SI address space: 0x8_0000_0000_0000 to 0x8_00FF_FFFF_FFFF
 */

/* SI region base address */
#define HOST_SI_PHYS_BASE                          0x8000000000000ULL
/* SI region end address */
#define HOST_SI_PHYS_LIMIT                         0x800FFFFFFFFFFULL

/* SI CL0 SRAM base address */
#define HOST_SI_CL0_SRAM_PHYS_BASE                 0x8000120000000ULL
/* SI CL0 SRAM end address */
#define HOST_SI_CL0_SRAM_PHYS_LIMIT                0x800013FFFFFFFULL

/* SI CL1 SRAM base address */
#define HOST_SI_CL1_SRAM_PHYS_BASE                 0x8000140000000ULL
/* SI CL1 SRAM end address */
#define HOST_SI_CL1_SRAM_PHYS_LIMIT                0x800015FFFFFFFULL

/* SI CL2 SRAM base address */
#define HOST_SI_CL2_SRAM_PHYS_BASE                 0x8000160000000ULL
/* SI CL2 SRAM end address */
#define HOST_SI_CL2_SRAM_PHYS_LIMIT                0x800017FFFFFFFULL

#endif /* __HOST_SI_MEMORY_MAP_H__ */
