{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 15:16:02 2015 " "Info: Processing started: Tue Dec 01 15:16:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DataPath -c DataPath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DataPath -c DataPath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~88 " "Warning: Node \"RAM:ramA\|ram~88\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~80 " "Warning: Node \"RAM:ramA\|ram~80\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~120 " "Warning: Node \"RAM:ramA\|ram~120\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~104 " "Warning: Node \"RAM:ramA\|ram~104\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~248 " "Warning: Node \"RAM:ramA\|ram~248\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~216 " "Warning: Node \"RAM:ramA\|ram~216\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~240 " "Warning: Node \"RAM:ramA\|ram~240\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~176 " "Warning: Node \"RAM:ramA\|ram~176\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~64 " "Warning: Node \"RAM:ramA\|ram~64\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~72 " "Warning: Node \"RAM:ramA\|ram~72\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~56 " "Warning: Node \"RAM:ramA\|ram~56\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~40 " "Warning: Node \"RAM:ramA\|ram~40\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~16 " "Warning: Node \"RAM:ramA\|ram~16\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~24 " "Warning: Node \"RAM:ramA\|ram~24\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~96 " "Warning: Node \"RAM:ramA\|ram~96\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~112 " "Warning: Node \"RAM:ramA\|ram~112\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~224 " "Warning: Node \"RAM:ramA\|ram~224\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~160 " "Warning: Node \"RAM:ramA\|ram~160\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~232 " "Warning: Node \"RAM:ramA\|ram~232\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~200 " "Warning: Node \"RAM:ramA\|ram~200\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~184 " "Warning: Node \"RAM:ramA\|ram~184\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~152 " "Warning: Node \"RAM:ramA\|ram~152\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~208 " "Warning: Node \"RAM:ramA\|ram~208\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~144 " "Warning: Node \"RAM:ramA\|ram~144\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~48 " "Warning: Node \"RAM:ramA\|ram~48\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~32 " "Warning: Node \"RAM:ramA\|ram~32\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~8 " "Warning: Node \"RAM:ramA\|ram~8\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~0 " "Warning: Node \"RAM:ramA\|ram~0\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~192 " "Warning: Node \"RAM:ramA\|ram~192\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~128 " "Warning: Node \"RAM:ramA\|ram~128\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~168 " "Warning: Node \"RAM:ramA\|ram~168\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~136 " "Warning: Node \"RAM:ramA\|ram~136\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~124 " "Warning: Node \"RAM:ramA\|ram~124\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~108 " "Warning: Node \"RAM:ramA\|ram~108\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~92 " "Warning: Node \"RAM:ramA\|ram~92\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~84 " "Warning: Node \"RAM:ramA\|ram~84\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~220 " "Warning: Node \"RAM:ramA\|ram~220\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~252 " "Warning: Node \"RAM:ramA\|ram~252\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~244 " "Warning: Node \"RAM:ramA\|ram~244\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~180 " "Warning: Node \"RAM:ramA\|ram~180\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~251 " "Warning: Node \"RAM:ramA\|ram~251\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~187 " "Warning: Node \"RAM:ramA\|ram~187\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~235 " "Warning: Node \"RAM:ramA\|ram~235\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~171 " "Warning: Node \"RAM:ramA\|ram~171\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~59 " "Warning: Node \"RAM:ramA\|ram~59\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~51 " "Warning: Node \"RAM:ramA\|ram~51\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~123 " "Warning: Node \"RAM:ramA\|ram~123\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~115 " "Warning: Node \"RAM:ramA\|ram~115\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~100 " "Warning: Node \"RAM:ramA\|ram~100\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~116 " "Warning: Node \"RAM:ramA\|ram~116\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~68 " "Warning: Node \"RAM:ramA\|ram~68\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~76 " "Warning: Node \"RAM:ramA\|ram~76\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~44 " "Warning: Node \"RAM:ramA\|ram~44\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~60 " "Warning: Node \"RAM:ramA\|ram~60\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~20 " "Warning: Node \"RAM:ramA\|ram~20\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~28 " "Warning: Node \"RAM:ramA\|ram~28\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~156 " "Warning: Node \"RAM:ramA\|ram~156\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~188 " "Warning: Node \"RAM:ramA\|ram~188\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~228 " "Warning: Node \"RAM:ramA\|ram~228\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~164 " "Warning: Node \"RAM:ramA\|ram~164\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~204 " "Warning: Node \"RAM:ramA\|ram~204\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~236 " "Warning: Node \"RAM:ramA\|ram~236\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~212 " "Warning: Node \"RAM:ramA\|ram~212\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~148 " "Warning: Node \"RAM:ramA\|ram~148\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~249 " "Warning: Node \"RAM:ramA\|ram~249\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~185 " "Warning: Node \"RAM:ramA\|ram~185\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~233 " "Warning: Node \"RAM:ramA\|ram~233\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~169 " "Warning: Node \"RAM:ramA\|ram~169\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~121 " "Warning: Node \"RAM:ramA\|ram~121\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~113 " "Warning: Node \"RAM:ramA\|ram~113\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~49 " "Warning: Node \"RAM:ramA\|ram~49\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~57 " "Warning: Node \"RAM:ramA\|ram~57\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~155 " "Warning: Node \"RAM:ramA\|ram~155\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~219 " "Warning: Node \"RAM:ramA\|ram~219\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~139 " "Warning: Node \"RAM:ramA\|ram~139\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~203 " "Warning: Node \"RAM:ramA\|ram~203\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~243 " "Warning: Node \"RAM:ramA\|ram~243\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~211 " "Warning: Node \"RAM:ramA\|ram~211\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~195 " "Warning: Node \"RAM:ramA\|ram~195\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~227 " "Warning: Node \"RAM:ramA\|ram~227\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~35 " "Warning: Node \"RAM:ramA\|ram~35\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~43 " "Warning: Node \"RAM:ramA\|ram~43\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~107 " "Warning: Node \"RAM:ramA\|ram~107\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~99 " "Warning: Node \"RAM:ramA\|ram~99\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~27 " "Warning: Node \"RAM:ramA\|ram~27\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~11 " "Warning: Node \"RAM:ramA\|ram~11\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~91 " "Warning: Node \"RAM:ramA\|ram~91\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~75 " "Warning: Node \"RAM:ramA\|ram~75\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~90 " "Warning: Node \"RAM:ramA\|ram~90\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~82 " "Warning: Node \"RAM:ramA\|ram~82\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~106 " "Warning: Node \"RAM:ramA\|ram~106\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~122 " "Warning: Node \"RAM:ramA\|ram~122\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~218 " "Warning: Node \"RAM:ramA\|ram~218\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~250 " "Warning: Node \"RAM:ramA\|ram~250\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~242 " "Warning: Node \"RAM:ramA\|ram~242\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~178 " "Warning: Node \"RAM:ramA\|ram~178\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~52 " "Warning: Node \"RAM:ramA\|ram~52\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~36 " "Warning: Node \"RAM:ramA\|ram~36\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~12 " "Warning: Node \"RAM:ramA\|ram~12\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~4 " "Warning: Node \"RAM:ramA\|ram~4\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~132 " "Warning: Node \"RAM:ramA\|ram~132\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~196 " "Warning: Node \"RAM:ramA\|ram~196\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~172 " "Warning: Node \"RAM:ramA\|ram~172\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~140 " "Warning: Node \"RAM:ramA\|ram~140\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~153 " "Warning: Node \"RAM:ramA\|ram~153\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~217 " "Warning: Node \"RAM:ramA\|ram~217\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~137 " "Warning: Node \"RAM:ramA\|ram~137\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~201 " "Warning: Node \"RAM:ramA\|ram~201\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~241 " "Warning: Node \"RAM:ramA\|ram~241\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~209 " "Warning: Node \"RAM:ramA\|ram~209\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~225 " "Warning: Node \"RAM:ramA\|ram~225\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~193 " "Warning: Node \"RAM:ramA\|ram~193\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~105 " "Warning: Node \"RAM:ramA\|ram~105\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~97 " "Warning: Node \"RAM:ramA\|ram~97\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~33 " "Warning: Node \"RAM:ramA\|ram~33\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~41 " "Warning: Node \"RAM:ramA\|ram~41\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~25 " "Warning: Node \"RAM:ramA\|ram~25\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~9 " "Warning: Node \"RAM:ramA\|ram~9\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~89 " "Warning: Node \"RAM:ramA\|ram~89\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~73 " "Warning: Node \"RAM:ramA\|ram~73\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~147 " "Warning: Node \"RAM:ramA\|ram~147\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~179 " "Warning: Node \"RAM:ramA\|ram~179\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~131 " "Warning: Node \"RAM:ramA\|ram~131\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~163 " "Warning: Node \"RAM:ramA\|ram~163\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~19 " "Warning: Node \"RAM:ramA\|ram~19\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~3 " "Warning: Node \"RAM:ramA\|ram~3\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~67 " "Warning: Node \"RAM:ramA\|ram~67\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~83 " "Warning: Node \"RAM:ramA\|ram~83\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~74 " "Warning: Node \"RAM:ramA\|ram~74\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~66 " "Warning: Node \"RAM:ramA\|ram~66\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~58 " "Warning: Node \"RAM:ramA\|ram~58\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~42 " "Warning: Node \"RAM:ramA\|ram~42\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~18 " "Warning: Node \"RAM:ramA\|ram~18\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~26 " "Warning: Node \"RAM:ramA\|ram~26\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~114 " "Warning: Node \"RAM:ramA\|ram~114\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~98 " "Warning: Node \"RAM:ramA\|ram~98\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~154 " "Warning: Node \"RAM:ramA\|ram~154\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~186 " "Warning: Node \"RAM:ramA\|ram~186\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~226 " "Warning: Node \"RAM:ramA\|ram~226\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~162 " "Warning: Node \"RAM:ramA\|ram~162\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~234 " "Warning: Node \"RAM:ramA\|ram~234\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~202 " "Warning: Node \"RAM:ramA\|ram~202\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~210 " "Warning: Node \"RAM:ramA\|ram~210\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~146 " "Warning: Node \"RAM:ramA\|ram~146\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~145 " "Warning: Node \"RAM:ramA\|ram~145\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~177 " "Warning: Node \"RAM:ramA\|ram~177\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~129 " "Warning: Node \"RAM:ramA\|ram~129\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~161 " "Warning: Node \"RAM:ramA\|ram~161\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~17 " "Warning: Node \"RAM:ramA\|ram~17\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~1 " "Warning: Node \"RAM:ramA\|ram~1\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~65 " "Warning: Node \"RAM:ramA\|ram~65\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~81 " "Warning: Node \"RAM:ramA\|ram~81\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~34 " "Warning: Node \"RAM:ramA\|ram~34\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~50 " "Warning: Node \"RAM:ramA\|ram~50\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~10 " "Warning: Node \"RAM:ramA\|ram~10\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~2 " "Warning: Node \"RAM:ramA\|ram~2\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~130 " "Warning: Node \"RAM:ramA\|ram~130\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~194 " "Warning: Node \"RAM:ramA\|ram~194\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~170 " "Warning: Node \"RAM:ramA\|ram~170\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~138 " "Warning: Node \"RAM:ramA\|ram~138\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~61 " "Warning: Node \"RAM:ramA\|ram~61\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~53 " "Warning: Node \"RAM:ramA\|ram~53\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~117 " "Warning: Node \"RAM:ramA\|ram~117\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~125 " "Warning: Node \"RAM:ramA\|ram~125\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~189 " "Warning: Node \"RAM:ramA\|ram~189\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~253 " "Warning: Node \"RAM:ramA\|ram~253\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~237 " "Warning: Node \"RAM:ramA\|ram~237\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~173 " "Warning: Node \"RAM:ramA\|ram~173\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~37 " "Warning: Node \"RAM:ramA\|ram~37\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~45 " "Warning: Node \"RAM:ramA\|ram~45\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~109 " "Warning: Node \"RAM:ramA\|ram~109\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~101 " "Warning: Node \"RAM:ramA\|ram~101\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~29 " "Warning: Node \"RAM:ramA\|ram~29\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~13 " "Warning: Node \"RAM:ramA\|ram~13\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~93 " "Warning: Node \"RAM:ramA\|ram~93\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~77 " "Warning: Node \"RAM:ramA\|ram~77\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~221 " "Warning: Node \"RAM:ramA\|ram~221\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~157 " "Warning: Node \"RAM:ramA\|ram~157\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~141 " "Warning: Node \"RAM:ramA\|ram~141\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~205 " "Warning: Node \"RAM:ramA\|ram~205\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~213 " "Warning: Node \"RAM:ramA\|ram~213\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~245 " "Warning: Node \"RAM:ramA\|ram~245\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~229 " "Warning: Node \"RAM:ramA\|ram~229\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~197 " "Warning: Node \"RAM:ramA\|ram~197\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~21 " "Warning: Node \"RAM:ramA\|ram~21\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~5 " "Warning: Node \"RAM:ramA\|ram~5\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~69 " "Warning: Node \"RAM:ramA\|ram~69\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~85 " "Warning: Node \"RAM:ramA\|ram~85\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~149 " "Warning: Node \"RAM:ramA\|ram~149\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~181 " "Warning: Node \"RAM:ramA\|ram~181\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~133 " "Warning: Node \"RAM:ramA\|ram~133\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~165 " "Warning: Node \"RAM:ramA\|ram~165\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~254 " "Warning: Node \"RAM:ramA\|ram~254\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~222 " "Warning: Node \"RAM:ramA\|ram~222\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~246 " "Warning: Node \"RAM:ramA\|ram~246\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~182 " "Warning: Node \"RAM:ramA\|ram~182\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~126 " "Warning: Node \"RAM:ramA\|ram~126\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~110 " "Warning: Node \"RAM:ramA\|ram~110\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~94 " "Warning: Node \"RAM:ramA\|ram~94\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~86 " "Warning: Node \"RAM:ramA\|ram~86\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~230 " "Warning: Node \"RAM:ramA\|ram~230\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~166 " "Warning: Node \"RAM:ramA\|ram~166\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~238 " "Warning: Node \"RAM:ramA\|ram~238\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~206 " "Warning: Node \"RAM:ramA\|ram~206\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~158 " "Warning: Node \"RAM:ramA\|ram~158\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~190 " "Warning: Node \"RAM:ramA\|ram~190\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~214 " "Warning: Node \"RAM:ramA\|ram~214\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~150 " "Warning: Node \"RAM:ramA\|ram~150\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~102 " "Warning: Node \"RAM:ramA\|ram~102\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~118 " "Warning: Node \"RAM:ramA\|ram~118\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~78 " "Warning: Node \"RAM:ramA\|ram~78\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~70 " "Warning: Node \"RAM:ramA\|ram~70\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~46 " "Warning: Node \"RAM:ramA\|ram~46\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~62 " "Warning: Node \"RAM:ramA\|ram~62\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~22 " "Warning: Node \"RAM:ramA\|ram~22\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~30 " "Warning: Node \"RAM:ramA\|ram~30\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~198 " "Warning: Node \"RAM:ramA\|ram~198\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~134 " "Warning: Node \"RAM:ramA\|ram~134\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~174 " "Warning: Node \"RAM:ramA\|ram~174\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~142 " "Warning: Node \"RAM:ramA\|ram~142\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~54 " "Warning: Node \"RAM:ramA\|ram~54\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~38 " "Warning: Node \"RAM:ramA\|ram~38\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~14 " "Warning: Node \"RAM:ramA\|ram~14\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~6 " "Warning: Node \"RAM:ramA\|ram~6\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~191 " "Warning: Node \"RAM:ramA\|ram~191\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~255 " "Warning: Node \"RAM:ramA\|ram~255\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~239 " "Warning: Node \"RAM:ramA\|ram~239\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~175 " "Warning: Node \"RAM:ramA\|ram~175\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~127 " "Warning: Node \"RAM:ramA\|ram~127\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~119 " "Warning: Node \"RAM:ramA\|ram~119\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~55 " "Warning: Node \"RAM:ramA\|ram~55\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~63 " "Warning: Node \"RAM:ramA\|ram~63\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~223 " "Warning: Node \"RAM:ramA\|ram~223\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~159 " "Warning: Node \"RAM:ramA\|ram~159\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~143 " "Warning: Node \"RAM:ramA\|ram~143\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~207 " "Warning: Node \"RAM:ramA\|ram~207\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~215 " "Warning: Node \"RAM:ramA\|ram~215\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~247 " "Warning: Node \"RAM:ramA\|ram~247\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~231 " "Warning: Node \"RAM:ramA\|ram~231\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~199 " "Warning: Node \"RAM:ramA\|ram~199\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~111 " "Warning: Node \"RAM:ramA\|ram~111\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~103 " "Warning: Node \"RAM:ramA\|ram~103\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~39 " "Warning: Node \"RAM:ramA\|ram~39\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~47 " "Warning: Node \"RAM:ramA\|ram~47\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~15 " "Warning: Node \"RAM:ramA\|ram~15\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~31 " "Warning: Node \"RAM:ramA\|ram~31\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~79 " "Warning: Node \"RAM:ramA\|ram~79\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~95 " "Warning: Node \"RAM:ramA\|ram~95\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~151 " "Warning: Node \"RAM:ramA\|ram~151\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~183 " "Warning: Node \"RAM:ramA\|ram~183\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~135 " "Warning: Node \"RAM:ramA\|ram~135\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~167 " "Warning: Node \"RAM:ramA\|ram~167\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~23 " "Warning: Node \"RAM:ramA\|ram~23\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~7 " "Warning: Node \"RAM:ramA\|ram~7\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~71 " "Warning: Node \"RAM:ramA\|ram~71\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:ramA\|ram~87 " "Warning: Node \"RAM:ramA\|ram~87\" is a latch" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "MemWr " "Info: Assuming node \"MemWr\" is a latch enable. Will not compute fmax for this pin." {  } { { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Meminst " "Info: Assuming node \"Meminst\" is a latch enable. Will not compute fmax for this pin." {  } { { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "62 " "Warning: Found 62 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "rtl~21 " "Info: Detected gated clock \"rtl~21\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:ramA\|ram~434 " "Info: Detected gated clock \"RAM:ramA\|ram~434\" as buffer" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:ramA\|ram~434" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~10 " "Info: Detected gated clock \"rtl~10\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:ramA\|ram~430 " "Info: Detected gated clock \"RAM:ramA\|ram~430\" as buffer" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:ramA\|ram~430" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:ramA\|ram~428 " "Info: Detected gated clock \"RAM:ramA\|ram~428\" as buffer" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:ramA\|ram~428" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:ramA\|ram~433 " "Info: Detected gated clock \"RAM:ramA\|ram~433\" as buffer" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:ramA\|ram~433" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~18 " "Info: Detected gated clock \"rtl~18\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~17 " "Info: Detected gated clock \"rtl~17\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:ramA\|ram~424 " "Info: Detected gated clock \"RAM:ramA\|ram~424\" as buffer" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:ramA\|ram~424" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:ramA\|ram~427 " "Info: Detected gated clock \"RAM:ramA\|ram~427\" as buffer" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:ramA\|ram~427" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:ramA\|ram~438 " "Info: Detected gated clock \"RAM:ramA\|ram~438\" as buffer" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:ramA\|ram~438" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~20 " "Info: Detected gated clock \"rtl~20\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~22 " "Info: Detected gated clock \"rtl~22\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:ramA\|ram~432 " "Info: Detected gated clock \"RAM:ramA\|ram~432\" as buffer" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:ramA\|ram~432" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~26 " "Info: Detected gated clock \"rtl~26\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~25 " "Info: Detected gated clock \"rtl~25\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:ramA\|ram~435 " "Info: Detected gated clock \"RAM:ramA\|ram~435\" as buffer" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:ramA\|ram~435" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~13 " "Info: Detected gated clock \"rtl~13\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~14 " "Info: Detected gated clock \"rtl~14\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:ramA\|ram~431 " "Info: Detected gated clock \"RAM:ramA\|ram~431\" as buffer" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:ramA\|ram~431" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~11 " "Info: Detected gated clock \"rtl~11\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~9 " "Info: Detected gated clock \"rtl~9\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:ramA\|ram~426 " "Info: Detected gated clock \"RAM:ramA\|ram~426\" as buffer" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:ramA\|ram~426" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:ramA\|ram~429 " "Info: Detected gated clock \"RAM:ramA\|ram~429\" as buffer" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:ramA\|ram~429" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~6 " "Info: Detected gated clock \"rtl~6\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~5 " "Info: Detected gated clock \"rtl~5\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:ramA\|ram~437 " "Info: Detected gated clock \"RAM:ramA\|ram~437\" as buffer" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:ramA\|ram~437" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~1 " "Info: Detected gated clock \"rtl~1\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~2 " "Info: Detected gated clock \"rtl~2\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:ramA\|ram~425 " "Info: Detected gated clock \"RAM:ramA\|ram~425\" as buffer" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:ramA\|ram~425" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~16 " "Info: Detected gated clock \"rtl~16\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~19 " "Info: Detected gated clock \"rtl~19\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~30 " "Info: Detected gated clock \"rtl~30\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~29 " "Info: Detected gated clock \"rtl~29\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:ramA\|ram~439 " "Info: Detected gated clock \"RAM:ramA\|ram~439\" as buffer" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:ramA\|ram~439" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~23 " "Info: Detected gated clock \"rtl~23\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~24 " "Info: Detected gated clock \"rtl~24\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~27 " "Info: Detected gated clock \"rtl~27\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~12 " "Info: Detected gated clock \"rtl~12\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~15 " "Info: Detected gated clock \"rtl~15\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~8 " "Info: Detected gated clock \"rtl~8\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~4 " "Info: Detected gated clock \"rtl~4\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~7 " "Info: Detected gated clock \"rtl~7\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~0 " "Info: Detected gated clock \"rtl~0\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~28 " "Info: Detected gated clock \"rtl~28\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~31 " "Info: Detected gated clock \"rtl~31\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[2\] " "Info: Detected ripple clock \"InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[2\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[2\] " "Info: Detected ripple clock \"InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[2\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~3 " "Info: Detected gated clock \"rtl~3\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[1\] " "Info: Detected ripple clock \"InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[1\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[1\] " "Info: Detected ripple clock \"InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[1\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[0\]~0 " "Info: Detected gated clock \"InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[0\]~0\" as buffer" {  } { { "mux_2_to_1.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/mux_2_to_1.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[2\]~2 " "Info: Detected gated clock \"InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[2\]~2\" as buffer" {  } { { "mux_2_to_1.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/mux_2_to_1.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[2\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[3\] " "Info: Detected ripple clock \"InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[3\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[3\] " "Info: Detected ripple clock \"InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[3\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[1\]~1 " "Info: Detected gated clock \"InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[1\]~1\" as buffer" {  } { { "mux_2_to_1.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/mux_2_to_1.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[1\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[4\] " "Info: Detected ripple clock \"InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[4\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[4\] " "Info: Detected ripple clock \"InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[4\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[3\]~3 " "Info: Detected gated clock \"InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[3\]~3\" as buffer" {  } { { "mux_2_to_1.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/mux_2_to_1.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[3\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[4\]~4 " "Info: Detected gated clock \"InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[4\]~4\" as buffer" {  } { { "mux_2_to_1.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/mux_2_to_1.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[4\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[0\] " "Info: Detected ripple clock \"InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[0\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[0\] " "Info: Detected ripple clock \"InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[0\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register RAM:ramA\|ram~206 register RAM:ramA\|Q\[6\] 44.32 MHz 22.562 ns Internal " "Info: Clock \"clk\" has Internal fmax of 44.32 MHz between source register \"RAM:ramA\|ram~206\" and destination register \"RAM:ramA\|Q\[6\]\" (period= 22.562 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.772 ns + Longest register register " "Info: + Longest register to register delay is 3.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM:ramA\|ram~206 1 REG LCCOMB_X27_Y14_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y14_N26; Fanout = 1; REG Node = 'RAM:ramA\|ram~206'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:ramA|ram~206 } "NODE_NAME" } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.322 ns) 1.772 ns RAM:ramA\|ram~385 2 COMB LCCOMB_X22_Y16_N0 1 " "Info: 2: + IC(1.450 ns) + CELL(0.322 ns) = 1.772 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 1; COMB Node = 'RAM:ramA\|ram~385'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { RAM:ramA|ram~206 RAM:ramA|ram~385 } "NODE_NAME" } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 2.237 ns RAM:ramA\|ram~388 3 COMB LCCOMB_X22_Y16_N2 1 " "Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 2.237 ns; Loc. = LCCOMB_X22_Y16_N2; Fanout = 1; COMB Node = 'RAM:ramA\|ram~388'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { RAM:ramA|ram~385 RAM:ramA|ram~388 } "NODE_NAME" } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.521 ns) 3.060 ns RAM:ramA\|ram~391 4 COMB LCCOMB_X22_Y16_N20 1 " "Info: 4: + IC(0.302 ns) + CELL(0.521 ns) = 3.060 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 1; COMB Node = 'RAM:ramA\|ram~391'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { RAM:ramA|ram~388 RAM:ramA|ram~391 } "NODE_NAME" } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.319 ns) 3.676 ns RAM:ramA\|ram~402 5 COMB LCCOMB_X22_Y16_N24 1 " "Info: 5: + IC(0.297 ns) + CELL(0.319 ns) = 3.676 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 1; COMB Node = 'RAM:ramA\|ram~402'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { RAM:ramA|ram~391 RAM:ramA|ram~402 } "NODE_NAME" } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.772 ns RAM:ramA\|Q\[6\] 6 REG LCFF_X22_Y16_N25 4 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 3.772 ns; Loc. = LCFF_X22_Y16_N25; Fanout = 4; REG Node = 'RAM:ramA\|Q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { RAM:ramA|ram~402 RAM:ramA|Q[6] } "NODE_NAME" } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.436 ns ( 38.07 % ) " "Info: Total cell delay = 1.436 ns ( 38.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.336 ns ( 61.93 % ) " "Info: Total interconnect delay = 2.336 ns ( 61.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.772 ns" { RAM:ramA|ram~206 RAM:ramA|ram~385 RAM:ramA|ram~388 RAM:ramA|ram~391 RAM:ramA|ram~402 RAM:ramA|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.772 ns" { RAM:ramA|ram~206 {} RAM:ramA|ram~385 {} RAM:ramA|ram~388 {} RAM:ramA|ram~391 {} RAM:ramA|ram~402 {} RAM:ramA|Q[6] {} } { 0.000ns 1.450ns 0.287ns 0.302ns 0.297ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.521ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.547 ns - Smallest " "Info: - Smallest clock skew is -7.547 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.857 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 11 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 19 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns RAM:ramA\|Q\[6\] 3 REG LCFF_X22_Y16_N25 4 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X22_Y16_N25; Fanout = 4; REG Node = 'RAM:ramA\|Q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk~clkctrl RAM:ramA|Q[6] } "NODE_NAME" } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl RAM:ramA|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} RAM:ramA|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.404 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 11 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.879 ns) 3.442 ns InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[1\] 2 REG LCFF_X25_Y14_N23 3 " "Info: 2: + IC(1.537 ns) + CELL(0.879 ns) = 3.442 ns; Loc. = LCFF_X25_Y14_N23; Fanout = 3; REG Node = 'InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { clk InstructionCycleOperations:ICO|Register:PC|A_Reg[1] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.178 ns) 4.519 ns InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[1\]~1 3 COMB LCCOMB_X23_Y14_N16 77 " "Info: 3: + IC(0.899 ns) + CELL(0.178 ns) = 4.519 ns; Loc. = LCCOMB_X23_Y14_N16; Fanout = 77; COMB Node = 'InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { InstructionCycleOperations:ICO|Register:PC|A_Reg[1] InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[1]~1 } "NODE_NAME" } } { "mux_2_to_1.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/mux_2_to_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.449 ns) 5.335 ns RAM:ramA\|ram~428 4 COMB LCCOMB_X23_Y14_N22 2 " "Info: 4: + IC(0.367 ns) + CELL(0.449 ns) = 5.335 ns; Loc. = LCCOMB_X23_Y14_N22; Fanout = 2; COMB Node = 'RAM:ramA\|ram~428'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[1]~1 RAM:ramA|ram~428 } "NODE_NAME" } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.491 ns) 6.370 ns rtl~20 5 COMB LCCOMB_X22_Y14_N4 1 " "Info: 5: + IC(0.544 ns) + CELL(0.491 ns) = 6.370 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 1; COMB Node = 'rtl~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { RAM:ramA|ram~428 rtl~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.312 ns) + CELL(0.000 ns) 8.682 ns rtl~20clkctrl 6 COMB CLKCTRL_G13 8 " "Info: 6: + IC(2.312 ns) + CELL(0.000 ns) = 8.682 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'rtl~20clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { rtl~20 rtl~20clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.322 ns) 10.404 ns RAM:ramA\|ram~206 7 REG LCCOMB_X27_Y14_N26 1 " "Info: 7: + IC(1.400 ns) + CELL(0.322 ns) = 10.404 ns; Loc. = LCCOMB_X27_Y14_N26; Fanout = 1; REG Node = 'RAM:ramA\|ram~206'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { rtl~20clkctrl RAM:ramA|ram~206 } "NODE_NAME" } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.345 ns ( 32.15 % ) " "Info: Total cell delay = 3.345 ns ( 32.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.059 ns ( 67.85 % ) " "Info: Total interconnect delay = 7.059 ns ( 67.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.404 ns" { clk InstructionCycleOperations:ICO|Register:PC|A_Reg[1] InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[1]~1 RAM:ramA|ram~428 rtl~20 rtl~20clkctrl RAM:ramA|ram~206 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.404 ns" { clk {} clk~combout {} InstructionCycleOperations:ICO|Register:PC|A_Reg[1] {} InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[1]~1 {} RAM:ramA|ram~428 {} rtl~20 {} rtl~20clkctrl {} RAM:ramA|ram~206 {} } { 0.000ns 0.000ns 1.537ns 0.899ns 0.367ns 0.544ns 2.312ns 1.400ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.449ns 0.491ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl RAM:ramA|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} RAM:ramA|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.404 ns" { clk InstructionCycleOperations:ICO|Register:PC|A_Reg[1] InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[1]~1 RAM:ramA|ram~428 rtl~20 rtl~20clkctrl RAM:ramA|ram~206 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.404 ns" { clk {} clk~combout {} InstructionCycleOperations:ICO|Register:PC|A_Reg[1] {} InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[1]~1 {} RAM:ramA|ram~428 {} rtl~20 {} rtl~20clkctrl {} RAM:ramA|ram~206 {} } { 0.000ns 0.000ns 1.537ns 0.899ns 0.367ns 0.544ns 2.312ns 1.400ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.449ns 0.491ns 0.000ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 18 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.772 ns" { RAM:ramA|ram~206 RAM:ramA|ram~385 RAM:ramA|ram~388 RAM:ramA|ram~391 RAM:ramA|ram~402 RAM:ramA|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.772 ns" { RAM:ramA|ram~206 {} RAM:ramA|ram~385 {} RAM:ramA|ram~388 {} RAM:ramA|ram~391 {} RAM:ramA|ram~402 {} RAM:ramA|Q[6] {} } { 0.000ns 1.450ns 0.287ns 0.302ns 0.297ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.521ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl RAM:ramA|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} RAM:ramA|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.404 ns" { clk InstructionCycleOperations:ICO|Register:PC|A_Reg[1] InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[1]~1 RAM:ramA|ram~428 rtl~20 rtl~20clkctrl RAM:ramA|ram~206 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.404 ns" { clk {} clk~combout {} InstructionCycleOperations:ICO|Register:PC|A_Reg[1] {} InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[1]~1 {} RAM:ramA|ram~428 {} rtl~20 {} rtl~20clkctrl {} RAM:ramA|ram~206 {} } { 0.000ns 0.000ns 1.537ns 0.899ns 0.367ns 0.544ns 2.312ns 1.400ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.449ns 0.491ns 0.000ns 0.322ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "InstructionSetOperations:ISO\|Register:regA\|A_Reg\[1\] RAM:ramA\|ram~209 clk 6.205 ns " "Info: Found hold time violation between source  pin or register \"InstructionSetOperations:ISO\|Register:regA\|A_Reg\[1\]\" and destination pin or register \"RAM:ramA\|ram~209\" for clock \"clk\" (Hold time is 6.205 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.386 ns + Largest " "Info: + Largest clock skew is 7.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.244 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 11 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.879 ns) 3.442 ns InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[0\] 2 REG LCFF_X25_Y14_N21 3 " "Info: 2: + IC(1.537 ns) + CELL(0.879 ns) = 3.442 ns; Loc. = LCFF_X25_Y14_N21; Fanout = 3; REG Node = 'InstructionCycleOperations:ICO\|Register:PC\|A_Reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { clk InstructionCycleOperations:ICO|Register:PC|A_Reg[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.178 ns) 4.513 ns InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[0\]~0 3 COMB LCCOMB_X23_Y14_N24 77 " "Info: 3: + IC(0.893 ns) + CELL(0.178 ns) = 4.513 ns; Loc. = LCCOMB_X23_Y14_N24; Fanout = 77; COMB Node = 'InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { InstructionCycleOperations:ICO|Register:PC|A_Reg[0] InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[0]~0 } "NODE_NAME" } } { "mux_2_to_1.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/mux_2_to_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.457 ns) 5.900 ns RAM:ramA\|ram~425 4 COMB LCCOMB_X24_Y14_N4 2 " "Info: 4: + IC(0.930 ns) + CELL(0.457 ns) = 5.900 ns; Loc. = LCCOMB_X24_Y14_N4; Fanout = 2; COMB Node = 'RAM:ramA\|ram~425'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[0]~0 RAM:ramA|ram~425 } "NODE_NAME" } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.491 ns) 6.700 ns rtl~17 5 COMB LCCOMB_X24_Y14_N2 1 " "Info: 5: + IC(0.309 ns) + CELL(0.491 ns) = 6.700 ns; Loc. = LCCOMB_X24_Y14_N2; Fanout = 1; COMB Node = 'rtl~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { RAM:ramA|ram~425 rtl~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.000 ns) 8.542 ns rtl~17clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.842 ns) + CELL(0.000 ns) = 8.542 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'rtl~17clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { rtl~17 rtl~17clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.322 ns) 10.244 ns RAM:ramA\|ram~209 7 REG LCCOMB_X14_Y16_N2 1 " "Info: 7: + IC(1.380 ns) + CELL(0.322 ns) = 10.244 ns; Loc. = LCCOMB_X14_Y16_N2; Fanout = 1; REG Node = 'RAM:ramA\|ram~209'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { rtl~17clkctrl RAM:ramA|ram~209 } "NODE_NAME" } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.353 ns ( 32.73 % ) " "Info: Total cell delay = 3.353 ns ( 32.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.891 ns ( 67.27 % ) " "Info: Total interconnect delay = 6.891 ns ( 67.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.244 ns" { clk InstructionCycleOperations:ICO|Register:PC|A_Reg[0] InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[0]~0 RAM:ramA|ram~425 rtl~17 rtl~17clkctrl RAM:ramA|ram~209 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.244 ns" { clk {} clk~combout {} InstructionCycleOperations:ICO|Register:PC|A_Reg[0] {} InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[0]~0 {} RAM:ramA|ram~425 {} rtl~17 {} rtl~17clkctrl {} RAM:ramA|ram~209 {} } { 0.000ns 0.000ns 1.537ns 0.893ns 0.930ns 0.309ns 1.842ns 1.380ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.457ns 0.491ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.858 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 11 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 19 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns InstructionSetOperations:ISO\|Register:regA\|A_Reg\[1\] 3 REG LCFF_X14_Y16_N1 36 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X14_Y16_N1; Fanout = 36; REG Node = 'InstructionSetOperations:ISO\|Register:regA\|A_Reg\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl InstructionSetOperations:ISO|Register:regA|A_Reg[1] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl InstructionSetOperations:ISO|Register:regA|A_Reg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} InstructionSetOperations:ISO|Register:regA|A_Reg[1] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.244 ns" { clk InstructionCycleOperations:ICO|Register:PC|A_Reg[0] InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[0]~0 RAM:ramA|ram~425 rtl~17 rtl~17clkctrl RAM:ramA|ram~209 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.244 ns" { clk {} clk~combout {} InstructionCycleOperations:ICO|Register:PC|A_Reg[0] {} InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[0]~0 {} RAM:ramA|ram~425 {} rtl~17 {} rtl~17clkctrl {} RAM:ramA|ram~209 {} } { 0.000ns 0.000ns 1.537ns 0.893ns 0.930ns 0.309ns 1.842ns 1.380ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.457ns 0.491ns 0.000ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl InstructionSetOperations:ISO|Register:regA|A_Reg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} InstructionSetOperations:ISO|Register:regA|A_Reg[1] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.904 ns - Shortest register register " "Info: - Shortest register to register delay is 0.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns InstructionSetOperations:ISO\|Register:regA\|A_Reg\[1\] 1 REG LCFF_X14_Y16_N1 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y16_N1; Fanout = 36; REG Node = 'InstructionSetOperations:ISO\|Register:regA\|A_Reg\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InstructionSetOperations:ISO|Register:regA|A_Reg[1] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.521 ns) 0.904 ns RAM:ramA\|ram~209 2 REG LCCOMB_X14_Y16_N2 1 " "Info: 2: + IC(0.383 ns) + CELL(0.521 ns) = 0.904 ns; Loc. = LCCOMB_X14_Y16_N2; Fanout = 1; REG Node = 'RAM:ramA\|ram~209'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { InstructionSetOperations:ISO|Register:regA|A_Reg[1] RAM:ramA|ram~209 } "NODE_NAME" } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.521 ns ( 57.63 % ) " "Info: Total cell delay = 0.521 ns ( 57.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.383 ns ( 42.37 % ) " "Info: Total interconnect delay = 0.383 ns ( 42.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { InstructionSetOperations:ISO|Register:regA|A_Reg[1] RAM:ramA|ram~209 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.904 ns" { InstructionSetOperations:ISO|Register:regA|A_Reg[1] {} RAM:ramA|ram~209 {} } { 0.000ns 0.383ns } { 0.000ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.244 ns" { clk InstructionCycleOperations:ICO|Register:PC|A_Reg[0] InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[0]~0 RAM:ramA|ram~425 rtl~17 rtl~17clkctrl RAM:ramA|ram~209 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.244 ns" { clk {} clk~combout {} InstructionCycleOperations:ICO|Register:PC|A_Reg[0] {} InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[0]~0 {} RAM:ramA|ram~425 {} rtl~17 {} rtl~17clkctrl {} RAM:ramA|ram~209 {} } { 0.000ns 0.000ns 1.537ns 0.893ns 0.930ns 0.309ns 1.842ns 1.380ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.457ns 0.491ns 0.000ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl InstructionSetOperations:ISO|Register:regA|A_Reg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} InstructionSetOperations:ISO|Register:regA|A_Reg[1] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { InstructionSetOperations:ISO|Register:regA|A_Reg[1] RAM:ramA|ram~209 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.904 ns" { InstructionSetOperations:ISO|Register:regA|A_Reg[1] {} RAM:ramA|ram~209 {} } { 0.000ns 0.383ns } { 0.000ns 0.521ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "InstructionSetOperations:ISO\|Register:regA\|A_Reg\[5\] Sub clk 9.109 ns register " "Info: tsu for register \"InstructionSetOperations:ISO\|Register:regA\|A_Reg\[5\]\" (data pin = \"Sub\", clock pin = \"clk\") is 9.109 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.997 ns + Longest pin register " "Info: + Longest pin to register delay is 11.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.823 ns) 0.823 ns Sub 1 PIN PIN_B10 9 " "Info: 1: + IC(0.000 ns) + CELL(0.823 ns) = 0.823 ns; Loc. = PIN_B10; Fanout = 9; PIN Node = 'Sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sub } "NODE_NAME" } } { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.690 ns) + CELL(0.545 ns) 8.058 ns InstructionSetOperations:ISO\|AddSubtract:AddSub\|Add0~12 2 COMB LCCOMB_X24_Y17_N4 2 " "Info: 2: + IC(6.690 ns) + CELL(0.545 ns) = 8.058 ns; Loc. = LCCOMB_X24_Y17_N4; Fanout = 2; COMB Node = 'InstructionSetOperations:ISO\|AddSubtract:AddSub\|Add0~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.235 ns" { Sub InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~12 } "NODE_NAME" } } { "addsubtract.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/addsubtract.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.517 ns) 9.455 ns InstructionSetOperations:ISO\|AddSubtract:AddSub\|Add0~20 3 COMB LCCOMB_X23_Y18_N22 2 " "Info: 3: + IC(0.880 ns) + CELL(0.517 ns) = 9.455 ns; Loc. = LCCOMB_X23_Y18_N22; Fanout = 2; COMB Node = 'InstructionSetOperations:ISO\|AddSubtract:AddSub\|Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~12 InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~20 } "NODE_NAME" } } { "addsubtract.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/addsubtract.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.535 ns InstructionSetOperations:ISO\|AddSubtract:AddSub\|Add0~22 4 COMB LCCOMB_X23_Y18_N24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 9.535 ns; Loc. = LCCOMB_X23_Y18_N24; Fanout = 2; COMB Node = 'InstructionSetOperations:ISO\|AddSubtract:AddSub\|Add0~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~20 InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~22 } "NODE_NAME" } } { "addsubtract.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/addsubtract.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.993 ns InstructionSetOperations:ISO\|AddSubtract:AddSub\|Add0~23 5 COMB LCCOMB_X23_Y18_N26 1 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 9.993 ns; Loc. = LCCOMB_X23_Y18_N26; Fanout = 1; COMB Node = 'InstructionSetOperations:ISO\|AddSubtract:AddSub\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~22 InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~23 } "NODE_NAME" } } { "addsubtract.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/addsubtract.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.545 ns) 11.087 ns InstructionSetOperations:ISO\|AddSubtract:AddSub\|Add0~33 6 COMB LCCOMB_X22_Y18_N8 1 " "Info: 6: + IC(0.549 ns) + CELL(0.545 ns) = 11.087 ns; Loc. = LCCOMB_X22_Y18_N8; Fanout = 1; COMB Node = 'InstructionSetOperations:ISO\|AddSubtract:AddSub\|Add0~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~23 InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~33 } "NODE_NAME" } } { "addsubtract.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/addsubtract.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.521 ns) 11.901 ns InstructionSetOperations:ISO\|AddSubtract:AddSub\|Add0~34 7 COMB LCCOMB_X22_Y18_N10 1 " "Info: 7: + IC(0.293 ns) + CELL(0.521 ns) = 11.901 ns; Loc. = LCCOMB_X22_Y18_N10; Fanout = 1; COMB Node = 'InstructionSetOperations:ISO\|AddSubtract:AddSub\|Add0~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~33 InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~34 } "NODE_NAME" } } { "addsubtract.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/addsubtract.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.997 ns InstructionSetOperations:ISO\|Register:regA\|A_Reg\[5\] 8 REG LCFF_X22_Y18_N11 36 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 11.997 ns; Loc. = LCFF_X22_Y18_N11; Fanout = 36; REG Node = 'InstructionSetOperations:ISO\|Register:regA\|A_Reg\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~34 InstructionSetOperations:ISO|Register:regA|A_Reg[5] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.585 ns ( 29.88 % ) " "Info: Total cell delay = 3.585 ns ( 29.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.412 ns ( 70.12 % ) " "Info: Total interconnect delay = 8.412 ns ( 70.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.997 ns" { Sub InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~12 InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~20 InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~22 InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~23 InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~33 InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~34 InstructionSetOperations:ISO|Register:regA|A_Reg[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.997 ns" { Sub {} Sub~combout {} InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~12 {} InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~20 {} InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~22 {} InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~23 {} InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~33 {} InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~34 {} InstructionSetOperations:ISO|Register:regA|A_Reg[5] {} } { 0.000ns 0.000ns 6.690ns 0.880ns 0.000ns 0.000ns 0.549ns 0.293ns 0.000ns } { 0.000ns 0.823ns 0.545ns 0.517ns 0.080ns 0.458ns 0.545ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.850 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 11 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 19 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns InstructionSetOperations:ISO\|Register:regA\|A_Reg\[5\] 3 REG LCFF_X22_Y18_N11 36 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X22_Y18_N11; Fanout = 36; REG Node = 'InstructionSetOperations:ISO\|Register:regA\|A_Reg\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clk~clkctrl InstructionSetOperations:ISO|Register:regA|A_Reg[5] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl InstructionSetOperations:ISO|Register:regA|A_Reg[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk {} clk~combout {} clk~clkctrl {} InstructionSetOperations:ISO|Register:regA|A_Reg[5] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.997 ns" { Sub InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~12 InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~20 InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~22 InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~23 InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~33 InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~34 InstructionSetOperations:ISO|Register:regA|A_Reg[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.997 ns" { Sub {} Sub~combout {} InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~12 {} InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~20 {} InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~22 {} InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~23 {} InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~33 {} InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~34 {} InstructionSetOperations:ISO|Register:regA|A_Reg[5] {} } { 0.000ns 0.000ns 6.690ns 0.880ns 0.000ns 0.000ns 0.549ns 0.293ns 0.000ns } { 0.000ns 0.823ns 0.545ns 0.517ns 0.080ns 0.458ns 0.545ns 0.521ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl InstructionSetOperations:ISO|Register:regA|A_Reg[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk {} clk~combout {} clk~clkctrl {} InstructionSetOperations:ISO|Register:regA|A_Reg[5] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Aeq0 InstructionSetOperations:ISO\|Register:regA\|A_Reg\[7\] 11.061 ns register " "Info: tco from clock \"clk\" to destination pin \"Aeq0\" through register \"InstructionSetOperations:ISO\|Register:regA\|A_Reg\[7\]\" is 11.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.850 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 11 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 19 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns InstructionSetOperations:ISO\|Register:regA\|A_Reg\[7\] 3 REG LCFF_X22_Y18_N15 36 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X22_Y18_N15; Fanout = 36; REG Node = 'InstructionSetOperations:ISO\|Register:regA\|A_Reg\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clk~clkctrl InstructionSetOperations:ISO|Register:regA|A_Reg[7] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl InstructionSetOperations:ISO|Register:regA|A_Reg[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk {} clk~combout {} clk~clkctrl {} InstructionSetOperations:ISO|Register:regA|A_Reg[7] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.934 ns + Longest register pin " "Info: + Longest register to pin delay is 7.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns InstructionSetOperations:ISO\|Register:regA\|A_Reg\[7\] 1 REG LCFF_X22_Y18_N15 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y18_N15; Fanout = 36; REG Node = 'InstructionSetOperations:ISO\|Register:regA\|A_Reg\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InstructionSetOperations:ISO|Register:regA|A_Reg[7] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/register.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.184 ns) + CELL(0.455 ns) 2.639 ns InstructionSetOperations:ISO\|Equal0~0 2 COMB LCCOMB_X24_Y14_N8 1 " "Info: 2: + IC(2.184 ns) + CELL(0.455 ns) = 2.639 ns; Loc. = LCCOMB_X24_Y14_N8; Fanout = 1; COMB Node = 'InstructionSetOperations:ISO\|Equal0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { InstructionSetOperations:ISO|Register:regA|A_Reg[7] InstructionSetOperations:ISO|Equal0~0 } "NODE_NAME" } } { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/InstructionSetOperations.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.491 ns) 3.439 ns InstructionSetOperations:ISO\|Equal0~2 3 COMB LCCOMB_X24_Y14_N24 1 " "Info: 3: + IC(0.309 ns) + CELL(0.491 ns) = 3.439 ns; Loc. = LCCOMB_X24_Y14_N24; Fanout = 1; COMB Node = 'InstructionSetOperations:ISO\|Equal0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { InstructionSetOperations:ISO|Equal0~0 InstructionSetOperations:ISO|Equal0~2 } "NODE_NAME" } } { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/InstructionSetOperations.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(2.810 ns) 7.934 ns Aeq0 4 PIN PIN_M5 0 " "Info: 4: + IC(1.685 ns) + CELL(2.810 ns) = 7.934 ns; Loc. = PIN_M5; Fanout = 0; PIN Node = 'Aeq0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.495 ns" { InstructionSetOperations:ISO|Equal0~2 Aeq0 } "NODE_NAME" } } { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.756 ns ( 47.34 % ) " "Info: Total cell delay = 3.756 ns ( 47.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.178 ns ( 52.66 % ) " "Info: Total interconnect delay = 4.178 ns ( 52.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.934 ns" { InstructionSetOperations:ISO|Register:regA|A_Reg[7] InstructionSetOperations:ISO|Equal0~0 InstructionSetOperations:ISO|Equal0~2 Aeq0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.934 ns" { InstructionSetOperations:ISO|Register:regA|A_Reg[7] {} InstructionSetOperations:ISO|Equal0~0 {} InstructionSetOperations:ISO|Equal0~2 {} Aeq0 {} } { 0.000ns 2.184ns 0.309ns 1.685ns } { 0.000ns 0.455ns 0.491ns 2.810ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl InstructionSetOperations:ISO|Register:regA|A_Reg[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk {} clk~combout {} clk~clkctrl {} InstructionSetOperations:ISO|Register:regA|A_Reg[7] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.934 ns" { InstructionSetOperations:ISO|Register:regA|A_Reg[7] InstructionSetOperations:ISO|Equal0~0 InstructionSetOperations:ISO|Equal0~2 Aeq0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.934 ns" { InstructionSetOperations:ISO|Register:regA|A_Reg[7] {} InstructionSetOperations:ISO|Equal0~0 {} InstructionSetOperations:ISO|Equal0~2 {} Aeq0 {} } { 0.000ns 2.184ns 0.309ns 1.685ns } { 0.000ns 0.455ns 0.491ns 2.810ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Meminst MeminstOut\[4\] 9.703 ns Longest " "Info: Longest tpd from source pin \"Meminst\" to destination pin \"MeminstOut\[4\]\" is 9.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns Meminst 1 CLK PIN_AA11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AA11; Fanout = 5; CLK Node = 'Meminst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Meminst } "NODE_NAME" } } { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.545 ns) 3.416 ns InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[4\]~4 2 COMB LCCOMB_X24_Y14_N0 41 " "Info: 2: + IC(2.008 ns) + CELL(0.545 ns) = 3.416 ns; Loc. = LCCOMB_X24_Y14_N0; Fanout = 41; COMB Node = 'InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { Meminst InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[4]~4 } "NODE_NAME" } } { "mux_2_to_1.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/mux_2_to_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.447 ns) + CELL(2.840 ns) 9.703 ns MeminstOut\[4\] 3 PIN PIN_N1 0 " "Info: 3: + IC(3.447 ns) + CELL(2.840 ns) = 9.703 ns; Loc. = PIN_N1; Fanout = 0; PIN Node = 'MeminstOut\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.287 ns" { InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[4]~4 MeminstOut[4] } "NODE_NAME" } } { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.248 ns ( 43.78 % ) " "Info: Total cell delay = 4.248 ns ( 43.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.455 ns ( 56.22 % ) " "Info: Total interconnect delay = 5.455 ns ( 56.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.703 ns" { Meminst InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[4]~4 MeminstOut[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.703 ns" { Meminst {} Meminst~combout {} InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[4]~4 {} MeminstOut[4] {} } { 0.000ns 0.000ns 2.008ns 3.447ns } { 0.000ns 0.863ns 0.545ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RAM:ramA\|Q\[6\] Meminst clk -2.101 ns register " "Info: th for register \"RAM:ramA\|Q\[6\]\" (data pin = \"Meminst\", clock pin = \"clk\") is -2.101 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.857 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 11 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 19 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns RAM:ramA\|Q\[6\] 3 REG LCFF_X22_Y16_N25 4 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X22_Y16_N25; Fanout = 4; REG Node = 'RAM:ramA\|Q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk~clkctrl RAM:ramA|Q[6] } "NODE_NAME" } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl RAM:ramA|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} RAM:ramA|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.244 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns Meminst 1 CLK PIN_AA11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AA11; Fanout = 5; CLK Node = 'Meminst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Meminst } "NODE_NAME" } } { "DataPath.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/DataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.521 ns) 3.127 ns InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[3\]~3 2 COMB LCCOMB_X23_Y14_N0 77 " "Info: 2: + IC(1.743 ns) + CELL(0.521 ns) = 3.127 ns; Loc. = LCCOMB_X23_Y14_N0; Fanout = 77; COMB Node = 'InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { Meminst InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[3]~3 } "NODE_NAME" } } { "mux_2_to_1.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/mux_2_to_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.545 ns) 4.670 ns RAM:ramA\|ram~401 3 COMB LCCOMB_X22_Y16_N10 1 " "Info: 3: + IC(0.998 ns) + CELL(0.545 ns) = 4.670 ns; Loc. = LCCOMB_X22_Y16_N10; Fanout = 1; COMB Node = 'RAM:ramA\|ram~401'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[3]~3 RAM:ramA|ram~401 } "NODE_NAME" } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 5.148 ns RAM:ramA\|ram~402 4 COMB LCCOMB_X22_Y16_N24 1 " "Info: 4: + IC(0.300 ns) + CELL(0.178 ns) = 5.148 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 1; COMB Node = 'RAM:ramA\|ram~402'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { RAM:ramA|ram~401 RAM:ramA|ram~402 } "NODE_NAME" } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.244 ns RAM:ramA\|Q\[6\] 5 REG LCFF_X22_Y16_N25 4 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 5.244 ns; Loc. = LCFF_X22_Y16_N25; Fanout = 4; REG Node = 'RAM:ramA\|Q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { RAM:ramA|ram~402 RAM:ramA|Q[6] } "NODE_NAME" } } { "RAM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/DataPath/RAM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.203 ns ( 42.01 % ) " "Info: Total cell delay = 2.203 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.041 ns ( 57.99 % ) " "Info: Total interconnect delay = 3.041 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { Meminst InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[3]~3 RAM:ramA|ram~401 RAM:ramA|ram~402 RAM:ramA|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { Meminst {} Meminst~combout {} InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[3]~3 {} RAM:ramA|ram~401 {} RAM:ramA|ram~402 {} RAM:ramA|Q[6] {} } { 0.000ns 0.000ns 1.743ns 0.998ns 0.300ns 0.000ns } { 0.000ns 0.863ns 0.521ns 0.545ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl RAM:ramA|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} RAM:ramA|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { Meminst InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[3]~3 RAM:ramA|ram~401 RAM:ramA|ram~402 RAM:ramA|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { Meminst {} Meminst~combout {} InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[3]~3 {} RAM:ramA|ram~401 {} RAM:ramA|ram~402 {} RAM:ramA|Q[6] {} } { 0.000ns 0.000ns 1.743ns 0.998ns 0.300ns 0.000ns } { 0.000ns 0.863ns 0.521ns 0.545ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 261 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 261 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 15:16:02 2015 " "Info: Processing ended: Tue Dec 01 15:16:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
