{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620247209310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620247209311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 05 17:40:09 2021 " "Processing started: Wed May 05 17:40:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620247209311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620247209311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off conta59 -c conta59 " "Command: quartus_map --read_settings_files=on --write_settings_files=off conta59 -c conta59" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620247209311 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1620247209904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/conta4/conta4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/conta4/conta4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta4-hardware " "Found design unit 1: conta4-hardware" {  } { { "../conta4/conta4.vhd" "" { Text "C:/altera/conta4/conta4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620247210625 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta4 " "Found entity 1: conta4" {  } { { "../conta4/conta4.vhd" "" { Text "C:/altera/conta4/conta4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620247210625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620247210625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta59.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta59.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta59-X " "Found design unit 1: conta59-X" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620247210629 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta59 " "Found entity 1: conta59" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620247210629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620247210629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta59_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta59_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta59_tb-X " "Found design unit 1: conta59_tb-X" {  } { { "conta59_tb.vhd" "" { Text "C:/altera/conta59/conta59_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620247210633 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta59_tb " "Found entity 1: conta59_tb" {  } { { "conta59_tb.vhd" "" { Text "C:/altera/conta59/conta59_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620247210633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620247210633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "conta59 " "Elaborating entity \"conta59\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620247210696 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UniLoad conta59.vhd(28) " "VHDL Signal Declaration warning at conta59.vhd(28): used implicit default value for signal \"UniLoad\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1620247210724 "|conta59"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DezLoad conta59.vhd(28) " "VHDL Signal Declaration warning at conta59.vhd(28): used implicit default value for signal \"DezLoad\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1620247210724 "|conta59"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DezOut conta59.vhd(57) " "VHDL Process Statement warning at conta59.vhd(57): signal \"DezOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620247210724 "|conta59"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UniOut conta59.vhd(57) " "VHDL Process Statement warning at conta59.vhd(57): signal \"UniOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620247210725 "|conta59"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UniOut conta59.vhd(60) " "VHDL Process Statement warning at conta59.vhd(60): signal \"UniOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620247210725 "|conta59"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CleaR2 conta59.vhd(55) " "VHDL Process Statement warning at conta59.vhd(55): inferring latch(es) for signal or variable \"CleaR2\", which holds its previous value in one or more paths through the process" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1620247210725 "|conta59"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CarrY conta59.vhd(55) " "VHDL Process Statement warning at conta59.vhd(55): inferring latch(es) for signal or variable \"CarrY\", which holds its previous value in one or more paths through the process" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1620247210725 "|conta59"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CarrY conta59.vhd(55) " "Inferred latch for \"CarrY\" at conta59.vhd(55)" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620247210725 "|conta59"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CleaR2 conta59.vhd(55) " "Inferred latch for \"CleaR2\" at conta59.vhd(55)" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620247210725 "|conta59"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conta4 conta4:unidade " "Elaborating entity \"conta4\" for hierarchy \"conta4:unidade\"" {  } { { "conta59.vhd" "unidade" { Text "C:/altera/conta59/conta59.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620247210728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CarrY " "Latch CarrY has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA conta4:unidade\|CONT\[3\] " "Ports D and ENA on the latch are fed by the same signal conta4:unidade\|CONT\[3\]" {  } { { "../conta4/conta4.vhd" "" { Text "C:/altera/conta4/conta4.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620247211420 ""}  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620247211420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1620247211643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1620247212022 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620247212022 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLR " "No output dependent on input pin \"CLR\"" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620247212080 "|conta59|CLR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD\[0\] " "No output dependent on input pin \"LOAD\[0\]\"" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620247212080 "|conta59|LOAD[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD\[1\] " "No output dependent on input pin \"LOAD\[1\]\"" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620247212080 "|conta59|LOAD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD\[2\] " "No output dependent on input pin \"LOAD\[2\]\"" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620247212080 "|conta59|LOAD[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD\[3\] " "No output dependent on input pin \"LOAD\[3\]\"" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620247212080 "|conta59|LOAD[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD\[4\] " "No output dependent on input pin \"LOAD\[4\]\"" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620247212080 "|conta59|LOAD[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD\[5\] " "No output dependent on input pin \"LOAD\[5\]\"" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620247212080 "|conta59|LOAD[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD\[6\] " "No output dependent on input pin \"LOAD\[6\]\"" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620247212080 "|conta59|LOAD[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD\[7\] " "No output dependent on input pin \"LOAD\[7\]\"" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620247212080 "|conta59|LOAD[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD " "No output dependent on input pin \"LD\"" {  } { { "conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620247212080 "|conta59|LD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1620247212080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1620247212082 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1620247212082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1620247212082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1620247212082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620247212132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 05 17:40:12 2021 " "Processing ended: Wed May 05 17:40:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620247212132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620247212132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620247212132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620247212132 ""}
