===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.0399 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.4102 ( 16.5%)    0.4102 ( 20.1%)  FIR Parser
    1.3802 ( 55.5%)    1.0809 ( 53.0%)  'firrtl.circuit' Pipeline
    0.0128 (  0.5%)    0.0128 (  0.6%)    InferWidths
    0.6731 ( 27.1%)    0.6731 ( 33.0%)    LowerFIRRTLTypes
    0.6487 ( 26.1%)    0.3518 ( 17.2%)    'firrtl.module' Pipeline
    0.0938 (  3.8%)    0.0581 (  2.8%)      ExpandWhens
    0.1059 (  4.3%)    0.0613 (  3.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.4489 ( 18.0%)    0.2324 ( 11.4%)      SimpleCanonicalizer
    0.0390 (  1.6%)    0.0390 (  1.9%)    IMConstProp
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0064 (  0.3%)    0.0041 (  0.2%)    'firrtl.module' Pipeline
    0.0063 (  0.3%)    0.0040 (  0.2%)      CheckWidths
    0.1842 (  7.4%)    0.1842 (  9.0%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.3016 ( 12.1%)    0.1676 (  8.2%)  'hw.module' Pipeline
    0.0055 (  0.2%)    0.0046 (  0.2%)    HWCleanup
    0.1469 (  5.9%)    0.0803 (  3.9%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1491 (  6.0%)    0.0827 (  4.1%)    SimpleCanonicalizer
    0.0225 (  0.9%)    0.0225 (  1.1%)  HWLegalizeNames
    0.0334 (  1.3%)    0.0187 (  0.9%)  'hw.module' Pipeline
    0.0334 (  1.3%)    0.0187 (  0.9%)    PrettifyVerilog
    0.1548 (  6.2%)    0.1548 (  7.6%)  Output
    0.0008 (  0.0%)    0.0008 (  0.0%)  Rest
    2.4878 (100.0%)    2.0399 (100.0%)  Total

{
  totalTime: 2.052,
  maxMemory: 142655488
}
