#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* CapSense_CSD_IDAC1_cy_psoc4_idac */
#define CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT 0
#define CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT 0
#define CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT 0
#define CapSense_CSD_IDAC1_cy_psoc4_idac__IDAC_NUMBER 1u
#define CapSense_CSD_IDAC1_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_CSD_IDAC1_cy_psoc4_idac__POLARITY_SHIFT 16

/* CapSense_CSD_SampleClk */
#define CapSense_CSD_SampleClk__DIVIDER_MASK 0x0000FFFFu
#define CapSense_CSD_SampleClk__ENABLE CYREG_CLK_DIVIDER_A00
#define CapSense_CSD_SampleClk__ENABLE_MASK 0x80000000u
#define CapSense_CSD_SampleClk__MASK 0x80000000u
#define CapSense_CSD_SampleClk__REGISTER CYREG_CLK_DIVIDER_A00

/* CapSense_CSD_SenseClk */
#define CapSense_CSD_SenseClk__DIVIDER_MASK 0x0000FFFFu
#define CapSense_CSD_SenseClk__ENABLE CYREG_CLK_DIVIDER_B00
#define CapSense_CSD_SenseClk__ENABLE_MASK 0x80000000u
#define CapSense_CSD_SenseClk__MASK 0x80000000u
#define CapSense_CSD_SenseClk__REGISTER CYREG_CLK_DIVIDER_B00

/* PWM_B_cy_m0s8_tcpwm_1 */
#define PWM_B_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_B_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_B_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_B_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_B_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_B_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_B_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_B_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_B_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_B_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_B_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_B_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_B_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_B_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* PWM_G_cy_m0s8_tcpwm_1 */
#define PWM_G_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define PWM_G_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define PWM_G_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define PWM_G_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define PWM_G_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define PWM_G_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define PWM_G_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define PWM_G_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define PWM_G_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define PWM_G_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define PWM_G_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define PWM_G_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define PWM_G_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define PWM_G_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_R_cy_m0s8_tcpwm_1 */
#define PWM_R_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define PWM_R_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define PWM_R_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define PWM_R_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define PWM_R_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define PWM_R_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define PWM_R_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define PWM_R_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define PWM_R_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define PWM_R_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define PWM_R_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define PWM_R_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define PWM_R_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define PWM_R_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* CapSense_CSD_CSD_FFB */
#define CapSense_CSD_CSD_FFB__CSD_CONFIG CYREG_CSD_CONFIG
#define CapSense_CSD_CSD_FFB__CSD_COUNTER CYREG_CSD_COUNTER
#define CapSense_CSD_CSD_FFB__CSD_ID CYREG_CSD_ID
#define CapSense_CSD_CSD_FFB__CSD_INTR CYREG_CSD_INTR
#define CapSense_CSD_CSD_FFB__CSD_INTR_SET CYREG_CSD_INTR_SET
#define CapSense_CSD_CSD_FFB__CSD_NUMBER 0u
#define CapSense_CSD_CSD_FFB__CSD_STATUS CYREG_CSD_STATUS

/* PWM_Tone_Mix_PWMUDB */
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_00
#define PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_00
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__32BIT_MASK_REG CYREG_UDB_W32_MSK_00
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG CYREG_UDB_W32_ST_00
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK_00
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_00
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_00
#define PWM_Tone_Mix_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_UDB_W8_A0_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_UDB_W8_A1_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_UDB_W8_D0_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_UDB_W8_D1_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_UDB_W8_F0_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_UDB_W8_F1_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_UDB_CAT16_A_01
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_UDB_W8_A0_01
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_UDB_W8_A1_01
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_UDB_CAT16_D_01
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_UDB_W8_D0_01
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_UDB_W8_D1_01
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_UDB_CAT16_F_01
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_UDB_W8_F0_01
#define PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_UDB_W8_F1_01

/* CapSense_CSD_Cmod */
#define CapSense_CSD_Cmod__0__DM__MASK 0x1C0u
#define CapSense_CSD_Cmod__0__DM__SHIFT 6
#define CapSense_CSD_Cmod__0__DR CYREG_PRT4_DR
#define CapSense_CSD_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_CSD_Cmod__0__HSIOM_MASK 0x00000F00u
#define CapSense_CSD_Cmod__0__HSIOM_SHIFT 8u
#define CapSense_CSD_Cmod__0__INTCFG CYREG_PRT4_INTCFG
#define CapSense_CSD_Cmod__0__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_CSD_Cmod__0__MASK 0x04u
#define CapSense_CSD_Cmod__0__PC CYREG_PRT4_PC
#define CapSense_CSD_Cmod__0__PC2 CYREG_PRT4_PC2
#define CapSense_CSD_Cmod__0__PORT 4u
#define CapSense_CSD_Cmod__0__PS CYREG_PRT4_PS
#define CapSense_CSD_Cmod__0__SHIFT 2
#define CapSense_CSD_Cmod__Cmod__DM__MASK 0x1C0u
#define CapSense_CSD_Cmod__Cmod__DM__SHIFT 6
#define CapSense_CSD_Cmod__Cmod__DR CYREG_PRT4_DR
#define CapSense_CSD_Cmod__Cmod__INTCFG CYREG_PRT4_INTCFG
#define CapSense_CSD_Cmod__Cmod__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_CSD_Cmod__Cmod__MASK 0x04u
#define CapSense_CSD_Cmod__Cmod__PC CYREG_PRT4_PC
#define CapSense_CSD_Cmod__Cmod__PC2 CYREG_PRT4_PC2
#define CapSense_CSD_Cmod__Cmod__PORT 4u
#define CapSense_CSD_Cmod__Cmod__PS CYREG_PRT4_PS
#define CapSense_CSD_Cmod__Cmod__SHIFT 2
#define CapSense_CSD_Cmod__DR CYREG_PRT4_DR
#define CapSense_CSD_Cmod__INTCFG CYREG_PRT4_INTCFG
#define CapSense_CSD_Cmod__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_CSD_Cmod__MASK 0x04u
#define CapSense_CSD_Cmod__PC CYREG_PRT4_PC
#define CapSense_CSD_Cmod__PC2 CYREG_PRT4_PC2
#define CapSense_CSD_Cmod__PORT 4u
#define CapSense_CSD_Cmod__PS CYREG_PRT4_PS
#define CapSense_CSD_Cmod__SHIFT 2

/* CapSense_CSD_ISR */
#define CapSense_CSD_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CapSense_CSD_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CapSense_CSD_ISR__INTC_MASK 0x8000u
#define CapSense_CSD_ISR__INTC_NUMBER 15u
#define CapSense_CSD_ISR__INTC_PRIOR_MASK 0xC0000000u
#define CapSense_CSD_ISR__INTC_PRIOR_NUM 3u
#define CapSense_CSD_ISR__INTC_PRIOR_REG CYREG_CM0_IPR3
#define CapSense_CSD_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define CapSense_CSD_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* CapSense_CSD_Sns */
#define CapSense_CSD_Sns__0__DM__MASK 0x07u
#define CapSense_CSD_Sns__0__DM__SHIFT 0
#define CapSense_CSD_Sns__0__DR CYREG_PRT1_DR
#define CapSense_CSD_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_CSD_Sns__0__HSIOM_MASK 0x0000000Fu
#define CapSense_CSD_Sns__0__HSIOM_SHIFT 0u
#define CapSense_CSD_Sns__0__INTCFG CYREG_PRT1_INTCFG
#define CapSense_CSD_Sns__0__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_CSD_Sns__0__MASK 0x01u
#define CapSense_CSD_Sns__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_CSD_Sns__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_CSD_Sns__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_CSD_Sns__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_CSD_Sns__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_CSD_Sns__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_CSD_Sns__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_CSD_Sns__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_CSD_Sns__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_CSD_Sns__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_CSD_Sns__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_CSD_Sns__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_CSD_Sns__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_CSD_Sns__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_CSD_Sns__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_CSD_Sns__0__PC CYREG_PRT1_PC
#define CapSense_CSD_Sns__0__PC2 CYREG_PRT1_PC2
#define CapSense_CSD_Sns__0__PORT 1u
#define CapSense_CSD_Sns__0__PS CYREG_PRT1_PS
#define CapSense_CSD_Sns__0__SHIFT 0
#define CapSense_CSD_Sns__1__DM__MASK 0x7000u
#define CapSense_CSD_Sns__1__DM__SHIFT 12
#define CapSense_CSD_Sns__1__DR CYREG_PRT0_DR
#define CapSense_CSD_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_CSD_Sns__1__HSIOM_MASK 0x000F0000u
#define CapSense_CSD_Sns__1__HSIOM_SHIFT 16u
#define CapSense_CSD_Sns__1__INTCFG CYREG_PRT0_INTCFG
#define CapSense_CSD_Sns__1__INTSTAT CYREG_PRT0_INTSTAT
#define CapSense_CSD_Sns__1__MASK 0x10u
#define CapSense_CSD_Sns__1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_CSD_Sns__1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_CSD_Sns__1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_CSD_Sns__1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_CSD_Sns__1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_CSD_Sns__1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_CSD_Sns__1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_CSD_Sns__1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_CSD_Sns__1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_CSD_Sns__1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_CSD_Sns__1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_CSD_Sns__1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_CSD_Sns__1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_CSD_Sns__1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_CSD_Sns__1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_CSD_Sns__1__PC CYREG_PRT0_PC
#define CapSense_CSD_Sns__1__PC2 CYREG_PRT0_PC2
#define CapSense_CSD_Sns__1__PORT 0u
#define CapSense_CSD_Sns__1__PS CYREG_PRT0_PS
#define CapSense_CSD_Sns__1__SHIFT 4
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__DM__MASK 0x07u
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__DM__SHIFT 0
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__DR CYREG_PRT1_DR
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__INTCFG CYREG_PRT1_INTCFG
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__MASK 0x01u
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PC CYREG_PRT1_PC
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PC2 CYREG_PRT1_PC2
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PORT 1u
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__PS CYREG_PRT1_PS
#define CapSense_CSD_Sns__ProximitySensor0_0__PROX__SHIFT 0
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__DM__MASK 0x7000u
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__DM__SHIFT 12
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__DR CYREG_PRT0_DR
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__INTCFG CYREG_PRT0_INTCFG
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__INTSTAT CYREG_PRT0_INTSTAT
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__MASK 0x10u
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PC CYREG_PRT0_PC
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PC2 CYREG_PRT0_PC2
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PORT 0u
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__PS CYREG_PRT0_PS
#define CapSense_CSD_Sns__ProximitySensor1_0__PROX__SHIFT 4

/* PWM_Tone_PWMUDB */
#define PWM_Tone_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Tone_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Tone_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define PWM_Tone_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_03
#define PWM_Tone_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM_Tone_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_03
#define PWM_Tone_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM_Tone_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Tone_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM_Tone_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_03
#define PWM_Tone_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM_Tone_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Tone_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Tone_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Tone_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Tone_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Tone_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Tone_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_Tone_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_Tone_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define PWM_Tone_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK_03
#define PWM_Tone_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM_Tone_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM_Tone_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define PWM_Tone_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM_Tone_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM_Tone_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST_03
#define PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define PWM_Tone_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define PWM_Tone_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_UDB_W8_A0_02
#define PWM_Tone_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_UDB_W8_A1_02
#define PWM_Tone_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define PWM_Tone_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_UDB_W8_D0_02
#define PWM_Tone_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_UDB_W8_D1_02
#define PWM_Tone_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define PWM_Tone_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define PWM_Tone_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_UDB_W8_F0_02
#define PWM_Tone_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_UDB_W8_F1_02
#define PWM_Tone_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_UDB_CAT16_A_03
#define PWM_Tone_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_UDB_W8_A0_03
#define PWM_Tone_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_UDB_W8_A1_03
#define PWM_Tone_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_UDB_CAT16_D_03
#define PWM_Tone_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_UDB_W8_D0_03
#define PWM_Tone_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_UDB_W8_D1_03
#define PWM_Tone_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define PWM_Tone_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_UDB_CAT16_F_03
#define PWM_Tone_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_UDB_W8_F0_03
#define PWM_Tone_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_UDB_W8_F1_03
#define PWM_Tone_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM_Tone_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03

/* P0_2_GreenLED */
#define P0_2_GreenLED__0__DM__MASK 0x1C0u
#define P0_2_GreenLED__0__DM__SHIFT 6
#define P0_2_GreenLED__0__DR CYREG_PRT0_DR
#define P0_2_GreenLED__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0_2_GreenLED__0__HSIOM_MASK 0x00000F00u
#define P0_2_GreenLED__0__HSIOM_SHIFT 8u
#define P0_2_GreenLED__0__INTCFG CYREG_PRT0_INTCFG
#define P0_2_GreenLED__0__INTSTAT CYREG_PRT0_INTSTAT
#define P0_2_GreenLED__0__MASK 0x04u
#define P0_2_GreenLED__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define P0_2_GreenLED__0__OUT_SEL_SHIFT 4u
#define P0_2_GreenLED__0__OUT_SEL_VAL 1u
#define P0_2_GreenLED__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_2_GreenLED__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_2_GreenLED__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_2_GreenLED__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_2_GreenLED__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_2_GreenLED__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_2_GreenLED__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_2_GreenLED__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_2_GreenLED__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_2_GreenLED__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_2_GreenLED__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_2_GreenLED__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_2_GreenLED__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_2_GreenLED__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_2_GreenLED__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_2_GreenLED__0__PC CYREG_PRT0_PC
#define P0_2_GreenLED__0__PC2 CYREG_PRT0_PC2
#define P0_2_GreenLED__0__PORT 0u
#define P0_2_GreenLED__0__PS CYREG_PRT0_PS
#define P0_2_GreenLED__0__SHIFT 2
#define P0_2_GreenLED__DR CYREG_PRT0_DR
#define P0_2_GreenLED__INTCFG CYREG_PRT0_INTCFG
#define P0_2_GreenLED__INTSTAT CYREG_PRT0_INTSTAT
#define P0_2_GreenLED__MASK 0x04u
#define P0_2_GreenLED__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_2_GreenLED__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_2_GreenLED__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_2_GreenLED__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_2_GreenLED__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_2_GreenLED__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_2_GreenLED__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_2_GreenLED__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_2_GreenLED__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_2_GreenLED__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_2_GreenLED__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_2_GreenLED__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_2_GreenLED__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_2_GreenLED__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_2_GreenLED__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_2_GreenLED__PC CYREG_PRT0_PC
#define P0_2_GreenLED__PC2 CYREG_PRT0_PC2
#define P0_2_GreenLED__PORT 0u
#define P0_2_GreenLED__PS CYREG_PRT0_PS
#define P0_2_GreenLED__SHIFT 2

/* P0_3_BlueLED */
#define P0_3_BlueLED__0__DM__MASK 0xE00u
#define P0_3_BlueLED__0__DM__SHIFT 9
#define P0_3_BlueLED__0__DR CYREG_PRT0_DR
#define P0_3_BlueLED__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0_3_BlueLED__0__HSIOM_MASK 0x0000F000u
#define P0_3_BlueLED__0__HSIOM_SHIFT 12u
#define P0_3_BlueLED__0__INTCFG CYREG_PRT0_INTCFG
#define P0_3_BlueLED__0__INTSTAT CYREG_PRT0_INTSTAT
#define P0_3_BlueLED__0__MASK 0x08u
#define P0_3_BlueLED__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define P0_3_BlueLED__0__OUT_SEL_SHIFT 6u
#define P0_3_BlueLED__0__OUT_SEL_VAL 2u
#define P0_3_BlueLED__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_3_BlueLED__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_3_BlueLED__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_3_BlueLED__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_3_BlueLED__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_3_BlueLED__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_3_BlueLED__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_3_BlueLED__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_3_BlueLED__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_3_BlueLED__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_3_BlueLED__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_3_BlueLED__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_3_BlueLED__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_3_BlueLED__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_3_BlueLED__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_3_BlueLED__0__PC CYREG_PRT0_PC
#define P0_3_BlueLED__0__PC2 CYREG_PRT0_PC2
#define P0_3_BlueLED__0__PORT 0u
#define P0_3_BlueLED__0__PS CYREG_PRT0_PS
#define P0_3_BlueLED__0__SHIFT 3
#define P0_3_BlueLED__DR CYREG_PRT0_DR
#define P0_3_BlueLED__INTCFG CYREG_PRT0_INTCFG
#define P0_3_BlueLED__INTSTAT CYREG_PRT0_INTSTAT
#define P0_3_BlueLED__MASK 0x08u
#define P0_3_BlueLED__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_3_BlueLED__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_3_BlueLED__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_3_BlueLED__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_3_BlueLED__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_3_BlueLED__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_3_BlueLED__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_3_BlueLED__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_3_BlueLED__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_3_BlueLED__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_3_BlueLED__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_3_BlueLED__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_3_BlueLED__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_3_BlueLED__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_3_BlueLED__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_3_BlueLED__PC CYREG_PRT0_PC
#define P0_3_BlueLED__PC2 CYREG_PRT0_PC2
#define P0_3_BlueLED__PORT 0u
#define P0_3_BlueLED__PS CYREG_PRT0_PS
#define P0_3_BlueLED__SHIFT 3

/* P2_0_Speaker */
#define P2_0_Speaker__0__DM__MASK 0x07u
#define P2_0_Speaker__0__DM__SHIFT 0
#define P2_0_Speaker__0__DR CYREG_PRT2_DR
#define P2_0_Speaker__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define P2_0_Speaker__0__HSIOM_MASK 0x0000000Fu
#define P2_0_Speaker__0__HSIOM_SHIFT 0u
#define P2_0_Speaker__0__INTCFG CYREG_PRT2_INTCFG
#define P2_0_Speaker__0__INTSTAT CYREG_PRT2_INTSTAT
#define P2_0_Speaker__0__MASK 0x01u
#define P2_0_Speaker__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define P2_0_Speaker__0__OUT_SEL_SHIFT 0u
#define P2_0_Speaker__0__OUT_SEL_VAL 0u
#define P2_0_Speaker__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_0_Speaker__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_0_Speaker__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_0_Speaker__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_0_Speaker__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_0_Speaker__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_0_Speaker__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_0_Speaker__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_0_Speaker__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_0_Speaker__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_0_Speaker__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_0_Speaker__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_0_Speaker__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_0_Speaker__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_0_Speaker__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_0_Speaker__0__PC CYREG_PRT2_PC
#define P2_0_Speaker__0__PC2 CYREG_PRT2_PC2
#define P2_0_Speaker__0__PORT 2u
#define P2_0_Speaker__0__PS CYREG_PRT2_PS
#define P2_0_Speaker__0__SHIFT 0
#define P2_0_Speaker__DR CYREG_PRT2_DR
#define P2_0_Speaker__INTCFG CYREG_PRT2_INTCFG
#define P2_0_Speaker__INTSTAT CYREG_PRT2_INTSTAT
#define P2_0_Speaker__MASK 0x01u
#define P2_0_Speaker__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_0_Speaker__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_0_Speaker__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_0_Speaker__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_0_Speaker__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_0_Speaker__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_0_Speaker__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_0_Speaker__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_0_Speaker__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_0_Speaker__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_0_Speaker__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_0_Speaker__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_0_Speaker__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_0_Speaker__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_0_Speaker__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_0_Speaker__PC CYREG_PRT2_PC
#define P2_0_Speaker__PC2 CYREG_PRT2_PC2
#define P2_0_Speaker__PORT 2u
#define P2_0_Speaker__PS CYREG_PRT2_PS
#define P2_0_Speaker__SHIFT 0

/* PlayMode_ISR */
#define PlayMode_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define PlayMode_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define PlayMode_ISR__INTC_MASK 0x01u
#define PlayMode_ISR__INTC_NUMBER 0u
#define PlayMode_ISR__INTC_PRIOR_MASK 0xC0u
#define PlayMode_ISR__INTC_PRIOR_NUM 3u
#define PlayMode_ISR__INTC_PRIOR_REG CYREG_CM0_IPR0
#define PlayMode_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define PlayMode_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* SW2_PlayMode */
#define SW2_PlayMode__0__DM__MASK 0xE00000u
#define SW2_PlayMode__0__DM__SHIFT 21
#define SW2_PlayMode__0__DR CYREG_PRT0_DR
#define SW2_PlayMode__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SW2_PlayMode__0__HSIOM_MASK 0xF0000000u
#define SW2_PlayMode__0__HSIOM_SHIFT 28u
#define SW2_PlayMode__0__INTCFG CYREG_PRT0_INTCFG
#define SW2_PlayMode__0__INTSTAT CYREG_PRT0_INTSTAT
#define SW2_PlayMode__0__MASK 0x80u
#define SW2_PlayMode__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW2_PlayMode__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW2_PlayMode__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW2_PlayMode__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW2_PlayMode__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW2_PlayMode__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW2_PlayMode__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW2_PlayMode__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW2_PlayMode__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW2_PlayMode__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW2_PlayMode__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW2_PlayMode__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW2_PlayMode__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW2_PlayMode__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW2_PlayMode__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW2_PlayMode__0__PC CYREG_PRT0_PC
#define SW2_PlayMode__0__PC2 CYREG_PRT0_PC2
#define SW2_PlayMode__0__PORT 0u
#define SW2_PlayMode__0__PS CYREG_PRT0_PS
#define SW2_PlayMode__0__SHIFT 7
#define SW2_PlayMode__DR CYREG_PRT0_DR
#define SW2_PlayMode__INTCFG CYREG_PRT0_INTCFG
#define SW2_PlayMode__INTSTAT CYREG_PRT0_INTSTAT
#define SW2_PlayMode__MASK 0x80u
#define SW2_PlayMode__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW2_PlayMode__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW2_PlayMode__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW2_PlayMode__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW2_PlayMode__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW2_PlayMode__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW2_PlayMode__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW2_PlayMode__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW2_PlayMode__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW2_PlayMode__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW2_PlayMode__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW2_PlayMode__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW2_PlayMode__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW2_PlayMode__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW2_PlayMode__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW2_PlayMode__PC CYREG_PRT0_PC
#define SW2_PlayMode__PC2 CYREG_PRT0_PC2
#define SW2_PlayMode__PORT 0u
#define SW2_PlayMode__PS CYREG_PRT0_PS
#define SW2_PlayMode__SHIFT 7

/* P1_6_RedLED */
#define P1_6_RedLED__0__DM__MASK 0x1C0000u
#define P1_6_RedLED__0__DM__SHIFT 18
#define P1_6_RedLED__0__DR CYREG_PRT1_DR
#define P1_6_RedLED__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1_6_RedLED__0__HSIOM_MASK 0x0F000000u
#define P1_6_RedLED__0__HSIOM_SHIFT 24u
#define P1_6_RedLED__0__INTCFG CYREG_PRT1_INTCFG
#define P1_6_RedLED__0__INTSTAT CYREG_PRT1_INTSTAT
#define P1_6_RedLED__0__MASK 0x40u
#define P1_6_RedLED__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define P1_6_RedLED__0__OUT_SEL_SHIFT 12u
#define P1_6_RedLED__0__OUT_SEL_VAL 1u
#define P1_6_RedLED__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1_6_RedLED__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1_6_RedLED__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1_6_RedLED__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1_6_RedLED__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1_6_RedLED__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1_6_RedLED__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1_6_RedLED__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1_6_RedLED__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1_6_RedLED__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1_6_RedLED__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1_6_RedLED__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1_6_RedLED__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1_6_RedLED__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1_6_RedLED__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1_6_RedLED__0__PC CYREG_PRT1_PC
#define P1_6_RedLED__0__PC2 CYREG_PRT1_PC2
#define P1_6_RedLED__0__PORT 1u
#define P1_6_RedLED__0__PS CYREG_PRT1_PS
#define P1_6_RedLED__0__SHIFT 6
#define P1_6_RedLED__DR CYREG_PRT1_DR
#define P1_6_RedLED__INTCFG CYREG_PRT1_INTCFG
#define P1_6_RedLED__INTSTAT CYREG_PRT1_INTSTAT
#define P1_6_RedLED__MASK 0x40u
#define P1_6_RedLED__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1_6_RedLED__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1_6_RedLED__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1_6_RedLED__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1_6_RedLED__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1_6_RedLED__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1_6_RedLED__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1_6_RedLED__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1_6_RedLED__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1_6_RedLED__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1_6_RedLED__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1_6_RedLED__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1_6_RedLED__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1_6_RedLED__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1_6_RedLED__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1_6_RedLED__PC CYREG_PRT1_PC
#define P1_6_RedLED__PC2 CYREG_PRT1_PC2
#define P1_6_RedLED__PORT 1u
#define P1_6_RedLED__PS CYREG_PRT1_PS
#define P1_6_RedLED__SHIFT 6

/* Pitch_Clock */
#define Pitch_Clock__DIVIDER_MASK 0x0000FFFFu
#define Pitch_Clock__ENABLE CYREG_CLK_DIVIDER_B01
#define Pitch_Clock__ENABLE_MASK 0x80000000u
#define Pitch_Clock__MASK 0x80000000u
#define Pitch_Clock__REGISTER CYREG_CLK_DIVIDER_B01

/* UART_SCBCLK */
#define UART_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define UART_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A01
#define UART_SCBCLK__ENABLE_MASK 0x80000000u
#define UART_SCBCLK__MASK 0x80000000u
#define UART_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A01

/* Clock_PWM */
#define Clock_PWM__DIVIDER_MASK 0x0000FFFFu
#define Clock_PWM__ENABLE CYREG_CLK_DIVIDER_C00
#define Clock_PWM__ENABLE_MASK 0x80000000u
#define Clock_PWM__MASK 0x80000000u
#define Clock_PWM__REGISTER CYREG_CLK_DIVIDER_C00

/* UART_SCB */
#define UART_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define UART_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define UART_SCB__CTRL CYREG_SCB0_CTRL
#define UART_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define UART_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define UART_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define UART_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define UART_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define UART_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define UART_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define UART_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define UART_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define UART_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define UART_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_SCB__STATUS CYREG_SCB0_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* Clock_1 */
#define Clock_1__DIVIDER_MASK 0x0000FFFFu
#define Clock_1__ENABLE CYREG_CLK_DIVIDER_B02
#define Clock_1__ENABLE_MASK 0x80000000u
#define Clock_1__MASK 0x80000000u
#define Clock_1__REGISTER CYREG_CLK_DIVIDER_B02

/* UART_rx */
#define UART_rx__0__DM__MASK 0x07u
#define UART_rx__0__DM__SHIFT 0
#define UART_rx__0__DR CYREG_PRT4_DR
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_rx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PC CYREG_PRT4_PC
#define UART_rx__0__PC2 CYREG_PRT4_PC2
#define UART_rx__0__PORT 4u
#define UART_rx__0__PS CYREG_PRT4_PS
#define UART_rx__0__SHIFT 0
#define UART_rx__DR CYREG_PRT4_DR
#define UART_rx__INTCFG CYREG_PRT4_INTCFG
#define UART_rx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_rx__MASK 0x01u
#define UART_rx__PC CYREG_PRT4_PC
#define UART_rx__PC2 CYREG_PRT4_PC2
#define UART_rx__PORT 4u
#define UART_rx__PS CYREG_PRT4_PS
#define UART_rx__SHIFT 0

/* UART_tx */
#define UART_tx__0__DM__MASK 0x38u
#define UART_tx__0__DM__SHIFT 3
#define UART_tx__0__DR CYREG_PRT4_DR
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_tx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__PC CYREG_PRT4_PC
#define UART_tx__0__PC2 CYREG_PRT4_PC2
#define UART_tx__0__PORT 4u
#define UART_tx__0__PS CYREG_PRT4_PS
#define UART_tx__0__SHIFT 1
#define UART_tx__DR CYREG_PRT4_DR
#define UART_tx__INTCFG CYREG_PRT4_INTCFG
#define UART_tx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_tx__MASK 0x02u
#define UART_tx__PC CYREG_PRT4_PC
#define UART_tx__PC2 CYREG_PRT4_PC2
#define UART_tx__PORT 4u
#define UART_tx__PS CYREG_PRT4_PS
#define UART_tx__SHIFT 1

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC4A
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC4A_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
