<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-samsung › include › plat › regs-udc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-udc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/plat-samsung/include/plat/regs-udc.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2004 Herbert Poetzl &lt;herbert@13thfloor.at&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This include file is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation; either version 2 of</span>
<span class="cm"> * the License, or (at your option) any later version.</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __ASM_ARCH_REGS_UDC_H</span>
<span class="cp">#define __ASM_ARCH_REGS_UDC_H</span>

<span class="cp">#define S3C2410_USBDREG(x) (x)</span>

<span class="cp">#define S3C2410_UDC_FUNC_ADDR_REG	S3C2410_USBDREG(0x0140)</span>
<span class="cp">#define S3C2410_UDC_PWR_REG		S3C2410_USBDREG(0x0144)</span>
<span class="cp">#define S3C2410_UDC_EP_INT_REG		S3C2410_USBDREG(0x0148)</span>

<span class="cp">#define S3C2410_UDC_USB_INT_REG		S3C2410_USBDREG(0x0158)</span>
<span class="cp">#define S3C2410_UDC_EP_INT_EN_REG	S3C2410_USBDREG(0x015c)</span>

<span class="cp">#define S3C2410_UDC_USB_INT_EN_REG	S3C2410_USBDREG(0x016c)</span>

<span class="cp">#define S3C2410_UDC_FRAME_NUM1_REG	S3C2410_USBDREG(0x0170)</span>
<span class="cp">#define S3C2410_UDC_FRAME_NUM2_REG	S3C2410_USBDREG(0x0174)</span>

<span class="cp">#define S3C2410_UDC_EP0_FIFO_REG	S3C2410_USBDREG(0x01c0)</span>
<span class="cp">#define S3C2410_UDC_EP1_FIFO_REG	S3C2410_USBDREG(0x01c4)</span>
<span class="cp">#define S3C2410_UDC_EP2_FIFO_REG	S3C2410_USBDREG(0x01c8)</span>
<span class="cp">#define S3C2410_UDC_EP3_FIFO_REG	S3C2410_USBDREG(0x01cc)</span>
<span class="cp">#define S3C2410_UDC_EP4_FIFO_REG	S3C2410_USBDREG(0x01d0)</span>

<span class="cp">#define S3C2410_UDC_EP1_DMA_CON		S3C2410_USBDREG(0x0200)</span>
<span class="cp">#define S3C2410_UDC_EP1_DMA_UNIT	S3C2410_USBDREG(0x0204)</span>
<span class="cp">#define S3C2410_UDC_EP1_DMA_FIFO	S3C2410_USBDREG(0x0208)</span>
<span class="cp">#define S3C2410_UDC_EP1_DMA_TTC_L	S3C2410_USBDREG(0x020c)</span>
<span class="cp">#define S3C2410_UDC_EP1_DMA_TTC_M	S3C2410_USBDREG(0x0210)</span>
<span class="cp">#define S3C2410_UDC_EP1_DMA_TTC_H	S3C2410_USBDREG(0x0214)</span>

<span class="cp">#define S3C2410_UDC_EP2_DMA_CON		S3C2410_USBDREG(0x0218)</span>
<span class="cp">#define S3C2410_UDC_EP2_DMA_UNIT	S3C2410_USBDREG(0x021c)</span>
<span class="cp">#define S3C2410_UDC_EP2_DMA_FIFO	S3C2410_USBDREG(0x0220)</span>
<span class="cp">#define S3C2410_UDC_EP2_DMA_TTC_L	S3C2410_USBDREG(0x0224)</span>
<span class="cp">#define S3C2410_UDC_EP2_DMA_TTC_M	S3C2410_USBDREG(0x0228)</span>
<span class="cp">#define S3C2410_UDC_EP2_DMA_TTC_H	S3C2410_USBDREG(0x022c)</span>

<span class="cp">#define S3C2410_UDC_EP3_DMA_CON		S3C2410_USBDREG(0x0240)</span>
<span class="cp">#define S3C2410_UDC_EP3_DMA_UNIT	S3C2410_USBDREG(0x0244)</span>
<span class="cp">#define S3C2410_UDC_EP3_DMA_FIFO	S3C2410_USBDREG(0x0248)</span>
<span class="cp">#define S3C2410_UDC_EP3_DMA_TTC_L	S3C2410_USBDREG(0x024c)</span>
<span class="cp">#define S3C2410_UDC_EP3_DMA_TTC_M	S3C2410_USBDREG(0x0250)</span>
<span class="cp">#define S3C2410_UDC_EP3_DMA_TTC_H	S3C2410_USBDREG(0x0254)</span>

<span class="cp">#define S3C2410_UDC_EP4_DMA_CON		S3C2410_USBDREG(0x0258)</span>
<span class="cp">#define S3C2410_UDC_EP4_DMA_UNIT	S3C2410_USBDREG(0x025c)</span>
<span class="cp">#define S3C2410_UDC_EP4_DMA_FIFO	S3C2410_USBDREG(0x0260)</span>
<span class="cp">#define S3C2410_UDC_EP4_DMA_TTC_L	S3C2410_USBDREG(0x0264)</span>
<span class="cp">#define S3C2410_UDC_EP4_DMA_TTC_M	S3C2410_USBDREG(0x0268)</span>
<span class="cp">#define S3C2410_UDC_EP4_DMA_TTC_H	S3C2410_USBDREG(0x026c)</span>

<span class="cp">#define S3C2410_UDC_INDEX_REG		S3C2410_USBDREG(0x0178)</span>

<span class="cm">/* indexed registers */</span>

<span class="cp">#define S3C2410_UDC_MAXP_REG		S3C2410_USBDREG(0x0180)</span>

<span class="cp">#define S3C2410_UDC_EP0_CSR_REG		S3C2410_USBDREG(0x0184)</span>

<span class="cp">#define S3C2410_UDC_IN_CSR1_REG		S3C2410_USBDREG(0x0184)</span>
<span class="cp">#define S3C2410_UDC_IN_CSR2_REG		S3C2410_USBDREG(0x0188)</span>

<span class="cp">#define S3C2410_UDC_OUT_CSR1_REG	S3C2410_USBDREG(0x0190)</span>
<span class="cp">#define S3C2410_UDC_OUT_CSR2_REG	S3C2410_USBDREG(0x0194)</span>
<span class="cp">#define S3C2410_UDC_OUT_FIFO_CNT1_REG	S3C2410_USBDREG(0x0198)</span>
<span class="cp">#define S3C2410_UDC_OUT_FIFO_CNT2_REG	S3C2410_USBDREG(0x019c)</span>

<span class="cp">#define S3C2410_UDC_FUNCADDR_UPDATE	(1 &lt;&lt; 7)</span>

<span class="cp">#define S3C2410_UDC_PWR_ISOUP		(1 &lt;&lt; 7) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_PWR_RESET		(1 &lt;&lt; 3) </span><span class="cm">/* R   */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_PWR_RESUME		(1 &lt;&lt; 2) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_PWR_SUSPEND		(1 &lt;&lt; 1) </span><span class="cm">/* R   */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_PWR_ENSUSPEND	(1 &lt;&lt; 0) </span><span class="cm">/* R/W */</span><span class="cp"></span>

<span class="cp">#define S3C2410_UDC_PWR_DEFAULT		(0x00)</span>

<span class="cp">#define S3C2410_UDC_INT_EP4		(1 &lt;&lt; 4) </span><span class="cm">/* R/W (clear only) */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_INT_EP3		(1 &lt;&lt; 3) </span><span class="cm">/* R/W (clear only) */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_INT_EP2		(1 &lt;&lt; 2) </span><span class="cm">/* R/W (clear only) */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_INT_EP1		(1 &lt;&lt; 1) </span><span class="cm">/* R/W (clear only) */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_INT_EP0		(1 &lt;&lt; 0) </span><span class="cm">/* R/W (clear only) */</span><span class="cp"></span>

<span class="cp">#define S3C2410_UDC_USBINT_RESET	(1 &lt;&lt; 2) </span><span class="cm">/* R/W (clear only) */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_USBINT_RESUME	(1 &lt;&lt; 1) </span><span class="cm">/* R/W (clear only) */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_USBINT_SUSPEND	(1 &lt;&lt; 0) </span><span class="cm">/* R/W (clear only) */</span><span class="cp"></span>

<span class="cp">#define S3C2410_UDC_INTE_EP4		(1 &lt;&lt; 4) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_INTE_EP3		(1 &lt;&lt; 3) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_INTE_EP2		(1 &lt;&lt; 2) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_INTE_EP1		(1 &lt;&lt; 1) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_INTE_EP0		(1 &lt;&lt; 0) </span><span class="cm">/* R/W */</span><span class="cp"></span>

<span class="cp">#define S3C2410_UDC_USBINTE_RESET	(1 &lt;&lt; 2) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_USBINTE_SUSPEND	(1 &lt;&lt; 0) </span><span class="cm">/* R/W */</span><span class="cp"></span>

<span class="cp">#define S3C2410_UDC_INDEX_EP0		(0x00)</span>
<span class="cp">#define S3C2410_UDC_INDEX_EP1		(0x01)</span>
<span class="cp">#define S3C2410_UDC_INDEX_EP2		(0x02)</span>
<span class="cp">#define S3C2410_UDC_INDEX_EP3		(0x03)</span>
<span class="cp">#define S3C2410_UDC_INDEX_EP4		(0x04)</span>

<span class="cp">#define S3C2410_UDC_ICSR1_CLRDT		(1 &lt;&lt; 6) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_ICSR1_SENTSTL	(1 &lt;&lt; 5) </span><span class="cm">/* R/W (clear only) */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_ICSR1_SENDSTL	(1 &lt;&lt; 4) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_ICSR1_FFLUSH	(1 &lt;&lt; 3) </span><span class="cm">/* W   (set only) */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_ICSR1_UNDRUN	(1 &lt;&lt; 2) </span><span class="cm">/* R/W (clear only) */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_ICSR1_PKTRDY	(1 &lt;&lt; 0) </span><span class="cm">/* R/W (set only) */</span><span class="cp"></span>

<span class="cp">#define S3C2410_UDC_ICSR2_AUTOSET	(1 &lt;&lt; 7) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_ICSR2_ISO		(1 &lt;&lt; 6) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_ICSR2_MODEIN	(1 &lt;&lt; 5) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_ICSR2_DMAIEN	(1 &lt;&lt; 4) </span><span class="cm">/* R/W */</span><span class="cp"></span>

<span class="cp">#define S3C2410_UDC_OCSR1_CLRDT		(1 &lt;&lt; 7) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_OCSR1_SENTSTL	(1 &lt;&lt; 6) </span><span class="cm">/* R/W (clear only) */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_OCSR1_SENDSTL	(1 &lt;&lt; 5) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_OCSR1_FFLUSH	(1 &lt;&lt; 4) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_OCSR1_DERROR	(1 &lt;&lt; 3) </span><span class="cm">/* R   */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_OCSR1_OVRRUN	(1 &lt;&lt; 2) </span><span class="cm">/* R/W (clear only) */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_OCSR1_PKTRDY	(1 &lt;&lt; 0) </span><span class="cm">/* R/W (clear only) */</span><span class="cp"></span>

<span class="cp">#define S3C2410_UDC_OCSR2_AUTOCLR	(1 &lt;&lt; 7) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_OCSR2_ISO		(1 &lt;&lt; 6) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define S3C2410_UDC_OCSR2_DMAIEN	(1 &lt;&lt; 5) </span><span class="cm">/* R/W */</span><span class="cp"></span>

<span class="cp">#define S3C2410_UDC_EP0_CSR_OPKRDY	(1 &lt;&lt; 0)</span>
<span class="cp">#define S3C2410_UDC_EP0_CSR_IPKRDY	(1 &lt;&lt; 1)</span>
<span class="cp">#define S3C2410_UDC_EP0_CSR_SENTSTL	(1 &lt;&lt; 2)</span>
<span class="cp">#define S3C2410_UDC_EP0_CSR_DE		(1 &lt;&lt; 3)</span>
<span class="cp">#define S3C2410_UDC_EP0_CSR_SE		(1 &lt;&lt; 4)</span>
<span class="cp">#define S3C2410_UDC_EP0_CSR_SENDSTL	(1 &lt;&lt; 5)</span>
<span class="cp">#define S3C2410_UDC_EP0_CSR_SOPKTRDY	(1 &lt;&lt; 6)</span>
<span class="cp">#define S3C2410_UDC_EP0_CSR_SSE		(1 &lt;&lt; 7)</span>

<span class="cp">#define S3C2410_UDC_MAXP_8		(1 &lt;&lt; 0)</span>
<span class="cp">#define S3C2410_UDC_MAXP_16		(1 &lt;&lt; 1)</span>
<span class="cp">#define S3C2410_UDC_MAXP_32		(1 &lt;&lt; 2)</span>
<span class="cp">#define S3C2410_UDC_MAXP_64		(1 &lt;&lt; 3)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
