SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a100t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /home/binhkieudo/Workspace/Rocket/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/_tmp/
SET_PREFERENCE subworkingdirectory /home/binhkieudo/Workspace/Rocket/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name arty100tmig
SET_PARAMETER xml_input_file /home/binhkieudo/Workspace/Rocket/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig.prj
SET_PARAMETER data_dir_path /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
