

================================================================
== Vitis HLS Report for 'process_data_Pipeline_frame_chan_loop'
================================================================
* Date:           Tue Aug  1 18:02:01 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      586|      586|  5.860 us|  5.860 us|  586|  586|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- frame_chan_loop  |      584|      584|        75|          2|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 75


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 1
  Pipeline-0 : II = 2, D = 75, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 78 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%iChan = alloca i32 1"   --->   Operation 79 'alloca' 'iChan' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%add_ln106_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln106"   --->   Operation 80 'read' 'add_ln106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%add_ln232_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln232"   --->   Operation 81 'read' 'add_ln232_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln6_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln6"   --->   Operation 82 'read' 'trunc_ln6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln228_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %zext_ln228"   --->   Operation 83 'read' 'zext_ln228_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln228_cast = zext i13 %zext_ln228_read"   --->   Operation 84 'zext' 'zext_ln228_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_21, i32 64, i32 0, void @empty_9, void @empty_39, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %iChan"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 87 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %phi_mul"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%iChan_1 = load i9 %iChan" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 89 'load' 'iChan_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.90ns)   --->   "%icmp_ln240 = icmp_eq  i9 %iChan_1, i9 256" [kernel.cpp:240]   --->   Operation 92 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.90ns)   --->   "%iChan_2 = add i9 %iChan_1, i9 1" [kernel.cpp:240]   --->   Operation 93 'add' 'iChan_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %for.inc.split, void %for.inc33.exitStub" [kernel.cpp:240]   --->   Operation 94 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node sub_ln100)   --->   "%trunc_ln100 = trunc i9 %iChan_1" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 95 'trunc' 'trunc_ln100' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node sub_ln100)   --->   "%shl_ln2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln100, i4 0" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 96 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node sub_ln100)   --->   "%zext_ln100 = zext i12 %shl_ln2" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 97 'zext' 'zext_ln100' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node sub_ln100)   --->   "%shl_ln100 = shl i9 %iChan_1, i9 1" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 98 'shl' 'shl_ln100' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node sub_ln100)   --->   "%zext_ln100_1 = zext i9 %shl_ln100" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 99 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.99ns) (out node of the LUT)   --->   "%sub_ln100 = sub i13 %zext_ln100, i13 %zext_ln100_1" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 100 'sub' 'sub_ln100' <Predicate = (!icmp_ln240)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sub_ln100, i32 12" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 101 'bitselect' 'tmp' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.02ns)   --->   "%sub_ln100_1 = sub i13 0, i13 %sub_ln100" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 102 'sub' 'sub_ln100_1' <Predicate = (!icmp_ln240)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sub_ln100_1, i32 5, i32 12" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 103 'partselect' 'trunc_ln100_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i8 %trunc_ln100_1" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 104 'sext' 'sext_ln100' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i27 %sext_ln100" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 105 'zext' 'zext_ln100_2' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.13ns)   --->   "%sub_ln100_2 = sub i28 0, i28 %zext_ln100_2" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 106 'sub' 'sub_ln100_2' <Predicate = (!icmp_ln240)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln100_2 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sub_ln100, i32 5, i32 12" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 107 'partselect' 'trunc_ln100_2' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln100_2 = sext i8 %trunc_ln100_2" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 108 'sext' 'sext_ln100_2' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln100_3 = zext i27 %sext_ln100_2" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 109 'zext' 'zext_ln100_3' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.39ns)   --->   "%word_index = select i1 %tmp, i28 %sub_ln100_2, i28 %zext_ln100_3" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 110 'select' 'word_index' <Predicate = (!icmp_ln240)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i13 %sub_ln100" [./WIB2Frame.hpp:103->kernel.cpp:242]   --->   Operation 111 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i13 %sub_ln100_1" [./WIB2Frame.hpp:103->kernel.cpp:242]   --->   Operation 112 'trunc' 'trunc_ln103_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %word_index, i2 0" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 113 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i30 %shl_ln3" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 114 'sext' 'sext_ln106' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i28 %word_index" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 115 'trunc' 'trunc_ln106' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.36ns)   --->   "%add_ln106_1 = add i64 %add_ln106_read, i64 %sext_ln106" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 116 'add' 'add_ln106_1' <Predicate = (!icmp_ln240)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln106_2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln106_1, i32 6, i32 63" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 117 'partselect' 'trunc_ln106_2' <Predicate = (!icmp_ln240)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i28 %word_index" [./WIB2Frame.hpp:100->kernel.cpp:242]   --->   Operation 118 'sext' 'sext_ln100_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_and_f = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 0, i5 %trunc_ln103" [./WIB2Frame.hpp:103->kernel.cpp:242]   --->   Operation 119 'bitconcatenate' 'p_and_f' <Predicate = (!icmp_ln240 & !tmp)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i6 %p_and_f" [./WIB2Frame.hpp:103->kernel.cpp:242]   --->   Operation 120 'zext' 'zext_ln103' <Predicate = (!icmp_ln240 & !tmp)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%p_and_t = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 0, i5 %trunc_ln103_1" [./WIB2Frame.hpp:103->kernel.cpp:242]   --->   Operation 121 'bitconcatenate' 'p_and_t' <Predicate = (!icmp_ln240 & tmp)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i6 %p_and_t" [./WIB2Frame.hpp:103->kernel.cpp:242]   --->   Operation 122 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln240 & tmp)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.84ns)   --->   "%sub_ln103 = sub i7 0, i7 %zext_ln103_1" [./WIB2Frame.hpp:103->kernel.cpp:242]   --->   Operation 123 'sub' 'sub_ln103' <Predicate = (!icmp_ln240 & tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.37ns)   --->   "%first_bit_position = select i1 %tmp, i7 %sub_ln103, i7 %zext_ln103" [./WIB2Frame.hpp:103->kernel.cpp:242]   --->   Operation 124 'select' 'first_bit_position' <Predicate = (!icmp_ln240)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln103_2 = trunc i7 %first_bit_position" [./WIB2Frame.hpp:103->kernel.cpp:242]   --->   Operation 125 'trunc' 'trunc_ln103_2' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.84ns)   --->   "%sub_ln105 = sub i6 32, i6 %trunc_ln103_2" [./WIB2Frame.hpp:105->kernel.cpp:242]   --->   Operation 126 'sub' 'sub_ln105' <Predicate = (!icmp_ln240)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i6 %sub_ln105" [/data/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:200->./WIB2Frame.hpp:105->kernel.cpp:242]   --->   Operation 127 'trunc' 'trunc_ln200' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.84ns)   --->   "%icmp_ln200 = icmp_ult  i6 %sub_ln105, i6 14" [/data/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:200->./WIB2Frame.hpp:105->kernel.cpp:242]   --->   Operation 128 'icmp' 'icmp_ln200' <Predicate = (!icmp_ln240)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln106_1 = sext i58 %trunc_ln106_2" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 129 'sext' 'sext_ln106_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln106_1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 130 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 131 [71/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 131 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 132 [1/1] (1.13ns)   --->   "%add_ln110 = add i29 %sext_ln100_1, i29 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 132 'add' 'add_ln110' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %add_ln110, i2 0" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 133 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i31 %shl_ln4" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 134 'sext' 'sext_ln110' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i29 %add_ln110" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 135 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (1.36ns)   --->   "%add_ln110_1 = add i64 %add_ln106_read, i64 %sext_ln110" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 136 'add' 'add_ln110_1' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln110_3 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln110_1, i32 6, i32 63" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 137 'partselect' 'trunc_ln110_3' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.46ns)   --->   "%store_ln240 = store i9 %iChan_2, i9 %iChan" [kernel.cpp:240]   --->   Operation 138 'store' 'store_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 139 [70/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 139 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln110_1 = sext i58 %trunc_ln110_3" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 140 'sext' 'sext_ln110_1' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i512 %gmem, i64 %sext_ln110_1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 141 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 142 [71/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 142 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 143 [69/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 143 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 144 [70/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 144 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 145 [68/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 146 [69/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 146 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 147 [67/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 147 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 148 [68/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 148 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 149 [66/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 149 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 150 [67/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 150 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 151 [65/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 151 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 152 [66/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 152 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 153 [64/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 153 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 154 [65/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 154 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 155 [63/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 155 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 156 [64/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 156 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 157 [62/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 157 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 158 [63/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 158 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 159 [61/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 159 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 160 [62/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 160 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 161 [60/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 161 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 162 [61/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 162 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 163 [59/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 163 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 164 [60/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 164 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 165 [58/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 165 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 166 [59/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 166 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 167 [57/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 167 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 168 [58/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 168 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 169 [56/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 169 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 170 [57/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 170 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 171 [55/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 171 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 172 [56/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 172 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 173 [54/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 173 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 174 [55/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 174 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 175 [53/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 175 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 176 [54/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 176 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 177 [52/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 177 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 178 [53/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 178 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 179 [51/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 179 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 180 [52/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 180 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 181 [50/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 181 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 182 [51/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 182 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 183 [49/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 183 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 184 [50/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 184 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 185 [48/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 185 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 186 [49/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 186 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 187 [47/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 187 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 188 [48/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 188 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 189 [46/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 189 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 190 [47/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 190 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 191 [45/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 191 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 192 [46/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 192 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 193 [44/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 193 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 194 [45/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 194 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 195 [43/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 195 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 196 [44/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 196 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 197 [42/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 197 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 198 [43/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 198 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 199 [41/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 199 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 200 [42/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 200 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 201 [40/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 201 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 202 [41/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 202 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 203 [39/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 203 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 204 [40/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 204 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 205 [38/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 205 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 206 [39/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 206 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 207 [37/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 207 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 208 [38/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 208 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 209 [36/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 209 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 210 [37/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 210 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 211 [35/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 211 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 212 [36/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 212 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 213 [34/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 213 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 214 [35/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 214 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 215 [33/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 215 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 216 [34/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 216 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 217 [32/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 217 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 218 [33/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 218 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 219 [31/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 219 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 220 [32/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 220 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 221 [30/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 221 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 222 [31/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 222 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 223 [29/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 223 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 224 [30/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 224 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 225 [28/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 225 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 226 [29/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 226 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 227 [27/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 227 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 228 [28/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 228 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 229 [26/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 229 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 230 [27/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 230 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 231 [25/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 231 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 232 [26/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 232 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 233 [24/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 233 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 234 [25/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 234 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 235 [23/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 235 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 236 [24/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 236 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 237 [22/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 237 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 238 [23/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 238 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 239 [21/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 239 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 240 [22/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 240 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 241 [20/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 241 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 242 [21/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 242 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 243 [19/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 243 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 244 [20/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 244 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 245 [18/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 245 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 246 [19/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 246 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 247 [17/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 247 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 248 [18/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 248 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 249 [16/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 249 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 250 [17/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 250 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 251 [15/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 251 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 252 [16/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 252 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 253 [14/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 253 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 254 [15/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 254 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 255 [13/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 255 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 256 [14/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 256 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 257 [12/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 257 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 258 [13/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 258 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 259 [11/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 259 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 260 [12/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 260 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 261 [10/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 261 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 262 [11/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 262 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 263 [9/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 263 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 264 [10/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 264 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 265 [8/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 265 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 266 [9/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 266 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 267 [7/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 267 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 268 [8/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 268 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 269 [6/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 269 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 270 [7/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 270 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 271 [5/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 271 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 272 [6/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 272 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 273 [4/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 273 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 274 [5/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 274 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 275 [3/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 275 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 276 [4/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 276 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 277 [2/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 277 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 278 [3/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 278 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 279 [1/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 279 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 280 [2/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 280 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 281 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 281 'read' 'gmem_addr_read' <Predicate = (!icmp_ln240)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 282 [1/71] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 282 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 320 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 320 'ret' 'ret_ln0' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i7 %first_bit_position" [./WIB2Frame.hpp:103->kernel.cpp:242]   --->   Operation 283 'sext' 'sext_ln103' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_74 : Operation 284 [1/1] (0.18ns)   --->   "%bits_from_first_word = select i1 %icmp_ln200, i4 %trunc_ln200, i4 14" [./WIB2Frame.hpp:105->kernel.cpp:242]   --->   Operation 284 'select' 'bits_from_first_word' <Predicate = (!icmp_ln240)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_4 = add i6 %trunc_ln6_read, i6 20" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 285 'add' 'add_ln106_4' <Predicate = (!icmp_ln240)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 286 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%add_ln106_2 = add i6 %add_ln106_4, i6 %add_ln232_read" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 286 'add' 'add_ln106_2' <Predicate = (!icmp_ln240)> <Delay = 0.74> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln106, i2 0" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 287 'bitconcatenate' 'trunc_ln' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_74 : Operation 288 [1/1] (0.84ns)   --->   "%add_ln106_3 = add i6 %trunc_ln, i6 %add_ln106_2" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 288 'add' 'add_ln106_3' <Predicate = (!icmp_ln240)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln106_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln106_3, i3 0" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 289 'bitconcatenate' 'shl_ln106_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_74 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i9 %shl_ln106_1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 290 'zext' 'zext_ln106' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_74 : Operation 291 [1/1] (1.72ns)   --->   "%lshr_ln106 = lshr i512 %gmem_addr_read, i512 %zext_ln106" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 291 'lshr' 'lshr_ln106' <Predicate = (!icmp_ln240)> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i512 %lshr_ln106" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 292 'trunc' 'trunc_ln106_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_74 : Operation 293 [1/1] (1.27ns)   --->   "%lshr_ln106_1 = lshr i32 %trunc_ln106_1, i32 %sext_ln103" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 293 'lshr' 'lshr_ln106_1' <Predicate = (!icmp_ln240)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 294 [1/1] (0.00ns)   --->   "%adc = trunc i32 %lshr_ln106_1" [./WIB2Frame.hpp:106->kernel.cpp:242]   --->   Operation 294 'trunc' 'adc' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_74 : Operation 295 [1/1] (0.46ns)   --->   "%br_ln108 = br i1 %icmp_ln200, void %if.end15.i, void %if.then6.i" [./WIB2Frame.hpp:108->kernel.cpp:242]   --->   Operation 295 'br' 'br_ln108' <Predicate = (!icmp_ln240)> <Delay = 0.46>
ST_74 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln110, i2 0" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 296 'bitconcatenate' 'trunc_ln1' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 0.00>
ST_74 : Operation 297 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 297 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 298 [1/1] (0.84ns)   --->   "%add_ln110_2 = add i6 %trunc_ln1, i6 %add_ln106_2" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 298 'add' 'add_ln110_2' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 4.63>
ST_75 : Operation 299 [1/1] (0.00ns)   --->   "%phi_mul_load = load i21 %phi_mul" [kernel.cpp:244]   --->   Operation 299 'load' 'phi_mul_load' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_75 : Operation 300 [1/1] (1.12ns)   --->   "%add_ln244_1 = add i21 %phi_mul_load, i21 6000" [kernel.cpp:244]   --->   Operation 300 'add' 'add_ln244_1' <Predicate = (!icmp_ln240)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 301 [1/1] (1.12ns)   --->   "%add_ln244 = add i21 %phi_mul_load, i21 %zext_ln228_cast" [kernel.cpp:244]   --->   Operation 301 'add' 'add_ln244' <Predicate = (!icmp_ln240)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i21 %add_ln244" [kernel.cpp:244]   --->   Operation 302 'zext' 'zext_ln244' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_75 : Operation 303 [1/1] (0.00ns)   --->   "%adc_vectors_addr = getelementptr i14 %adc_vectors, i64 0, i64 %zext_ln244" [kernel.cpp:244]   --->   Operation 303 'getelementptr' 'adc_vectors_addr' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_75 : Operation 304 [1/1] (0.00ns)   --->   "%speclooptripcount_ln240 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [kernel.cpp:240]   --->   Operation 304 'speclooptripcount' 'speclooptripcount_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_75 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln240 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [kernel.cpp:240]   --->   Operation 305 'specloopname' 'specloopname_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_75 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i4 %bits_from_first_word" [./WIB2Frame.hpp:105->kernel.cpp:242]   --->   Operation 306 'zext' 'zext_ln105' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_75 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln110_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln110_2, i3 0" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 307 'bitconcatenate' 'shl_ln110_1' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 0.00>
ST_75 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i9 %shl_ln110_1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 308 'zext' 'zext_ln110' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 0.00>
ST_75 : Operation 309 [1/1] (1.72ns)   --->   "%lshr_ln110 = lshr i512 %gmem_addr_1_read, i512 %zext_ln110" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 309 'lshr' 'lshr_ln110' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = trunc i512 %lshr_ln110" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 310 'trunc' 'trunc_ln110_1' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 0.00>
ST_75 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i13 %trunc_ln110_1" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 311 'zext' 'zext_ln110_1' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 0.00>
ST_75 : Operation 312 [1/1] (0.92ns)   --->   "%shl_ln110 = shl i15 %zext_ln110_1, i15 %zext_ln105" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 312 'shl' 'shl_ln110' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 0.92> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln110_2 = trunc i15 %shl_ln110" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 313 'trunc' 'trunc_ln110_2' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 0.00>
ST_75 : Operation 314 [1/1] (0.22ns)   --->   "%adc_1 = or i14 %trunc_ln110_2, i14 %adc" [./WIB2Frame.hpp:110->kernel.cpp:242]   --->   Operation 314 'or' 'adc_1' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 315 [1/1] (0.46ns)   --->   "%br_ln111 = br void %if.end15.i" [./WIB2Frame.hpp:111->kernel.cpp:242]   --->   Operation 315 'br' 'br_ln111' <Predicate = (!icmp_ln240 & icmp_ln200)> <Delay = 0.46>
ST_75 : Operation 316 [1/1] (0.00ns)   --->   "%adc_2 = phi i14 %adc_1, void %if.then6.i, i14 %adc, void %for.inc.split"   --->   Operation 316 'phi' 'adc_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 317 [1/1] (1.29ns)   --->   "%store_ln244 = store i14 %adc_2, i21 %adc_vectors_addr" [kernel.cpp:244]   --->   Operation 317 'store' 'store_ln244' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1536000> <RAM>
ST_75 : Operation 318 [1/1] (0.46ns)   --->   "%store_ln240 = store i21 %add_ln244_1, i21 %phi_mul" [kernel.cpp:240]   --->   Operation 318 'store' 'store_ln240' <Predicate = true> <Delay = 0.46>
ST_75 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln240 = br void %for.inc" [kernel.cpp:240]   --->   Operation 319 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.915ns
The critical path consists of the following:
	'alloca' operation ('iChan') [8]  (0.000 ns)
	'load' operation ('iChan', ./WIB2Frame.hpp:100->kernel.cpp:242) on local variable 'iChan' [19]  (0.000 ns)
	'sub' operation ('sub_ln100', ./WIB2Frame.hpp:100->kernel.cpp:242) [38]  (0.996 ns)
	'sub' operation ('sub_ln100_1', ./WIB2Frame.hpp:100->kernel.cpp:242) [40]  (1.027 ns)
	'sub' operation ('sub_ln100_2', ./WIB2Frame.hpp:100->kernel.cpp:242) [44]  (1.135 ns)
	'select' operation ('word_index', ./WIB2Frame.hpp:100->kernel.cpp:242) [48]  (0.394 ns)
	'add' operation ('add_ln106_1', ./WIB2Frame.hpp:106->kernel.cpp:242) [71]  (1.362 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', ./WIB2Frame.hpp:106->kernel.cpp:242) [74]  (0.000 ns)
	bus request operation ('gmem_load_req', ./WIB2Frame.hpp:106->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:106->kernel.cpp:242) [75]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', ./WIB2Frame.hpp:110->kernel.cpp:242) [94]  (0.000 ns)
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 66>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 67>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 68>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 69>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 70>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [95]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', ./WIB2Frame.hpp:110->kernel.cpp:242) on port 'gmem' (./WIB2Frame.hpp:110->kernel.cpp:242) [96]  (7.300 ns)

 <State 75>: 4.635ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln110', ./WIB2Frame.hpp:110->kernel.cpp:242) [100]  (1.728 ns)
	'shl' operation ('shl_ln110', ./WIB2Frame.hpp:110->kernel.cpp:242) [103]  (0.927 ns)
	'or' operation ('adc', ./WIB2Frame.hpp:110->kernel.cpp:242) [105]  (0.223 ns)
	multiplexor before 'phi' operation ('adc') with incoming values : ('adc', ./WIB2Frame.hpp:106->kernel.cpp:242) ('adc', ./WIB2Frame.hpp:110->kernel.cpp:242) [108]  (0.460 ns)
	'phi' operation ('adc') with incoming values : ('adc', ./WIB2Frame.hpp:106->kernel.cpp:242) ('adc', ./WIB2Frame.hpp:110->kernel.cpp:242) [108]  (0.000 ns)
	'store' operation ('store_ln244', kernel.cpp:244) of variable 'adc' on array 'adc_vectors' [109]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
