============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:29:42 pm
  Module:                 proj_counter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6902 ps) Late External Delay Assertion at pin finished_count
          Group: reg2out
     Startpoint: (R) out_index_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) finished_count
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-      50                  
     Required Time:=    7950                  
      Launch Clock:-       0                  
         Data Path:-    1048                  
             Slack:=    6902                  

Exceptions/Constraints:
  output_delay             2000            proj.sdc_line_17_9_1 

#------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge      Cell        Fanout Trans Delay Arrival 
#                                                                 (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  out_index_reg[0]/CK -       -     R     (arrival)            9     0     0       0 
  out_index_reg[0]/Q  -       CK->Q R     DFFRPQ_X1M_A9TL      3   166   356     356 
  g315__8428/Y        -       D->Y  F     NAND4_X1A_A9TL       1   166   157     513 
  g314__4319/Y        -       B->Y  R     NOR2_X1B_A9TL        1   142   144     658 
  g313__6260/Y        -       D->Y  F     NAND4_X1A_A9TL       3   293   234     892 
  g287/Y              -       A->Y  R     INV_X1M_A9TL         1   136   157    1048 
  finished_count      -       -     R     (port)               -     -     0    1048 
#------------------------------------------------------------------------------------

