

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">sam3_twi.h File Reference</div>  </div>
</div>
<div class="contents">

<p>SAM3 TWI definitions.  
<a href="#details">More...</a></p>

<p><a href="sam3__twi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a922de3d09565e0cf748e072c393c6e1c">TWI_CR_OFF</a>&#160;&#160;&#160;0x000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#a922de3d09565e0cf748e072c393c6e1c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#aac2348146926c9c8e5c6c05cac8d89b0">TWI_MMR_OFF</a>&#160;&#160;&#160;0x004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#aac2348146926c9c8e5c6c05cac8d89b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#af0eeeb3504dc4f83b02b736583cc2bd8">TWI_SMR_OFF</a>&#160;&#160;&#160;0x008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#af0eeeb3504dc4f83b02b736583cc2bd8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a31a1eb972dda92da910140e1e41eb94f">TWI_IADR_OFF</a>&#160;&#160;&#160;0x00C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#a31a1eb972dda92da910140e1e41eb94f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#acbacc9a303aa617523cd53cdc5dbc5a9">TWI_CWGR_OFF</a>&#160;&#160;&#160;0x010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#acbacc9a303aa617523cd53cdc5dbc5a9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a53347b4c5ac3a5dbd98729c941fb8e98">TWI_SR_OFF</a>&#160;&#160;&#160;0x020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#a53347b4c5ac3a5dbd98729c941fb8e98"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ae480da62fec6380d989242804b867a3f">TWI_IER_OFF</a>&#160;&#160;&#160;0x024</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#ae480da62fec6380d989242804b867a3f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a421a5537af5f865a55da8f712647979d">TWI_IDR_OFF</a>&#160;&#160;&#160;0x028</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#a421a5537af5f865a55da8f712647979d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a40f0e5a92c2bc9c72c8716357265dc3e">TWI_IMR_OFF</a>&#160;&#160;&#160;0x02C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#a40f0e5a92c2bc9c72c8716357265dc3e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#afa8a2fea32dfa50e784c7e982c59a1e9">TWI_RHR_OFF</a>&#160;&#160;&#160;0x030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#afa8a2fea32dfa50e784c7e982c59a1e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ad3d9a9d239fa02ee5a1ad319a7b06d29">TWI_THR_OFF</a>&#160;&#160;&#160;0x034</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#ad3d9a9d239fa02ee5a1ad319a7b06d29"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a2935d804726edb6c4f51ff0f0d3dafd9">TWI_RPR_OFF</a>&#160;&#160;&#160;0x100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#a2935d804726edb6c4f51ff0f0d3dafd9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a4ec756c318ba61ff858e7d5e089038ee">TWI_RCR_OFF</a>&#160;&#160;&#160;0x104</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#a4ec756c318ba61ff858e7d5e089038ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a089cfa212ca24ba22761e8ba8093bc71">TWI_TPR_OFF</a>&#160;&#160;&#160;0x108</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#a089cfa212ca24ba22761e8ba8093bc71"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a51acda1cf2278191c9ba02c24c873502">TWI_TCR_OFF</a>&#160;&#160;&#160;0x10C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#a51acda1cf2278191c9ba02c24c873502"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a921c05488609e8a31736e0ef9f38c560">TWI_RNPR_OFF</a>&#160;&#160;&#160;0x110</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#a921c05488609e8a31736e0ef9f38c560"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a009e2646e8a70fe4f914950fabc4e0c6">TWI_RNCR_OFF</a>&#160;&#160;&#160;0x114</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#a009e2646e8a70fe4f914950fabc4e0c6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a8518a46c1c10d151138cf05bf243e927">TWI_TNPR_OFF</a>&#160;&#160;&#160;0x118</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#a8518a46c1c10d151138cf05bf243e927"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a4d2ff397a6b6715ee6185d9684f9db7d">TWI_TNCR_OFF</a>&#160;&#160;&#160;0x11C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#a4d2ff397a6b6715ee6185d9684f9db7d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ad5917fecb3b58b45af71f3c6142ce74e">TWI_PTCR_OFF</a>&#160;&#160;&#160;0x120</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#ad5917fecb3b58b45af71f3c6142ce74e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a60383b9af070c97cd2f054e2cdd76471">TWI_PTSR_OFF</a>&#160;&#160;&#160;0x124</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers base.  <a href="#a60383b9af070c97cd2f054e2cdd76471"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a328d3bc5d5f0e7932b7c032cbfd0e5d7">TWI_CR_START</a>&#160;&#160;&#160;BV(0)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI registers.  <a href="#a328d3bc5d5f0e7932b7c032cbfd0e5d7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a7813f2f3303fcc31ea40f2f740e7619c">TWI_CR_STOP</a>&#160;&#160;&#160;BV(1)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI registers.  <a href="#a7813f2f3303fcc31ea40f2f740e7619c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#afcd9b4ac6f2a1a947bfef8ee6ed23ec1">TWI_CR_MSEN</a>&#160;&#160;&#160;BV(2)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI registers.  <a href="#afcd9b4ac6f2a1a947bfef8ee6ed23ec1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a4d1edde727ae2f2fb8af47bb1fa79f29">TWI_CR_MSDIS</a>&#160;&#160;&#160;BV(3)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI registers.  <a href="#a4d1edde727ae2f2fb8af47bb1fa79f29"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a5e1d0134643e33cbf772c1ea49506844">TWI_CR_SVEN</a>&#160;&#160;&#160;BV(4)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI registers.  <a href="#a5e1d0134643e33cbf772c1ea49506844"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ae016ecef7f10bdcac8de258529b7c0e2">TWI_CR_SVDIS</a>&#160;&#160;&#160;BV(5)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI registers.  <a href="#ae016ecef7f10bdcac8de258529b7c0e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#aa1085b452d089e822261beef0a9a7401">TWI_CR_QUICK</a>&#160;&#160;&#160;BV(6)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI registers.  <a href="#aa1085b452d089e822261beef0a9a7401"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a3d30ed9d14e20f72a7c6d48b30a955d7">TWI_CR_SWRST</a>&#160;&#160;&#160;BV(7)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI registers.  <a href="#a3d30ed9d14e20f72a7c6d48b30a955d7"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f3f5ca66ea3106ff900b5f8f0063832"></a><!-- doxytag: member="sam3_twi.h::TWI_MMR_IADRSZ_SHIFT" ref="a6f3f5ca66ea3106ff900b5f8f0063832" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a6f3f5ca66ea3106ff900b5f8f0063832">TWI_MMR_IADRSZ_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_MMR: (TWI Offset: 0x04) Master Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af345ddebe5655156ad775866c8b500c1"></a><!-- doxytag: member="sam3_twi.h::TWI_MMR_IADRSZ_MASK" ref="af345ddebe5655156ad775866c8b500c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#af345ddebe5655156ad775866c8b500c1">TWI_MMR_IADRSZ_MASK</a>&#160;&#160;&#160;(0x3 &lt;&lt; TWI_MMR_IADRSZ_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_MMR: (TWI Offset: 0x04) Master Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c0250ea7d21a43e241f069064b26956"></a><!-- doxytag: member="sam3_twi.h::TWI_MMR_IADRSZ_NONE" ref="a6c0250ea7d21a43e241f069064b26956" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a6c0250ea7d21a43e241f069064b26956">TWI_MMR_IADRSZ_NONE</a>&#160;&#160;&#160;(0x0 &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_MMR: (TWI Offset: 0x04) Master Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6cd79dde0b74cc7032dfc5b70c5f1752"></a><!-- doxytag: member="sam3_twi.h::TWI_MMR_IADRSZ_1_BYTE" ref="a6cd79dde0b74cc7032dfc5b70c5f1752" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a6cd79dde0b74cc7032dfc5b70c5f1752">TWI_MMR_IADRSZ_1_BYTE</a>&#160;&#160;&#160;BV(8)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_MMR: (TWI Offset: 0x04) Master Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77948985298db0560a8e5da8ae253bce"></a><!-- doxytag: member="sam3_twi.h::TWI_MMR_IADRSZ_2_BYTE" ref="a77948985298db0560a8e5da8ae253bce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a77948985298db0560a8e5da8ae253bce">TWI_MMR_IADRSZ_2_BYTE</a>&#160;&#160;&#160;(0x2 &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_MMR: (TWI Offset: 0x04) Master Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae7da5793118e71b189e0c4b5ddc2b64"></a><!-- doxytag: member="sam3_twi.h::TWI_MMR_IADRSZ_3_BYTE" ref="aae7da5793118e71b189e0c4b5ddc2b64" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#aae7da5793118e71b189e0c4b5ddc2b64">TWI_MMR_IADRSZ_3_BYTE</a>&#160;&#160;&#160;(0x3 &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_MMR: (TWI Offset: 0x04) Master Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a152f8f340bea789e835e659e1bc8c40c"></a><!-- doxytag: member="sam3_twi.h::TWI_MMR_MREAD" ref="a152f8f340bea789e835e659e1bc8c40c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a152f8f340bea789e835e659e1bc8c40c">TWI_MMR_MREAD</a>&#160;&#160;&#160;BV(12)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_MMR: (TWI Offset: 0x04) Master Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73774763ff6c5158f8ae226ac9cef187"></a><!-- doxytag: member="sam3_twi.h::TWI_MMR_DADR_SHIFT" ref="a73774763ff6c5158f8ae226ac9cef187" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a73774763ff6c5158f8ae226ac9cef187">TWI_MMR_DADR_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_MMR: (TWI Offset: 0x04) Master Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0d6d63b8381d174c1d8a133eeb5737d"></a><!-- doxytag: member="sam3_twi.h::TWI_MMR_DADR_MASK" ref="ad0d6d63b8381d174c1d8a133eeb5737d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ad0d6d63b8381d174c1d8a133eeb5737d">TWI_MMR_DADR_MASK</a>&#160;&#160;&#160;(0x7f &lt;&lt; TWI_MMR_DADR_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_MMR: (TWI Offset: 0x04) Master Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a934cd5257139e42faaf817c82f3b22b1"></a><!-- doxytag: member="sam3_twi.h::TWI_MMR_DADR" ref="a934cd5257139e42faaf817c82f3b22b1" args="(value)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a934cd5257139e42faaf817c82f3b22b1">TWI_MMR_DADR</a>(value)&#160;&#160;&#160;((TWI_MMR_DADR_MASK &amp; ((value) &lt;&lt; TWI_MMR_DADR_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_MMR: (TWI Offset: 0x04) Master Mode Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad56ed7c412ad29bcca7307482aa854dd"></a><!-- doxytag: member="sam3_twi.h::TWI_SMR_SADR_SHIFT" ref="ad56ed7c412ad29bcca7307482aa854dd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ad56ed7c412ad29bcca7307482aa854dd">TWI_SMR_SADR_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SMR: (TWI Offset: 0x08) Slave Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a789309f88896fe0e0e6035d5575b0525"></a><!-- doxytag: member="sam3_twi.h::TWI_SMR_SADR_MASK" ref="a789309f88896fe0e0e6035d5575b0525" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a789309f88896fe0e0e6035d5575b0525">TWI_SMR_SADR_MASK</a>&#160;&#160;&#160;(0x7f &lt;&lt; TWI_SMR_SADR_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SMR: (TWI Offset: 0x08) Slave Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4774fdfe66c0c733591e6ec2b6d3a1e3"></a><!-- doxytag: member="sam3_twi.h::TWI_SMR_SADR" ref="a4774fdfe66c0c733591e6ec2b6d3a1e3" args="(value)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a4774fdfe66c0c733591e6ec2b6d3a1e3">TWI_SMR_SADR</a>(value)&#160;&#160;&#160;((TWI_SMR_SADR_MASK &amp; ((value) &lt;&lt; TWI_SMR_SADR_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SMR: (TWI Offset: 0x08) Slave Mode Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6c3ee0a306ac6ae507ddf3987f83f4c"></a><!-- doxytag: member="sam3_twi.h::TWI_IADR_IADR_SHIFT" ref="ad6c3ee0a306ac6ae507ddf3987f83f4c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ad6c3ee0a306ac6ae507ddf3987f83f4c">TWI_IADR_IADR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IADR: (TWI Offset: 0x0C) Internal Address Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95dc2de0f6234fffba5c44796cf3cfba"></a><!-- doxytag: member="sam3_twi.h::TWI_IADR_IADR_MASK" ref="a95dc2de0f6234fffba5c44796cf3cfba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a95dc2de0f6234fffba5c44796cf3cfba">TWI_IADR_IADR_MASK</a>&#160;&#160;&#160;(0xffffff &lt;&lt; TWI_IADR_IADR_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IADR: (TWI Offset: 0x0C) Internal Address Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4dd02f9105aeb7350f486141052bbd98"></a><!-- doxytag: member="sam3_twi.h::TWI_IADR_IADR" ref="a4dd02f9105aeb7350f486141052bbd98" args="(value)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a4dd02f9105aeb7350f486141052bbd98">TWI_IADR_IADR</a>(value)&#160;&#160;&#160;((TWI_IADR_IADR_MASK &amp; ((value) &lt;&lt; TWI_IADR_IADR_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IADR: (TWI Offset: 0x0C) Internal Address Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad202c28b51461d17f6a1c6d17567d154"></a><!-- doxytag: member="sam3_twi.h::TWI_CWGR_CLDIV_SHIFT" ref="ad202c28b51461d17f6a1c6d17567d154" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ad202c28b51461d17f6a1c6d17567d154">TWI_CWGR_CLDIV_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_CWGR: (TWI Offset: 0x10) Clock Waveform Generator Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d627878def478b3c59cb74ee7d6a9d1"></a><!-- doxytag: member="sam3_twi.h::TWI_CWGR_CLDIV_MASK" ref="a3d627878def478b3c59cb74ee7d6a9d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a3d627878def478b3c59cb74ee7d6a9d1">TWI_CWGR_CLDIV_MASK</a>&#160;&#160;&#160;(0xff &lt;&lt; TWI_CWGR_CLDIV_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_CWGR: (TWI Offset: 0x10) Clock Waveform Generator Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7798a5d3fbe74405f731f3d4a8a1f1dc"></a><!-- doxytag: member="sam3_twi.h::TWI_CWGR_CLDIV" ref="a7798a5d3fbe74405f731f3d4a8a1f1dc" args="(value)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a7798a5d3fbe74405f731f3d4a8a1f1dc">TWI_CWGR_CLDIV</a>(value)&#160;&#160;&#160;((TWI_CWGR_CLDIV_MASK &amp; ((value) &lt;&lt; TWI_CWGR_CLDIV_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_CWGR: (TWI Offset: 0x10) Clock Waveform Generator Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a254cffb8789fc7d179e8d804408a88b5"></a><!-- doxytag: member="sam3_twi.h::TWI_CWGR_CHDIV_SHIFT" ref="a254cffb8789fc7d179e8d804408a88b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a254cffb8789fc7d179e8d804408a88b5">TWI_CWGR_CHDIV_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_CWGR: (TWI Offset: 0x10) Clock Waveform Generator Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade3223a5dcef3b2e19d004ae05d738f2"></a><!-- doxytag: member="sam3_twi.h::TWI_CWGR_CHDIV_MASK" ref="ade3223a5dcef3b2e19d004ae05d738f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ade3223a5dcef3b2e19d004ae05d738f2">TWI_CWGR_CHDIV_MASK</a>&#160;&#160;&#160;(0xff &lt;&lt; TWI_CWGR_CHDIV_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_CWGR: (TWI Offset: 0x10) Clock Waveform Generator Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29555688e42edbc047c0305d7453f5b3"></a><!-- doxytag: member="sam3_twi.h::TWI_CWGR_CHDIV" ref="a29555688e42edbc047c0305d7453f5b3" args="(value)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a29555688e42edbc047c0305d7453f5b3">TWI_CWGR_CHDIV</a>(value)&#160;&#160;&#160;((TWI_CWGR_CHDIV_MASK &amp; ((value) &lt;&lt; TWI_CWGR_CHDIV_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_CWGR: (TWI Offset: 0x10) Clock Waveform Generator Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd34e51c052917e15277d424561d9bb1"></a><!-- doxytag: member="sam3_twi.h::TWI_CWGR_CKDIV_SHIFT" ref="acd34e51c052917e15277d424561d9bb1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#acd34e51c052917e15277d424561d9bb1">TWI_CWGR_CKDIV_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_CWGR: (TWI Offset: 0x10) Clock Waveform Generator Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b700eb345104b20eb6b042475c8ebc0"></a><!-- doxytag: member="sam3_twi.h::TWI_CWGR_CKDIV_MASK" ref="a9b700eb345104b20eb6b042475c8ebc0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a9b700eb345104b20eb6b042475c8ebc0">TWI_CWGR_CKDIV_MASK</a>&#160;&#160;&#160;(0x7 &lt;&lt; TWI_CWGR_CKDIV_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_CWGR: (TWI Offset: 0x10) Clock Waveform Generator Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae88c33f1c8b4366a9239aa58f7b408af"></a><!-- doxytag: member="sam3_twi.h::TWI_CWGR_CKDIV" ref="ae88c33f1c8b4366a9239aa58f7b408af" args="(value)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ae88c33f1c8b4366a9239aa58f7b408af">TWI_CWGR_CKDIV</a>(value)&#160;&#160;&#160;((TWI_CWGR_CKDIV_MASK &amp; ((value) &lt;&lt; TWI_CWGR_CKDIV_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_CWGR: (TWI Offset: 0x10) Clock Waveform Generator Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22a19ea7376d60d8e2623b4615446d46"></a><!-- doxytag: member="sam3_twi.h::TWI_SR_TXCOMP" ref="a22a19ea7376d60d8e2623b4615446d46" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a22a19ea7376d60d8e2623b4615446d46">TWI_SR_TXCOMP</a>&#160;&#160;&#160;BV(0)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SR: (TWI Offset: 0x20) Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24bcf32b00d0cf9a5b599bbb09f30d41"></a><!-- doxytag: member="sam3_twi.h::TWI_SR_RXRDY" ref="a24bcf32b00d0cf9a5b599bbb09f30d41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a24bcf32b00d0cf9a5b599bbb09f30d41">TWI_SR_RXRDY</a>&#160;&#160;&#160;BV(1)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SR: (TWI Offset: 0x20) Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d5780bb4ff0377fe6d248a48059ec1a"></a><!-- doxytag: member="sam3_twi.h::TWI_SR_TXRDY" ref="a4d5780bb4ff0377fe6d248a48059ec1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a4d5780bb4ff0377fe6d248a48059ec1a">TWI_SR_TXRDY</a>&#160;&#160;&#160;BV(2)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SR: (TWI Offset: 0x20) Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a900dd1401405038764f92239a17555ed"></a><!-- doxytag: member="sam3_twi.h::TWI_SR_SVREAD" ref="a900dd1401405038764f92239a17555ed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a900dd1401405038764f92239a17555ed">TWI_SR_SVREAD</a>&#160;&#160;&#160;BV(3)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SR: (TWI Offset: 0x20) Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab17b163d91a251db9eaad6f382a400bb"></a><!-- doxytag: member="sam3_twi.h::TWI_SR_SVACC" ref="ab17b163d91a251db9eaad6f382a400bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ab17b163d91a251db9eaad6f382a400bb">TWI_SR_SVACC</a>&#160;&#160;&#160;BV(4)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SR: (TWI Offset: 0x20) Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40ea0eb279f1eeb0dc9ee66ea31969a6"></a><!-- doxytag: member="sam3_twi.h::TWI_SR_GACC" ref="a40ea0eb279f1eeb0dc9ee66ea31969a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a40ea0eb279f1eeb0dc9ee66ea31969a6">TWI_SR_GACC</a>&#160;&#160;&#160;BV(5)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SR: (TWI Offset: 0x20) Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae99ccfffb2b606f829047c03928d680d"></a><!-- doxytag: member="sam3_twi.h::TWI_SR_OVRE" ref="ae99ccfffb2b606f829047c03928d680d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ae99ccfffb2b606f829047c03928d680d">TWI_SR_OVRE</a>&#160;&#160;&#160;BV(6)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SR: (TWI Offset: 0x20) Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52a8fd87b6a50a887672358c1abd5e29"></a><!-- doxytag: member="sam3_twi.h::TWI_SR_NACK" ref="a52a8fd87b6a50a887672358c1abd5e29" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a52a8fd87b6a50a887672358c1abd5e29">TWI_SR_NACK</a>&#160;&#160;&#160;BV(8)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SR: (TWI Offset: 0x20) Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1f7da921bc96eba15f148fe0112742b"></a><!-- doxytag: member="sam3_twi.h::TWI_SR_ARBLST" ref="ad1f7da921bc96eba15f148fe0112742b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ad1f7da921bc96eba15f148fe0112742b">TWI_SR_ARBLST</a>&#160;&#160;&#160;BV(9)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SR: (TWI Offset: 0x20) Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6643e03253b90419c10d561ea86b057b"></a><!-- doxytag: member="sam3_twi.h::TWI_SR_SCLWS" ref="a6643e03253b90419c10d561ea86b057b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a6643e03253b90419c10d561ea86b057b">TWI_SR_SCLWS</a>&#160;&#160;&#160;BV(10)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SR: (TWI Offset: 0x20) Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c992458ee07ab39ec7a1e70f5735d30"></a><!-- doxytag: member="sam3_twi.h::TWI_SR_EOSACC" ref="a6c992458ee07ab39ec7a1e70f5735d30" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a6c992458ee07ab39ec7a1e70f5735d30">TWI_SR_EOSACC</a>&#160;&#160;&#160;BV(11)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SR: (TWI Offset: 0x20) Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a526be7eeb1482fe956aef44e3b557bec"></a><!-- doxytag: member="sam3_twi.h::TWI_SR_ENDRX" ref="a526be7eeb1482fe956aef44e3b557bec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a526be7eeb1482fe956aef44e3b557bec">TWI_SR_ENDRX</a>&#160;&#160;&#160;BV(12)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SR: (TWI Offset: 0x20) Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05e5d9ce45a1ca77e012ce77da9b77c3"></a><!-- doxytag: member="sam3_twi.h::TWI_SR_ENDTX" ref="a05e5d9ce45a1ca77e012ce77da9b77c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a05e5d9ce45a1ca77e012ce77da9b77c3">TWI_SR_ENDTX</a>&#160;&#160;&#160;BV(13)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SR: (TWI Offset: 0x20) Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada39a180222b4f215549c9d8915fcfa7"></a><!-- doxytag: member="sam3_twi.h::TWI_SR_RXBUFF" ref="ada39a180222b4f215549c9d8915fcfa7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ada39a180222b4f215549c9d8915fcfa7">TWI_SR_RXBUFF</a>&#160;&#160;&#160;BV(14)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SR: (TWI Offset: 0x20) Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc86a40605a425d6febdb7e8b880e098"></a><!-- doxytag: member="sam3_twi.h::TWI_SR_TXBUFE" ref="adc86a40605a425d6febdb7e8b880e098" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#adc86a40605a425d6febdb7e8b880e098">TWI_SR_TXBUFE</a>&#160;&#160;&#160;BV(15)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_SR: (TWI Offset: 0x20) Status Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe91bd63eabf3d0442e69b6e278f71cf"></a><!-- doxytag: member="sam3_twi.h::TWI_IER_TXCOMP" ref="abe91bd63eabf3d0442e69b6e278f71cf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#abe91bd63eabf3d0442e69b6e278f71cf">TWI_IER_TXCOMP</a>&#160;&#160;&#160;BV(0)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IER: (TWI Offset: 0x24) Interrupt Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ff57ed06330643201152f6e004a8f7b"></a><!-- doxytag: member="sam3_twi.h::TWI_IER_RXRDY" ref="a4ff57ed06330643201152f6e004a8f7b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a4ff57ed06330643201152f6e004a8f7b">TWI_IER_RXRDY</a>&#160;&#160;&#160;BV(1)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IER: (TWI Offset: 0x24) Interrupt Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2d04ec4cb7382f83bfed81885e3561c"></a><!-- doxytag: member="sam3_twi.h::TWI_IER_TXRDY" ref="ac2d04ec4cb7382f83bfed81885e3561c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ac2d04ec4cb7382f83bfed81885e3561c">TWI_IER_TXRDY</a>&#160;&#160;&#160;BV(2)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IER: (TWI Offset: 0x24) Interrupt Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2b4f2bb27d0fbce74de17018968b905"></a><!-- doxytag: member="sam3_twi.h::TWI_IER_SVACC" ref="ad2b4f2bb27d0fbce74de17018968b905" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ad2b4f2bb27d0fbce74de17018968b905">TWI_IER_SVACC</a>&#160;&#160;&#160;BV(4)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IER: (TWI Offset: 0x24) Interrupt Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a9167b52a89c9b7799e76bbbf6e9bba"></a><!-- doxytag: member="sam3_twi.h::TWI_IER_GACC" ref="a1a9167b52a89c9b7799e76bbbf6e9bba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a1a9167b52a89c9b7799e76bbbf6e9bba">TWI_IER_GACC</a>&#160;&#160;&#160;BV(5)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IER: (TWI Offset: 0x24) Interrupt Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84481db6f9940ae8e19212b3e99d28da"></a><!-- doxytag: member="sam3_twi.h::TWI_IER_OVRE" ref="a84481db6f9940ae8e19212b3e99d28da" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a84481db6f9940ae8e19212b3e99d28da">TWI_IER_OVRE</a>&#160;&#160;&#160;BV(6)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IER: (TWI Offset: 0x24) Interrupt Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa50ff0480e16b88a9777045297008b3"></a><!-- doxytag: member="sam3_twi.h::TWI_IER_NACK" ref="afa50ff0480e16b88a9777045297008b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#afa50ff0480e16b88a9777045297008b3">TWI_IER_NACK</a>&#160;&#160;&#160;BV(8)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IER: (TWI Offset: 0x24) Interrupt Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5474b90b502445492351944210a3775"></a><!-- doxytag: member="sam3_twi.h::TWI_IER_ARBLST" ref="ab5474b90b502445492351944210a3775" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ab5474b90b502445492351944210a3775">TWI_IER_ARBLST</a>&#160;&#160;&#160;BV(9)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IER: (TWI Offset: 0x24) Interrupt Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38c6e3b71accb584497615f144ed93f1"></a><!-- doxytag: member="sam3_twi.h::TWI_IER_SCL_WS" ref="a38c6e3b71accb584497615f144ed93f1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a38c6e3b71accb584497615f144ed93f1">TWI_IER_SCL_WS</a>&#160;&#160;&#160;BV(10)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IER: (TWI Offset: 0x24) Interrupt Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a927f7d303ac1be5383f7d9e391e8ab82"></a><!-- doxytag: member="sam3_twi.h::TWI_IER_EOSACC" ref="a927f7d303ac1be5383f7d9e391e8ab82" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a927f7d303ac1be5383f7d9e391e8ab82">TWI_IER_EOSACC</a>&#160;&#160;&#160;BV(11)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IER: (TWI Offset: 0x24) Interrupt Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeaab58c0088ea8e9d34b625564adb303"></a><!-- doxytag: member="sam3_twi.h::TWI_IER_ENDRX" ref="aeaab58c0088ea8e9d34b625564adb303" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#aeaab58c0088ea8e9d34b625564adb303">TWI_IER_ENDRX</a>&#160;&#160;&#160;BV(12)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IER: (TWI Offset: 0x24) Interrupt Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac34d8262171be93c480698e2bd27e3a8"></a><!-- doxytag: member="sam3_twi.h::TWI_IER_ENDTX" ref="ac34d8262171be93c480698e2bd27e3a8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ac34d8262171be93c480698e2bd27e3a8">TWI_IER_ENDTX</a>&#160;&#160;&#160;BV(13)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IER: (TWI Offset: 0x24) Interrupt Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1bc1e9397f04b171bb1439af74126273"></a><!-- doxytag: member="sam3_twi.h::TWI_IER_RXBUFF" ref="a1bc1e9397f04b171bb1439af74126273" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a1bc1e9397f04b171bb1439af74126273">TWI_IER_RXBUFF</a>&#160;&#160;&#160;BV(14)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IER: (TWI Offset: 0x24) Interrupt Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52e0678293eff665c97cbd18a0a7b02b"></a><!-- doxytag: member="sam3_twi.h::TWI_IER_TXBUFE" ref="a52e0678293eff665c97cbd18a0a7b02b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a52e0678293eff665c97cbd18a0a7b02b">TWI_IER_TXBUFE</a>&#160;&#160;&#160;BV(15)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IER: (TWI Offset: 0x24) Interrupt Enable Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79586ee38590062cba4857f00f1ad216"></a><!-- doxytag: member="sam3_twi.h::TWI_IDR_TXCOMP" ref="a79586ee38590062cba4857f00f1ad216" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a79586ee38590062cba4857f00f1ad216">TWI_IDR_TXCOMP</a>&#160;&#160;&#160;BV(0)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IDR: (TWI Offset: 0x28) Interrupt Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33fdfa247ae24f54da97d51279e293d3"></a><!-- doxytag: member="sam3_twi.h::TWI_IDR_RXRDY" ref="a33fdfa247ae24f54da97d51279e293d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a33fdfa247ae24f54da97d51279e293d3">TWI_IDR_RXRDY</a>&#160;&#160;&#160;BV(1)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IDR: (TWI Offset: 0x28) Interrupt Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ebf50bae652d149c7b0b544fa73c355"></a><!-- doxytag: member="sam3_twi.h::TWI_IDR_TXRDY" ref="a4ebf50bae652d149c7b0b544fa73c355" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a4ebf50bae652d149c7b0b544fa73c355">TWI_IDR_TXRDY</a>&#160;&#160;&#160;BV(2)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IDR: (TWI Offset: 0x28) Interrupt Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80ac7874c6815e8356543300efe5c0a5"></a><!-- doxytag: member="sam3_twi.h::TWI_IDR_SVACC" ref="a80ac7874c6815e8356543300efe5c0a5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a80ac7874c6815e8356543300efe5c0a5">TWI_IDR_SVACC</a>&#160;&#160;&#160;BV(4)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IDR: (TWI Offset: 0x28) Interrupt Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aadce83eba76e1561be28d132aefb99dd"></a><!-- doxytag: member="sam3_twi.h::TWI_IDR_GACC" ref="aadce83eba76e1561be28d132aefb99dd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#aadce83eba76e1561be28d132aefb99dd">TWI_IDR_GACC</a>&#160;&#160;&#160;BV(5)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IDR: (TWI Offset: 0x28) Interrupt Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6da1ba52ba0e4a19122ef6fcb6b98f6"></a><!-- doxytag: member="sam3_twi.h::TWI_IDR_OVRE" ref="ac6da1ba52ba0e4a19122ef6fcb6b98f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ac6da1ba52ba0e4a19122ef6fcb6b98f6">TWI_IDR_OVRE</a>&#160;&#160;&#160;BV(6)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IDR: (TWI Offset: 0x28) Interrupt Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada8fbe2c14f56d7c2853dfa87872bbf3"></a><!-- doxytag: member="sam3_twi.h::TWI_IDR_NACK" ref="ada8fbe2c14f56d7c2853dfa87872bbf3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ada8fbe2c14f56d7c2853dfa87872bbf3">TWI_IDR_NACK</a>&#160;&#160;&#160;BV(8)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IDR: (TWI Offset: 0x28) Interrupt Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1628dd81b7f7a5dcc902df6a92805d40"></a><!-- doxytag: member="sam3_twi.h::TWI_IDR_ARBLST" ref="a1628dd81b7f7a5dcc902df6a92805d40" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a1628dd81b7f7a5dcc902df6a92805d40">TWI_IDR_ARBLST</a>&#160;&#160;&#160;BV(9)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IDR: (TWI Offset: 0x28) Interrupt Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79792170e450f5e30207153e0b8636aa"></a><!-- doxytag: member="sam3_twi.h::TWI_IDR_SCL_WS" ref="a79792170e450f5e30207153e0b8636aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a79792170e450f5e30207153e0b8636aa">TWI_IDR_SCL_WS</a>&#160;&#160;&#160;BV(10)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IDR: (TWI Offset: 0x28) Interrupt Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a216e1727564bec1dcb9cf1f822b7a424"></a><!-- doxytag: member="sam3_twi.h::TWI_IDR_EOSACC" ref="a216e1727564bec1dcb9cf1f822b7a424" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a216e1727564bec1dcb9cf1f822b7a424">TWI_IDR_EOSACC</a>&#160;&#160;&#160;BV(11)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IDR: (TWI Offset: 0x28) Interrupt Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09e575ae33dbbd14c2234e1503389f9b"></a><!-- doxytag: member="sam3_twi.h::TWI_IDR_ENDRX" ref="a09e575ae33dbbd14c2234e1503389f9b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a09e575ae33dbbd14c2234e1503389f9b">TWI_IDR_ENDRX</a>&#160;&#160;&#160;BV(12)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IDR: (TWI Offset: 0x28) Interrupt Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af19437980c74c64f2a548f9be738263d"></a><!-- doxytag: member="sam3_twi.h::TWI_IDR_ENDTX" ref="af19437980c74c64f2a548f9be738263d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#af19437980c74c64f2a548f9be738263d">TWI_IDR_ENDTX</a>&#160;&#160;&#160;BV(13)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IDR: (TWI Offset: 0x28) Interrupt Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5e45024419ede0627780803764528c7"></a><!-- doxytag: member="sam3_twi.h::TWI_IDR_RXBUFF" ref="ab5e45024419ede0627780803764528c7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ab5e45024419ede0627780803764528c7">TWI_IDR_RXBUFF</a>&#160;&#160;&#160;BV(14)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IDR: (TWI Offset: 0x28) Interrupt Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab259a600a0b39ba94a76489f224eefdd"></a><!-- doxytag: member="sam3_twi.h::TWI_IDR_TXBUFE" ref="ab259a600a0b39ba94a76489f224eefdd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ab259a600a0b39ba94a76489f224eefdd">TWI_IDR_TXBUFE</a>&#160;&#160;&#160;BV(15)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IDR: (TWI Offset: 0x28) Interrupt Disable Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a638e11531b0f15082fc105d3fbd84e1f"></a><!-- doxytag: member="sam3_twi.h::TWI_IMR_TXCOMP" ref="a638e11531b0f15082fc105d3fbd84e1f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a638e11531b0f15082fc105d3fbd84e1f">TWI_IMR_TXCOMP</a>&#160;&#160;&#160;BV(0)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IMR: (TWI Offset: 0x2C) Interrupt Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aace20cc7ecf71d1bc98542cd10a79182"></a><!-- doxytag: member="sam3_twi.h::TWI_IMR_RXRDY" ref="aace20cc7ecf71d1bc98542cd10a79182" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#aace20cc7ecf71d1bc98542cd10a79182">TWI_IMR_RXRDY</a>&#160;&#160;&#160;BV(1)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IMR: (TWI Offset: 0x2C) Interrupt Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05ec56e70f339d9f36c34ff49396706a"></a><!-- doxytag: member="sam3_twi.h::TWI_IMR_TXRDY" ref="a05ec56e70f339d9f36c34ff49396706a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a05ec56e70f339d9f36c34ff49396706a">TWI_IMR_TXRDY</a>&#160;&#160;&#160;BV(2)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IMR: (TWI Offset: 0x2C) Interrupt Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e420e622256d29006015a54fc39930d"></a><!-- doxytag: member="sam3_twi.h::TWI_IMR_SVACC" ref="a3e420e622256d29006015a54fc39930d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a3e420e622256d29006015a54fc39930d">TWI_IMR_SVACC</a>&#160;&#160;&#160;BV(4)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IMR: (TWI Offset: 0x2C) Interrupt Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57cff31c9bf6f8803351e75449737f83"></a><!-- doxytag: member="sam3_twi.h::TWI_IMR_GACC" ref="a57cff31c9bf6f8803351e75449737f83" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a57cff31c9bf6f8803351e75449737f83">TWI_IMR_GACC</a>&#160;&#160;&#160;BV(5)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IMR: (TWI Offset: 0x2C) Interrupt Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90c16d0fd8417245251cbeb133d9a7f3"></a><!-- doxytag: member="sam3_twi.h::TWI_IMR_OVRE" ref="a90c16d0fd8417245251cbeb133d9a7f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a90c16d0fd8417245251cbeb133d9a7f3">TWI_IMR_OVRE</a>&#160;&#160;&#160;BV(6)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IMR: (TWI Offset: 0x2C) Interrupt Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6feab98a39516f4faeba24399ef23a33"></a><!-- doxytag: member="sam3_twi.h::TWI_IMR_NACK" ref="a6feab98a39516f4faeba24399ef23a33" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a6feab98a39516f4faeba24399ef23a33">TWI_IMR_NACK</a>&#160;&#160;&#160;BV(8)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IMR: (TWI Offset: 0x2C) Interrupt Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a470590d5320c6d9eb130af3f39a91507"></a><!-- doxytag: member="sam3_twi.h::TWI_IMR_ARBLST" ref="a470590d5320c6d9eb130af3f39a91507" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a470590d5320c6d9eb130af3f39a91507">TWI_IMR_ARBLST</a>&#160;&#160;&#160;BV(9)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IMR: (TWI Offset: 0x2C) Interrupt Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44d90c37d610d9eccf7593c5ac5acad4"></a><!-- doxytag: member="sam3_twi.h::TWI_IMR_SCL_WS" ref="a44d90c37d610d9eccf7593c5ac5acad4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a44d90c37d610d9eccf7593c5ac5acad4">TWI_IMR_SCL_WS</a>&#160;&#160;&#160;BV(10)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IMR: (TWI Offset: 0x2C) Interrupt Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae411ee03985c4ce1bbd0fb33e28d8fc8"></a><!-- doxytag: member="sam3_twi.h::TWI_IMR_EOSACC" ref="ae411ee03985c4ce1bbd0fb33e28d8fc8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ae411ee03985c4ce1bbd0fb33e28d8fc8">TWI_IMR_EOSACC</a>&#160;&#160;&#160;BV(11)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IMR: (TWI Offset: 0x2C) Interrupt Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6255aa5657e8795199da768066c53d4e"></a><!-- doxytag: member="sam3_twi.h::TWI_IMR_ENDRX" ref="a6255aa5657e8795199da768066c53d4e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a6255aa5657e8795199da768066c53d4e">TWI_IMR_ENDRX</a>&#160;&#160;&#160;BV(12)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IMR: (TWI Offset: 0x2C) Interrupt Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabfe80df679dcbb44930d56e13161d38"></a><!-- doxytag: member="sam3_twi.h::TWI_IMR_ENDTX" ref="aabfe80df679dcbb44930d56e13161d38" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#aabfe80df679dcbb44930d56e13161d38">TWI_IMR_ENDTX</a>&#160;&#160;&#160;BV(13)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IMR: (TWI Offset: 0x2C) Interrupt Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a572346ae56384908ac23ac6c5468e65d"></a><!-- doxytag: member="sam3_twi.h::TWI_IMR_RXBUFF" ref="a572346ae56384908ac23ac6c5468e65d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a572346ae56384908ac23ac6c5468e65d">TWI_IMR_RXBUFF</a>&#160;&#160;&#160;BV(14)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IMR: (TWI Offset: 0x2C) Interrupt Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd93e373be24176c9ce4a1bbe5871ed6"></a><!-- doxytag: member="sam3_twi.h::TWI_IMR_TXBUFE" ref="acd93e373be24176c9ce4a1bbe5871ed6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#acd93e373be24176c9ce4a1bbe5871ed6">TWI_IMR_TXBUFE</a>&#160;&#160;&#160;BV(15)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_IMR: (TWI Offset: 0x2C) Interrupt Mask Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9599e20d4e91715ea66910c4c7858580"></a><!-- doxytag: member="sam3_twi.h::TWI_RHR_RXDATA_SHIFT" ref="a9599e20d4e91715ea66910c4c7858580" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a9599e20d4e91715ea66910c4c7858580">TWI_RHR_RXDATA_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_RHR: (TWI Offset: 0x30) Receive Holding Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a479635cf1d2270f2cc43c053674e19a9"></a><!-- doxytag: member="sam3_twi.h::TWI_RHR_RXDATA_MASK" ref="a479635cf1d2270f2cc43c053674e19a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a479635cf1d2270f2cc43c053674e19a9">TWI_RHR_RXDATA_MASK</a>&#160;&#160;&#160;(0xff &lt;&lt; TWI_RHR_RXDATA_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_RHR: (TWI Offset: 0x30) Receive Holding Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1dc1e879c8e66f09e5b98553963e27e8"></a><!-- doxytag: member="sam3_twi.h::TWI_THR_TXDATA_SHIFT" ref="a1dc1e879c8e66f09e5b98553963e27e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a1dc1e879c8e66f09e5b98553963e27e8">TWI_THR_TXDATA_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_THR: (TWI Offset: 0x34) Transmit Holding Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85a5aaece6fa802e0686d24f71463fdf"></a><!-- doxytag: member="sam3_twi.h::TWI_THR_TXDATA_MASK" ref="a85a5aaece6fa802e0686d24f71463fdf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a85a5aaece6fa802e0686d24f71463fdf">TWI_THR_TXDATA_MASK</a>&#160;&#160;&#160;(0xff &lt;&lt; TWI_THR_TXDATA_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_THR: (TWI Offset: 0x34) Transmit Holding Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf4a1d192a20e48bd226a156cf323f9c"></a><!-- doxytag: member="sam3_twi.h::TWI_THR_TXDATA" ref="abf4a1d192a20e48bd226a156cf323f9c" args="(value)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#abf4a1d192a20e48bd226a156cf323f9c">TWI_THR_TXDATA</a>(value)&#160;&#160;&#160;((TWI_THR_TXDATA_MASK &amp; ((value) &lt;&lt; TWI_THR_TXDATA_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_THR: (TWI Offset: 0x34) Transmit Holding Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a081bd944cca180ec8a5f72de170a2474"></a><!-- doxytag: member="sam3_twi.h::TWI_RPR_RXPTR_SHIFT" ref="a081bd944cca180ec8a5f72de170a2474" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a081bd944cca180ec8a5f72de170a2474">TWI_RPR_RXPTR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_RPR: (TWI Offset: 0x100) Receive Pointer Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99ade02f98be45d438d5206dc7aff399"></a><!-- doxytag: member="sam3_twi.h::TWI_RPR_RXPTR_MASK" ref="a99ade02f98be45d438d5206dc7aff399" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a99ade02f98be45d438d5206dc7aff399">TWI_RPR_RXPTR_MASK</a>&#160;&#160;&#160;(0xffffffff &lt;&lt; TWI_RPR_RXPTR_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_RPR: (TWI Offset: 0x100) Receive Pointer Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a781c346f7c7f5bf9a496a77337104ffe"></a><!-- doxytag: member="sam3_twi.h::TWI_RPR_RXPTR" ref="a781c346f7c7f5bf9a496a77337104ffe" args="(value)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a781c346f7c7f5bf9a496a77337104ffe">TWI_RPR_RXPTR</a>(value)&#160;&#160;&#160;((TWI_RPR_RXPTR_MASK &amp; ((value) &lt;&lt; TWI_RPR_RXPTR_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_RPR: (TWI Offset: 0x100) Receive Pointer Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa441d741747fbad8ee251974726969f6"></a><!-- doxytag: member="sam3_twi.h::TWI_RCR_RXCTR_SHIFT" ref="aa441d741747fbad8ee251974726969f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#aa441d741747fbad8ee251974726969f6">TWI_RCR_RXCTR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_RCR: (TWI Offset: 0x104) Receive Counter Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46bd70011c26f03b056e932f099fab4c"></a><!-- doxytag: member="sam3_twi.h::TWI_RCR_RXCTR_MASK" ref="a46bd70011c26f03b056e932f099fab4c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a46bd70011c26f03b056e932f099fab4c">TWI_RCR_RXCTR_MASK</a>&#160;&#160;&#160;(0xffff &lt;&lt; TWI_RCR_RXCTR_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_RCR: (TWI Offset: 0x104) Receive Counter Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05b001f78e6edadbe453de7c0ac711d0"></a><!-- doxytag: member="sam3_twi.h::TWI_RCR_RXCTR" ref="a05b001f78e6edadbe453de7c0ac711d0" args="(value)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a05b001f78e6edadbe453de7c0ac711d0">TWI_RCR_RXCTR</a>(value)&#160;&#160;&#160;((TWI_RCR_RXCTR_MASK &amp; ((value) &lt;&lt; TWI_RCR_RXCTR_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_RCR: (TWI Offset: 0x104) Receive Counter Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f866d8a499bfab6b72075de33ac0f45"></a><!-- doxytag: member="sam3_twi.h::TWI_TPR_TXPTR_SHIFT" ref="a4f866d8a499bfab6b72075de33ac0f45" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a4f866d8a499bfab6b72075de33ac0f45">TWI_TPR_TXPTR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_TPR: (TWI Offset: 0x108) Transmit Pointer Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8dcda11f26b5361120e4939312712be0"></a><!-- doxytag: member="sam3_twi.h::TWI_TPR_TXPTR_MASK" ref="a8dcda11f26b5361120e4939312712be0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a8dcda11f26b5361120e4939312712be0">TWI_TPR_TXPTR_MASK</a>&#160;&#160;&#160;(0xffffffff &lt;&lt; TWI_TPR_TXPTR_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_TPR: (TWI Offset: 0x108) Transmit Pointer Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e8688111a433c77c5a3a2bcb8abc365"></a><!-- doxytag: member="sam3_twi.h::TWI_TPR_TXPTR" ref="a4e8688111a433c77c5a3a2bcb8abc365" args="(value)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a4e8688111a433c77c5a3a2bcb8abc365">TWI_TPR_TXPTR</a>(value)&#160;&#160;&#160;((TWI_TPR_TXPTR_MASK &amp; ((value) &lt;&lt; TWI_TPR_TXPTR_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_TPR: (TWI Offset: 0x108) Transmit Pointer Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11f0dc1498f5fc0e6449c6d249d702c1"></a><!-- doxytag: member="sam3_twi.h::TWI_TCR_TXCTR_SHIFT" ref="a11f0dc1498f5fc0e6449c6d249d702c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a11f0dc1498f5fc0e6449c6d249d702c1">TWI_TCR_TXCTR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_TCR: (TWI Offset: 0x10C) Transmit Counter Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59cf1d08065a9fe2eae654ac4170c49d"></a><!-- doxytag: member="sam3_twi.h::TWI_TCR_TXCTR_MASK" ref="a59cf1d08065a9fe2eae654ac4170c49d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a59cf1d08065a9fe2eae654ac4170c49d">TWI_TCR_TXCTR_MASK</a>&#160;&#160;&#160;(0xffff &lt;&lt; TWI_TCR_TXCTR_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_TCR: (TWI Offset: 0x10C) Transmit Counter Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1625cda6002c3caafe74def3fda99a47"></a><!-- doxytag: member="sam3_twi.h::TWI_TCR_TXCTR" ref="a1625cda6002c3caafe74def3fda99a47" args="(value)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a1625cda6002c3caafe74def3fda99a47">TWI_TCR_TXCTR</a>(value)&#160;&#160;&#160;((TWI_TCR_TXCTR_MASK &amp; ((value) &lt;&lt; TWI_TCR_TXCTR_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_TCR: (TWI Offset: 0x10C) Transmit Counter Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed5045872ec2013148b01efccfdbfd2e"></a><!-- doxytag: member="sam3_twi.h::TWI_RNPR_RXNPTR_SHIFT" ref="aed5045872ec2013148b01efccfdbfd2e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#aed5045872ec2013148b01efccfdbfd2e">TWI_RNPR_RXNPTR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_RNPR: (TWI Offset: 0x110) Receive Next Pointer Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa885b5665bb13c359fb57209fe0dc28e"></a><!-- doxytag: member="sam3_twi.h::TWI_RNPR_RXNPTR_MASK" ref="aa885b5665bb13c359fb57209fe0dc28e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#aa885b5665bb13c359fb57209fe0dc28e">TWI_RNPR_RXNPTR_MASK</a>&#160;&#160;&#160;(0xffffffff &lt;&lt; TWI_RNPR_RXNPTR_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_RNPR: (TWI Offset: 0x110) Receive Next Pointer Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d9c912e8ca8ef7aa745aa94c0fb0c3a"></a><!-- doxytag: member="sam3_twi.h::TWI_RNPR_RXNPTR" ref="a9d9c912e8ca8ef7aa745aa94c0fb0c3a" args="(value)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a9d9c912e8ca8ef7aa745aa94c0fb0c3a">TWI_RNPR_RXNPTR</a>(value)&#160;&#160;&#160;((TWI_RNPR_RXNPTR_MASK &amp; ((value) &lt;&lt; TWI_RNPR_RXNPTR_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_RNPR: (TWI Offset: 0x110) Receive Next Pointer Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba93401431238bfc3e590422b6c291ac"></a><!-- doxytag: member="sam3_twi.h::TWI_RNCR_RXNCTR_SHIFT" ref="aba93401431238bfc3e590422b6c291ac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#aba93401431238bfc3e590422b6c291ac">TWI_RNCR_RXNCTR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_RNCR: (TWI Offset: 0x114) Receive Next Counter Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab2b9dce96ee8ade9d02a15072972a776"></a><!-- doxytag: member="sam3_twi.h::TWI_RNCR_RXNCTR_MASK" ref="ab2b9dce96ee8ade9d02a15072972a776" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ab2b9dce96ee8ade9d02a15072972a776">TWI_RNCR_RXNCTR_MASK</a>&#160;&#160;&#160;(0xffff &lt;&lt; TWI_RNCR_RXNCTR_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_RNCR: (TWI Offset: 0x114) Receive Next Counter Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac04478927b2c3cbbb6d64421047039c4"></a><!-- doxytag: member="sam3_twi.h::TWI_RNCR_RXNCTR" ref="ac04478927b2c3cbbb6d64421047039c4" args="(value)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ac04478927b2c3cbbb6d64421047039c4">TWI_RNCR_RXNCTR</a>(value)&#160;&#160;&#160;((TWI_RNCR_RXNCTR_MASK &amp; ((value) &lt;&lt; TWI_RNCR_RXNCTR_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_RNCR: (TWI Offset: 0x114) Receive Next Counter Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac3f51cbf73545d34195bdc2bb862405"></a><!-- doxytag: member="sam3_twi.h::TWI_TNPR_TXNPTR_SHIFT" ref="aac3f51cbf73545d34195bdc2bb862405" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#aac3f51cbf73545d34195bdc2bb862405">TWI_TNPR_TXNPTR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_TNPR: (TWI Offset: 0x118) Transmit Next Pointer Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c0df51727b2839a1476526db1458c0d"></a><!-- doxytag: member="sam3_twi.h::TWI_TNPR_TXNPTR_MASK" ref="a5c0df51727b2839a1476526db1458c0d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a5c0df51727b2839a1476526db1458c0d">TWI_TNPR_TXNPTR_MASK</a>&#160;&#160;&#160;(0xffffffff &lt;&lt; TWI_TNPR_TXNPTR_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_TNPR: (TWI Offset: 0x118) Transmit Next Pointer Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae22fb7ae440ac44b1a70dc1a91e1a7ac"></a><!-- doxytag: member="sam3_twi.h::TWI_TNPR_TXNPTR" ref="ae22fb7ae440ac44b1a70dc1a91e1a7ac" args="(value)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ae22fb7ae440ac44b1a70dc1a91e1a7ac">TWI_TNPR_TXNPTR</a>(value)&#160;&#160;&#160;((TWI_TNPR_TXNPTR_MASK &amp; ((value) &lt;&lt; TWI_TNPR_TXNPTR_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_TNPR: (TWI Offset: 0x118) Transmit Next Pointer Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9858df253bfbbf5b58a8a5bec41cf64b"></a><!-- doxytag: member="sam3_twi.h::TWI_TNCR_TXNCTR_SHIFT" ref="a9858df253bfbbf5b58a8a5bec41cf64b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a9858df253bfbbf5b58a8a5bec41cf64b">TWI_TNCR_TXNCTR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_TNCR: (TWI Offset: 0x11C) Transmit Next Counter Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b57bbff00dea071d09c92a9e0a19b6a"></a><!-- doxytag: member="sam3_twi.h::TWI_TNCR_TXNCTR_MASK" ref="a3b57bbff00dea071d09c92a9e0a19b6a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a3b57bbff00dea071d09c92a9e0a19b6a">TWI_TNCR_TXNCTR_MASK</a>&#160;&#160;&#160;(0xffff &lt;&lt; TWI_TNCR_TXNCTR_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_TNCR: (TWI Offset: 0x11C) Transmit Next Counter Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33bcad0223e531e599c9e19666c33a5e"></a><!-- doxytag: member="sam3_twi.h::TWI_TNCR_TXNCTR" ref="a33bcad0223e531e599c9e19666c33a5e" args="(value)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a33bcad0223e531e599c9e19666c33a5e">TWI_TNCR_TXNCTR</a>(value)&#160;&#160;&#160;((TWI_TNCR_TXNCTR_MASK &amp; ((value) &lt;&lt; TWI_TNCR_TXNCTR_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_TNCR: (TWI Offset: 0x11C) Transmit Next Counter Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a557b0ebdfceee76135cc67cdc284bf20"></a><!-- doxytag: member="sam3_twi.h::TWI_PTCR_RXTEN" ref="a557b0ebdfceee76135cc67cdc284bf20" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a557b0ebdfceee76135cc67cdc284bf20">TWI_PTCR_RXTEN</a>&#160;&#160;&#160;BV(0)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_PTCR: (TWI Offset: 0x120) Transfer Control Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8da797c7bae6c45d007c5e0c7c62474b"></a><!-- doxytag: member="sam3_twi.h::TWI_PTCR_RXTDIS" ref="a8da797c7bae6c45d007c5e0c7c62474b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a8da797c7bae6c45d007c5e0c7c62474b">TWI_PTCR_RXTDIS</a>&#160;&#160;&#160;BV(1)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_PTCR: (TWI Offset: 0x120) Transfer Control Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cb9ad4e52b1e62d2bb89cfbc69333a7"></a><!-- doxytag: member="sam3_twi.h::TWI_PTCR_TXTEN" ref="a2cb9ad4e52b1e62d2bb89cfbc69333a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a2cb9ad4e52b1e62d2bb89cfbc69333a7">TWI_PTCR_TXTEN</a>&#160;&#160;&#160;BV(8)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_PTCR: (TWI Offset: 0x120) Transfer Control Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f18ac8da479b72f796fa84ce6a35b58"></a><!-- doxytag: member="sam3_twi.h::TWI_PTCR_TXTDIS" ref="a1f18ac8da479b72f796fa84ce6a35b58" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#a1f18ac8da479b72f796fa84ce6a35b58">TWI_PTCR_TXTDIS</a>&#160;&#160;&#160;BV(9)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_PTCR: (TWI Offset: 0x120) Transfer Control Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb29419def41292adc89a092f6bad11c"></a><!-- doxytag: member="sam3_twi.h::TWI_PTSR_RXTEN" ref="adb29419def41292adc89a092f6bad11c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#adb29419def41292adc89a092f6bad11c">TWI_PTSR_RXTEN</a>&#160;&#160;&#160;BV(0)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_PTSR: (TWI Offset: 0x124) Transfer Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac67dd5b1c94b7c822c8a8744a51c4321"></a><!-- doxytag: member="sam3_twi.h::TWI_PTSR_TXTEN" ref="ac67dd5b1c94b7c822c8a8744a51c4321" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__twi_8h.html#ac67dd5b1c94b7c822c8a8744a51c4321">TWI_PTSR_TXTEN</a>&#160;&#160;&#160;BV(8)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI_PTSR: (TWI Offset: 0x124) Transfer Status Register. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>SAM3 TWI definitions. </p>

<p>Definition in file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a4d1edde727ae2f2fb8af47bb1fa79f29"></a><!-- doxytag: member="sam3_twi.h::TWI_CR_MSDIS" ref="a4d1edde727ae2f2fb8af47bb1fa79f29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CR_MSDIS&#160;&#160;&#160;BV(3)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI registers. </p>
<p>TWI_CR: (TWI Offset: 0x00) Control Register </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00166">166</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="afcd9b4ac6f2a1a947bfef8ee6ed23ec1"></a><!-- doxytag: member="sam3_twi.h::TWI_CR_MSEN" ref="afcd9b4ac6f2a1a947bfef8ee6ed23ec1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CR_MSEN&#160;&#160;&#160;BV(2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI registers. </p>
<p>TWI_CR: (TWI Offset: 0x00) Control Register </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00165">165</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a922de3d09565e0cf748e072c393c6e1c"></a><!-- doxytag: member="sam3_twi.h::TWI_CR_OFF" ref="a922de3d09565e0cf748e072c393c6e1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CR_OFF&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00058">58</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa1085b452d089e822261beef0a9a7401"></a><!-- doxytag: member="sam3_twi.h::TWI_CR_QUICK" ref="aa1085b452d089e822261beef0a9a7401" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CR_QUICK&#160;&#160;&#160;BV(6)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI registers. </p>
<p>TWI_CR: (TWI Offset: 0x00) Control Register </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00169">169</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a328d3bc5d5f0e7932b7c032cbfd0e5d7"></a><!-- doxytag: member="sam3_twi.h::TWI_CR_START" ref="a328d3bc5d5f0e7932b7c032cbfd0e5d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CR_START&#160;&#160;&#160;BV(0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI registers. </p>
<p>TWI_CR: (TWI Offset: 0x00) Control Register </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00163">163</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7813f2f3303fcc31ea40f2f740e7619c"></a><!-- doxytag: member="sam3_twi.h::TWI_CR_STOP" ref="a7813f2f3303fcc31ea40f2f740e7619c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CR_STOP&#160;&#160;&#160;BV(1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI registers. </p>
<p>TWI_CR: (TWI Offset: 0x00) Control Register </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00164">164</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae016ecef7f10bdcac8de258529b7c0e2"></a><!-- doxytag: member="sam3_twi.h::TWI_CR_SVDIS" ref="ae016ecef7f10bdcac8de258529b7c0e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CR_SVDIS&#160;&#160;&#160;BV(5)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI registers. </p>
<p>TWI_CR: (TWI Offset: 0x00) Control Register </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00168">168</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5e1d0134643e33cbf772c1ea49506844"></a><!-- doxytag: member="sam3_twi.h::TWI_CR_SVEN" ref="a5e1d0134643e33cbf772c1ea49506844" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CR_SVEN&#160;&#160;&#160;BV(4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI registers. </p>
<p>TWI_CR: (TWI Offset: 0x00) Control Register </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00167">167</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3d30ed9d14e20f72a7c6d48b30a955d7"></a><!-- doxytag: member="sam3_twi.h::TWI_CR_SWRST" ref="a3d30ed9d14e20f72a7c6d48b30a955d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CR_SWRST&#160;&#160;&#160;BV(7)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI registers. </p>
<p>TWI_CR: (TWI Offset: 0x00) Control Register </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00170">170</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="acbacc9a303aa617523cd53cdc5dbc5a9"></a><!-- doxytag: member="sam3_twi.h::TWI_CWGR_OFF" ref="acbacc9a303aa617523cd53cdc5dbc5a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CWGR_OFF&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00062">62</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a31a1eb972dda92da910140e1e41eb94f"></a><!-- doxytag: member="sam3_twi.h::TWI_IADR_OFF" ref="a31a1eb972dda92da910140e1e41eb94f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IADR_OFF&#160;&#160;&#160;0x00C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00061">61</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a421a5537af5f865a55da8f712647979d"></a><!-- doxytag: member="sam3_twi.h::TWI_IDR_OFF" ref="a421a5537af5f865a55da8f712647979d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IDR_OFF&#160;&#160;&#160;0x028</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00065">65</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae480da62fec6380d989242804b867a3f"></a><!-- doxytag: member="sam3_twi.h::TWI_IER_OFF" ref="ae480da62fec6380d989242804b867a3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IER_OFF&#160;&#160;&#160;0x024</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00064">64</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a40f0e5a92c2bc9c72c8716357265dc3e"></a><!-- doxytag: member="sam3_twi.h::TWI_IMR_OFF" ref="a40f0e5a92c2bc9c72c8716357265dc3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IMR_OFF&#160;&#160;&#160;0x02C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00066">66</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="aac2348146926c9c8e5c6c05cac8d89b0"></a><!-- doxytag: member="sam3_twi.h::TWI_MMR_OFF" ref="aac2348146926c9c8e5c6c05cac8d89b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_MMR_OFF&#160;&#160;&#160;0x004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00059">59</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad5917fecb3b58b45af71f3c6142ce74e"></a><!-- doxytag: member="sam3_twi.h::TWI_PTCR_OFF" ref="ad5917fecb3b58b45af71f3c6142ce74e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_PTCR_OFF&#160;&#160;&#160;0x120</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00077">77</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a60383b9af070c97cd2f054e2cdd76471"></a><!-- doxytag: member="sam3_twi.h::TWI_PTSR_OFF" ref="a60383b9af070c97cd2f054e2cdd76471" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_PTSR_OFF&#160;&#160;&#160;0x124</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00078">78</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ec756c318ba61ff858e7d5e089038ee"></a><!-- doxytag: member="sam3_twi.h::TWI_RCR_OFF" ref="a4ec756c318ba61ff858e7d5e089038ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_RCR_OFF&#160;&#160;&#160;0x104</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00070">70</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="afa8a2fea32dfa50e784c7e982c59a1e9"></a><!-- doxytag: member="sam3_twi.h::TWI_RHR_OFF" ref="afa8a2fea32dfa50e784c7e982c59a1e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_RHR_OFF&#160;&#160;&#160;0x030</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00067">67</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a009e2646e8a70fe4f914950fabc4e0c6"></a><!-- doxytag: member="sam3_twi.h::TWI_RNCR_OFF" ref="a009e2646e8a70fe4f914950fabc4e0c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_RNCR_OFF&#160;&#160;&#160;0x114</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00074">74</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a921c05488609e8a31736e0ef9f38c560"></a><!-- doxytag: member="sam3_twi.h::TWI_RNPR_OFF" ref="a921c05488609e8a31736e0ef9f38c560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_RNPR_OFF&#160;&#160;&#160;0x110</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00073">73</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2935d804726edb6c4f51ff0f0d3dafd9"></a><!-- doxytag: member="sam3_twi.h::TWI_RPR_OFF" ref="a2935d804726edb6c4f51ff0f0d3dafd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_RPR_OFF&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00069">69</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="af0eeeb3504dc4f83b02b736583cc2bd8"></a><!-- doxytag: member="sam3_twi.h::TWI_SMR_OFF" ref="af0eeeb3504dc4f83b02b736583cc2bd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SMR_OFF&#160;&#160;&#160;0x008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00060">60</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a53347b4c5ac3a5dbd98729c941fb8e98"></a><!-- doxytag: member="sam3_twi.h::TWI_SR_OFF" ref="a53347b4c5ac3a5dbd98729c941fb8e98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SR_OFF&#160;&#160;&#160;0x020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00063">63</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a51acda1cf2278191c9ba02c24c873502"></a><!-- doxytag: member="sam3_twi.h::TWI_TCR_OFF" ref="a51acda1cf2278191c9ba02c24c873502" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_TCR_OFF&#160;&#160;&#160;0x10C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00072">72</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad3d9a9d239fa02ee5a1ad319a7b06d29"></a><!-- doxytag: member="sam3_twi.h::TWI_THR_OFF" ref="ad3d9a9d239fa02ee5a1ad319a7b06d29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_THR_OFF&#160;&#160;&#160;0x034</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00068">68</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d2ff397a6b6715ee6185d9684f9db7d"></a><!-- doxytag: member="sam3_twi.h::TWI_TNCR_OFF" ref="a4d2ff397a6b6715ee6185d9684f9db7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_TNCR_OFF&#160;&#160;&#160;0x11C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00076">76</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8518a46c1c10d151138cf05bf243e927"></a><!-- doxytag: member="sam3_twi.h::TWI_TNPR_OFF" ref="a8518a46c1c10d151138cf05bf243e927" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_TNPR_OFF&#160;&#160;&#160;0x118</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00075">75</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a089cfa212ca24ba22761e8ba8093bc71"></a><!-- doxytag: member="sam3_twi.h::TWI_TPR_OFF" ref="a089cfa212ca24ba22761e8ba8093bc71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_TPR_OFF&#160;&#160;&#160;0x108</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C registers base. </p>
<p>TWI register offsets. </p>

<p>Definition at line <a class="el" href="sam3__twi_8h_source.html#l00071">71</a> of file <a class="el" href="sam3__twi_8h_source.html">sam3_twi.h</a>.</p>

</div>
</div>
</div>


