	component mysystem is
		port (
			clk_clk                   : in    std_logic                    := 'X';             -- clk
			i2c_idt_i2c_serial_sda_in : in    std_logic                    := 'X';             -- sda_in
			i2c_idt_i2c_serial_scl_in : in    std_logic                    := 'X';             -- scl_in
			i2c_idt_i2c_serial_sda_oe : out   std_logic;                                       -- sda_oe
			i2c_idt_i2c_serial_scl_oe : out   std_logic;                                       -- scl_oe
			pio_intr_export           : in    std_logic_vector(1 downto 0) := (others => 'X'); -- export
			pio_led_export            : inout std_logic_vector(7 downto 0) := (others => 'X'); -- export
			reset_reset_n             : in    std_logic                    := 'X'              -- reset_n
		);
	end component mysystem;

