{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "source": [
        "# ChipChat Extension â€“ Part III\n",
        "## Spec Change: Extended Sequence Detector FSM\n",
        "\n",
        "This notebook extends the original ChipChat tutorial example\n",
        "`sequence_detector` by modifying the detected sequence, adding an enable\n",
        "input, and exposing the FSM state encoding as an output."
      ],
      "metadata": {
        "id": "eYPgRBKHBGQD"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!apt-get update\n",
        "!apt-get install -y iverilog"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "iY6KZwfiA_Wz",
        "outputId": "b1725184-1c42-400c-f140-a2f3eb5d51fb"
      },
      "execution_count": 1,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Get:1 https://cloud.r-project.org/bin/linux/ubuntu jammy-cran40/ InRelease [3,632 B]\n",
            "Get:2 https://cli.github.com/packages stable InRelease [3,917 B]\n",
            "Get:3 https://cloud.r-project.org/bin/linux/ubuntu jammy-cran40/ Packages [85.0 kB]\n",
            "Hit:4 http://archive.ubuntu.com/ubuntu jammy InRelease\n",
            "Get:5 http://security.ubuntu.com/ubuntu jammy-security InRelease [129 kB]\n",
            "Get:6 https://cli.github.com/packages stable/main amd64 Packages [356 B]\n",
            "Get:7 http://archive.ubuntu.com/ubuntu jammy-updates InRelease [128 kB]\n",
            "Get:8 https://r2u.stat.illinois.edu/ubuntu jammy InRelease [6,555 B]\n",
            "Get:9 https://r2u.stat.illinois.edu/ubuntu jammy/main amd64 Packages [2,892 kB]\n",
            "Get:10 https://ppa.launchpadcontent.net/deadsnakes/ppa/ubuntu jammy InRelease [18.1 kB]\n",
            "Get:11 http://archive.ubuntu.com/ubuntu jammy-backports InRelease [127 kB]\n",
            "Get:12 https://ppa.launchpadcontent.net/ubuntugis/ppa/ubuntu jammy InRelease [24.6 kB]\n",
            "Get:13 https://ppa.launchpadcontent.net/deadsnakes/ppa/ubuntu jammy/main amd64 Packages [38.8 kB]\n",
            "Get:14 http://archive.ubuntu.com/ubuntu jammy-updates/main amd64 Packages [4,014 kB]\n",
            "Get:15 http://security.ubuntu.com/ubuntu jammy-security/restricted amd64 Packages [6,388 kB]\n",
            "Get:16 https://ppa.launchpadcontent.net/ubuntugis/ppa/ubuntu jammy/main amd64 Packages [75.3 kB]\n",
            "Get:17 http://archive.ubuntu.com/ubuntu jammy-updates/multiverse amd64 Packages [70.9 kB]\n",
            "Get:18 http://archive.ubuntu.com/ubuntu jammy-updates/restricted amd64 Packages [6,607 kB]\n",
            "Get:19 http://archive.ubuntu.com/ubuntu jammy-updates/universe amd64 Packages [1,608 kB]\n",
            "Get:20 http://security.ubuntu.com/ubuntu jammy-security/universe amd64 Packages [1,297 kB]\n",
            "Get:21 http://security.ubuntu.com/ubuntu jammy-security/main amd64 Packages [3,677 kB]\n",
            "Get:22 http://security.ubuntu.com/ubuntu jammy-security/multiverse amd64 Packages [62.6 kB]\n",
            "Get:23 https://r2u.stat.illinois.edu/ubuntu jammy/main all Packages [9,712 kB]\n",
            "Fetched 37.0 MB in 20s (1,845 kB/s)\n",
            "Reading package lists... Done\n",
            "W: Skipping acquire of configured file 'main/source/Sources' as repository 'https://r2u.stat.illinois.edu/ubuntu jammy InRelease' does not seem to provide it (sources.list entry misspelt?)\n",
            "Reading package lists... Done\n",
            "Building dependency tree... Done\n",
            "Reading state information... Done\n",
            "Suggested packages:\n",
            "  gtkwave\n",
            "The following NEW packages will be installed:\n",
            "  iverilog\n",
            "0 upgraded, 1 newly installed, 0 to remove and 54 not upgraded.\n",
            "Need to get 2,130 kB of archives.\n",
            "After this operation, 6,749 kB of additional disk space will be used.\n",
            "Get:1 http://archive.ubuntu.com/ubuntu jammy/universe amd64 iverilog amd64 11.0-1.1 [2,130 kB]\n",
            "Fetched 2,130 kB in 2s (1,113 kB/s)\n",
            "Selecting previously unselected package iverilog.\n",
            "(Reading database ... 117540 files and directories currently installed.)\n",
            "Preparing to unpack .../iverilog_11.0-1.1_amd64.deb ...\n",
            "Unpacking iverilog (11.0-1.1) ...\n",
            "Setting up iverilog (11.0-1.1) ...\n",
            "Processing triggers for man-db (2.10.2-1) ...\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "!pip install --quiet openai"
      ],
      "metadata": {
        "id": "c0YILol5BNhx"
      },
      "execution_count": 3,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "import os\n",
        "from openai import OpenAI"
      ],
      "metadata": {
        "id": "QV6wRO6uBSdo"
      },
      "execution_count": 4,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "os.environ[\"OPENAI_API_KEY\"] = \" \"\n",
        "client = OpenAI()"
      ],
      "metadata": {
        "id": "-m_-qB8_BV9W"
      },
      "execution_count": 5,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "prompt = \"\"\"\n",
        "Extend the existing sequence detector FSM with the following changes:\n",
        "\n",
        "- Detect the input sequence 1101 (overlapping allowed)\n",
        "- Add an input 'enable'; when enable = 0, the FSM holds its current state\n",
        "- Add an output 'state_out' that exposes the current FSM state encoding\n",
        "- Inputs: clk, reset, enable, in_bit\n",
        "- Outputs: detected (1-cycle pulse), state_out\n",
        "- Use synthesizable Verilog-2012\n",
        "- Use enum for FSM states\n",
        "- Use synchronous logic with active-high reset\n",
        "- No delays, no latches\n",
        "- Must compile with: iverilog -g2012\n",
        "\"\"\"\n",
        "print(prompt)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "lQIUKnQeBcSj",
        "outputId": "acee1ac5-76ee-4450-fe16-9fb630f4d28b"
      },
      "execution_count": 6,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "Extend the existing sequence detector FSM with the following changes:\n",
            "\n",
            "- Detect the input sequence 1101 (overlapping allowed)\n",
            "- Add an input 'enable'; when enable = 0, the FSM holds its current state\n",
            "- Add an output 'state_out' that exposes the current FSM state encoding\n",
            "- Inputs: clk, reset, enable, in_bit\n",
            "- Outputs: detected (1-cycle pulse), state_out\n",
            "- Use synthesizable Verilog-2012\n",
            "- Use enum for FSM states\n",
            "- Use synchronous logic with active-high reset\n",
            "- No delays, no latches\n",
            "- Must compile with: iverilog -g2012\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "response = client.chat.completions.create(\n",
        "    model=\"gpt-4o-mini\",\n",
        "    messages=[{\"role\": \"user\", \"content\": prompt}],\n",
        "    temperature=0\n",
        ")\n",
        "\n",
        "raw_output = response.choices[0].message.content\n",
        "print(raw_output)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "By5SEoMkBjDl",
        "outputId": "64dd3da1-4ba4-40fc-9460-6fc9f4a56329"
      },
      "execution_count": 7,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "To create a finite state machine (FSM) that detects the sequence `1101` with the specified requirements, we can use the following Verilog code. This code includes the necessary inputs and outputs, uses an enumerated type for the states, and adheres to the constraints provided.\n",
            "\n",
            "```verilog\n",
            "module sequence_detector (\n",
            "    input wire clk,\n",
            "    input wire reset,\n",
            "    input wire enable,\n",
            "    input wire in_bit,\n",
            "    output reg detected,\n",
            "    output reg [2:0] state_out\n",
            ");\n",
            "\n",
            "    // Define the states using an enumerated type\n",
            "    typedef enum reg [2:0] {\n",
            "        S0 = 3'b000, // Initial state\n",
            "        S1 = 3'b001, // State after receiving '1'\n",
            "        S2 = 3'b010, // State after receiving '11'\n",
            "        S3 = 3'b011, // State after receiving '110'\n",
            "        S4 = 3'b100  // State after receiving '1101' (detected)\n",
            "    } state_t;\n",
            "\n",
            "    // State variable\n",
            "    state_t current_state, next_state;\n",
            "\n",
            "    // Synchronous state transition\n",
            "    always @(posedge clk or posedge reset) begin\n",
            "        if (reset) begin\n",
            "            current_state <= S0;\n",
            "            detected <= 0;\n",
            "        end else if (enable) begin\n",
            "            current_state <= next_state;\n",
            "            detected <= (next_state == S4) ? 1 : 0; // Pulse when detected\n",
            "        end\n",
            "    end\n",
            "\n",
            "    // State output\n",
            "    always @(posedge clk or posedge reset) begin\n",
            "        if (reset) begin\n",
            "            state_out <= 3'b000;\n",
            "        end else if (enable) begin\n",
            "            state_out <= current_state;\n",
            "        end\n",
            "    end\n",
            "\n",
            "    // Next state logic\n",
            "    always @(*) begin\n",
            "        case (current_state)\n",
            "            S0: next_state = (in_bit) ? S1 : S0; // Stay in S0 if 0, go to S1 if 1\n",
            "            S1: next_state = (in_bit) ? S2 : S0; // Go to S2 if 1, else back to S0\n",
            "            S2: next_state = (in_bit) ? S3 : S0; // Go to S3 if 1, else back to S0\n",
            "            S3: next_state = (in_bit) ? S4 : S0; // Go to S4 if 1, else back to S0\n",
            "            S4: next_state = (in_bit) ? S2 : S0; // Overlapping allowed: go to S2 if 1, else back to S0\n",
            "            default: next_state = S0; // Default case\n",
            "        endcase\n",
            "    end\n",
            "\n",
            "endmodule\n",
            "```\n",
            "\n",
            "### Explanation of the Code:\n",
            "\n",
            "1. **State Definition**: The states are defined using an enumerated type `state_t`, which makes the code more readable and maintainable.\n",
            "\n",
            "2. **State Transition Logic**: The `next_state` logic is defined in a combinational block. It checks the current state and the input `in_bit` to determine the next state. The FSM transitions according to the sequence `1101`, allowing for overlapping detection.\n",
            "\n",
            "3. **Synchronous Logic**: The state transitions and output assignments are done in a synchronous manner, triggered by the clock. The FSM resets to state `S0` when the `reset` signal is high.\n",
            "\n",
            "4. **Enable Signal**: The FSM only updates its state when `enable` is high. If `enable` is low, the FSM holds its current state.\n",
            "\n",
            "5. **Output Logic**: The `detected` output is asserted for one clock cycle when the sequence `1101` is detected (i.e., when transitioning to state `S4`).\n",
            "\n",
            "6. **State Output**: The current state is exposed through the `state_out` output, which is updated on the clock edge when `enable` is high.\n",
            "\n",
            "This code should compile with the command `iverilog -g2012` as specified.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "verilog_code = \"\"\"\n",
        "module sequence_detector_ext (\n",
        "    input  logic clk,\n",
        "    input  logic reset,\n",
        "    input  logic enable,\n",
        "    input  logic in_bit,\n",
        "    output logic detected,\n",
        "    output logic [2:0] state_out\n",
        ");\n",
        "\n",
        "    typedef enum logic [2:0] {\n",
        "        IDLE,\n",
        "        S1,\n",
        "        S11,\n",
        "        S110\n",
        "    } state_t;\n",
        "\n",
        "    state_t state, next_state;\n",
        "\n",
        "    // State register\n",
        "    always_ff @(posedge clk) begin\n",
        "        if (reset)\n",
        "            state <= IDLE;\n",
        "        else if (enable)\n",
        "            state <= next_state;\n",
        "    end\n",
        "\n",
        "    // Registered detection output\n",
        "    always_ff @(posedge clk) begin\n",
        "        if (reset)\n",
        "            detected <= 1'b0;\n",
        "        else\n",
        "            detected <= (state == S110 && in_bit && enable);\n",
        "    end\n",
        "\n",
        "    // State encoding output\n",
        "    always_comb begin\n",
        "        state_out = state;\n",
        "    end\n",
        "\n",
        "    // Next-state logic\n",
        "    always_comb begin\n",
        "        next_state = state;\n",
        "\n",
        "        if (enable) begin\n",
        "            case (state)\n",
        "                IDLE:  if (in_bit) next_state = S1;\n",
        "                S1:    if (in_bit) next_state = S11;\n",
        "                       else next_state = IDLE;\n",
        "                S11:   if (!in_bit) next_state = S110;\n",
        "                S110:  if (in_bit) next_state = S1;\n",
        "                       else next_state = IDLE;\n",
        "            endcase\n",
        "        end\n",
        "    end\n",
        "\n",
        "endmodule\n",
        "\"\"\"\n",
        "print(verilog_code)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "o_h6kPtBBmIN",
        "outputId": "5e099ffd-4e4f-4d02-f7b1-68b20cfc1d7e"
      },
      "execution_count": 8,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "module sequence_detector_ext (\n",
            "    input  logic clk,\n",
            "    input  logic reset,\n",
            "    input  logic enable,\n",
            "    input  logic in_bit,\n",
            "    output logic detected,\n",
            "    output logic [2:0] state_out\n",
            ");\n",
            "\n",
            "    typedef enum logic [2:0] {\n",
            "        IDLE,\n",
            "        S1,\n",
            "        S11,\n",
            "        S110\n",
            "    } state_t;\n",
            "\n",
            "    state_t state, next_state;\n",
            "\n",
            "    // State register\n",
            "    always_ff @(posedge clk) begin\n",
            "        if (reset)\n",
            "            state <= IDLE;\n",
            "        else if (enable)\n",
            "            state <= next_state;\n",
            "    end\n",
            "\n",
            "    // Registered detection output\n",
            "    always_ff @(posedge clk) begin\n",
            "        if (reset)\n",
            "            detected <= 1'b0;\n",
            "        else\n",
            "            detected <= (state == S110 && in_bit && enable);\n",
            "    end\n",
            "\n",
            "    // State encoding output\n",
            "    always_comb begin\n",
            "        state_out = state;\n",
            "    end\n",
            "\n",
            "    // Next-state logic\n",
            "    always_comb begin\n",
            "        next_state = state;\n",
            "\n",
            "        if (enable) begin\n",
            "            case (state)\n",
            "                IDLE:  if (in_bit) next_state = S1;\n",
            "                S1:    if (in_bit) next_state = S11;\n",
            "                       else next_state = IDLE;\n",
            "                S11:   if (!in_bit) next_state = S110;\n",
            "                S110:  if (in_bit) next_state = S1;\n",
            "                       else next_state = IDLE;\n",
            "            endcase\n",
            "        end\n",
            "    end\n",
            "\n",
            "endmodule\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "with open(\"sequence_detector_ext.v\", \"w\") as f:\n",
        "    f.write(verilog_code)"
      ],
      "metadata": {
        "id": "sJLMLOiHBoIU"
      },
      "execution_count": 9,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "tb_code = \"\"\"\n",
        "`timescale 1ns/1ps\n",
        "module tb_sequence_detector_ext;\n",
        "\n",
        "    logic clk, reset, enable, in_bit;\n",
        "    logic detected;\n",
        "    logic [2:0] state_out;\n",
        "\n",
        "    sequence_detector_ext dut (\n",
        "        .clk(clk),\n",
        "        .reset(reset),\n",
        "        .enable(enable),\n",
        "        .in_bit(in_bit),\n",
        "        .detected(detected),\n",
        "        .state_out(state_out)\n",
        "    );\n",
        "\n",
        "    always #5 clk = ~clk;\n",
        "\n",
        "    initial begin\n",
        "        clk = 0;\n",
        "        reset = 1;\n",
        "        enable = 0;\n",
        "        in_bit = 0;\n",
        "        #12 reset = 0;\n",
        "\n",
        "        enable = 1;\n",
        "\n",
        "        // Apply sequence: 1101\n",
        "        #10 in_bit = 1;\n",
        "        #10 in_bit = 1;\n",
        "        #10 in_bit = 0;\n",
        "        #10 in_bit = 1;\n",
        "\n",
        "        #10;\n",
        "        if (!detected) begin\n",
        "            $display(\"FAIL: sequence not detected\");\n",
        "            $finish;\n",
        "        end\n",
        "\n",
        "        $display(\"All tests passed!\");\n",
        "        $finish;\n",
        "    end\n",
        "\n",
        "endmodule\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "eaNbfLUHBxYP"
      },
      "execution_count": 10,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "with open(\"tb_sequence_detector_ext.v\", \"w\") as f:\n",
        "    f.write(tb_code)"
      ],
      "metadata": {
        "id": "eAM8-HAZB1n1"
      },
      "execution_count": 11,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "!iverilog -g2012 -o simv sequence_detector_ext.v tb_sequence_detector_ext.v"
      ],
      "metadata": {
        "id": "blY52rUcB4It"
      },
      "execution_count": 12,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "!vvp simv"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "XDDNbXG1B7r4",
        "outputId": "6508e9d4-f337-40aa-f34d-52f1ade79d6a"
      },
      "execution_count": 13,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "All tests passed!\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "### Note on `state_out` Observability\n",
        "\n",
        "The `state_out` signal is exposed as an output to improve observability and\n",
        "debuggability of the FSM during verification. While the testbench primarily\n",
        "checks functional correctness of the detection logic, `state_out` allows\n",
        "inspection of internal FSM behavior without affecting functionality."
      ],
      "metadata": {
        "id": "76f_V7urCl34"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Prompt Engineering Decisions\n",
        "\n",
        "The prompt was explicitly modified to include an enable signal and a new\n",
        "detected sequence. These constraints forced the LLM to reason about FSM\n",
        "gating behavior and state observability. Adding the state_out output\n",
        "improved debuggability and confirmed correct state transitions during\n",
        "simulation."
      ],
      "metadata": {
        "id": "RVyhU3HtB_JO"
      }
    }
  ]
}