/*

Xilinx Vivado v2019.2 (64-bit) [Major: 2019, Minor: 2]
SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019

Process ID (PID): 1220104
License: Customer

Current time: 	Wed Dec 20 10:35:45 UTC 2023
Time zone: 	Coordinated Universal Time (Etc/UTC)

OS: Ubuntu
OS Version: 5.15.0-88-generic
OS Architecture: amd64
Available processors (cores): 48

Display: :4
Screen size: 1920x1200
Screen resolution (DPI): 114
Available screens: 1
Available disk space: 793 GB
Default font: family=Dialog,name=Dialog,style=plain,size=14

Java version: 	9.0.4 64-bit
Java home: 	/cad/xilinx/Vivado/2019.2/tps/lnx64/jre9.0.4
Java executable location: 	/cad/xilinx/Vivado/2019.2/tps/lnx64/jre9.0.4/bin/java
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	azafeer
User home directory: /home/azafeer
User working directory: /home/azafeer/Desktop/test/pulp-master/fpga/pulp
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: /cad/xilinx/Vivado
HDI_APPROOT: /cad/xilinx/Vivado/2019.2
RDI_DATADIR: /cad/xilinx/Vivado/2019.2/data
RDI_BINDIR: /cad/xilinx/Vivado/2019.2/bin

Vivado preferences file location: /home/azafeer/.Xilinx/Vivado/2019.2/vivado.xml
Vivado preferences directory: /home/azafeer/.Xilinx/Vivado/2019.2/
Vivado layouts directory: /home/azafeer/.Xilinx/Vivado/2019.2/layouts
PlanAhead jar file location: 	/cad/xilinx/Vivado/2019.2/lib/classes/planAhead.jar
Vivado log file location: 	/home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado.log
Vivado journal file location: 	/home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado.jou
Engine tmp dir: 	./.Xil/Vivado-1220104-compute

Xilinx Environment Variables
----------------------------
XILINX: /cad/xilinx/Vivado/2019.2/ids_lite/ISE
XILINXD_LICENSE_FILE: 2100@compute.eees.dei.unibo.it
XILINX_DSP: /cad/xilinx/Vivado/2019.2/ids_lite/ISE
XILINX_PLANAHEAD: /cad/xilinx/Vivado/2019.2
XILINX_SDK: /cad/xilinx/Vitis/2019.2
XILINX_SDX: /cad/xilinx/SDx/2019.2
XILINX_VITIS: /cad/xilinx/Vitis/2019.2
XILINX_VIVADO: /cad/xilinx/Vivado/2019.2
XILINX_VIVADO_HLS: /cad/xilinx/Vivado/2019.2


GUI allocated memory:	205 MB
GUI max memory:		3,072 MB
Engine allocated memory: 1,074 MB

Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// HMemoryUtils.trashcanNow. Engine heap size: 1,041 MB. GUI used memory: 50 MB. Current time: 12/20/23, 10:35:47 AM UTC
selectList(PAResourceQtoS.SyntheticaGettingStartedView_RECENT_PROJECTS, "/home/azafeer/Desktop/test/reg_sim/reg_sim.xpr", 0); // r (O, cr)
// [GUI Memory]: 52 MB (+52037kb) [00:00:55]
// [Engine Memory]: 1,051 MB (+950942kb) [00:00:55]
// bB (cr):  Open Project : addNotify
// Opening Vivado Project: /home/azafeer/Desktop/test/reg_sim/reg_sim.xpr. Version: Vivado v2019.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project /home/azafeer/Desktop/test/reg_sim/reg_sim.xpr 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,121 MB. GUI used memory: 51 MB. Current time: 12/20/23, 10:36:37 AM UTC
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 72 MB (+18194kb) [00:01:10]
// [Engine Memory]: 1,188 MB (+88618kb) [00:01:10]
// [GUI Memory]: 96 MB (+21366kb) [00:01:10]
// [GUI Memory]: 108 MB (+7478kb) [00:01:12]
// WARNING: HEventQueue.dispatchEvent() is taking  4137 ms.
// Tcl Message: open_project /home/azafeer/Desktop/test/reg_sim/reg_sim.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/Vivado/2019.2/data/ip'. 
// Project name: reg_sim; location: /home/azafeer/Desktop/test/reg_sim; part: xczu9eg-ffvb1156-2-e
// [Engine Memory]: 1,249 MB (+1316kb) [00:01:13]
// Tcl Message: open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 6777.855 ; gain = 184.895 ; free physical = 6051 ; free virtual = 83964 
// Elapsed time: 18 seconds
dismissDialog("Open Project"); // bB (cr)
// HMemoryUtils.trashcanNow. Engine heap size: 1,266 MB. GUI used memory: 58 MB. Current time: 12/20/23, 10:36:52 AM UTC
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// [Engine Memory]: 1,329 MB (+17700kb) [00:01:21]
// Tcl Message: update_compile_order -fileset sources_1 
// [GUI Memory]: 115 MB (+2043kb) [00:02:00]
// Elapsed time: 56 seconds
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 15); // u (O, cr)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 15); // u (O, cr)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design, Schematic]", 26, false); // u (O, cr)
// bB (cr):  Open Synthesized Design : addNotify
// Tcl Message: open_run synth_1 -name synth_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xczu9eg-ffvb1156-2-e 
// HMemoryUtils.trashcanNow. Engine heap size: 1,373 MB. GUI used memory: 59 MB. Current time: 12/20/23, 10:37:57 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 2,108 MB. GUI used memory: 58 MB. Current time: 12/20/23, 10:38:12 AM UTC
// [Engine Memory]: 2,108 MB (+748046kb) [00:02:39]
// TclEventType: READ_XDC_FILE_START
// HMemoryUtils.trashcanNow. Engine heap size: 2,147 MB. GUI used memory: 58 MB. Current time: 12/20/23, 10:38:42 AM UTC
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 2,148 MB. GUI used memory: 58 MB. Current time: 12/20/23, 10:38:47 AM UTC
// TclEventType: DESIGN_NEW
// Xgd.load filename: /cad/xilinx/Vivado/2019.2/data/parts/xilinx/zynquplus/devint/zynquplus/xczu9eg/xczu9eg.xgd; ZipEntry: xczu9eg_detail.xgd elapsed time: 1.1s
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 1.4s
// [GUI Memory]: 130 MB (+9819kb) [00:03:15]
// [Engine Memory]: 2,340 MB (+131942kb) [00:03:15]
// [GUI Memory]: 175 MB (+39614kb) [00:03:15]
// [GUI Memory]: 184 MB (+546kb) [00:03:16]
// Device: addNotify
// DeviceView Instantiated
// WARNING: HEventQueue.dispatchEvent() is taking  3069 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7634.426 ; gain = 0.000 ; free physical = 5478 ; free virtual = 83389 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2019.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] 
// Tcl Message: create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7673.336 ; gain = 15.000 ; free physical = 5378 ; free virtual = 83290 
// Tcl Message: Finished Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] 
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7673.336 ; gain = 0.000 ; free physical = 5378 ; free virtual = 83290 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 37 instances were transformed.   IBUF => IBUF (IBUFCTRL, INBUF): 37 instances  
// ExpRunCommands.openSynthResults elapsed time: 66.2s
// Device view-level: 0.0
// Tcl Message: open_run: Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 7847.863 ; gain = 915.934 ; free physical = 5103 ; free virtual = 83015 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 67 seconds
dismissDialog("Open Synthesized Design"); // bB (cr)
// HMemoryUtils.trashcanNow. Engine heap size: 2,439 MB. GUI used memory: 126 MB. Current time: 12/20/23, 10:39:12 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 2,649 MB. GUI used memory: 126 MB. Current time: 12/20/23, 10:39:32 AM UTC
// [Engine Memory]: 2,704 MB (+259519kb) [00:04:14]
// HMemoryUtils.trashcanNow. Engine heap size: 2,713 MB. GUI used memory: 126 MB. Current time: 12/20/23, 10:39:57 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,310 MB. GUI used memory: 126 MB. Current time: 12/20/23, 10:40:12 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,893 MB. GUI used memory: 126 MB. Current time: 12/20/23, 10:40:32 AM UTC
// RouteApi::initDelayMediator elapsed time: 104.7s
// RouteApi: Init Delay Mediator Swing Worker Finished
// [Engine Memory]: 3,893 MB (+1104538kb) [00:05:37]
// PAPropertyPanels.initPanels (ff_1 (ff_d_0)) elapsed time: 0.5s
// PAPropertyPanels.initPanels (clk_i_IBUF_BUFG) elapsed time: 0.4s
// Elapsed time: 216 seconds
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (f, cr)
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (f, cr)
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (f, cr)
selectButton(PAResourceQtoS.SchematicView_NEXT, "Schematic_nextview"); // E (f, cr)
selectButton(PAResourceQtoS.SchematicView_NEXT, "Schematic_nextview"); // E (f, cr)
selectButton(PAResourceQtoS.SchematicView_NEXT, "Schematic_nextview"); // E (f, cr)
selectButton(PAResourceQtoS.SchematicView_NEXT, "Schematic_nextview"); // E (f, cr)
collapseTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[fifo_reg, ff_1 (ff_d_0)]", 4); // bD (O, cr)
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[fifo_reg]", 0, true, false, false, false, true, false); // bD (O, cr) - Popup Trigger - Node
selectMenu(PAResourceItoN.NetlistTreeView_FLOORPLANNING, "Floorplanning"); // af (ao, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_SCHEMATIC, "Schematic"); // ai (ao, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 3,913 MB. GUI used memory: 132 MB. Current time: 12/20/23, 10:42:42 AM UTC
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, cr)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL, "Run Post-Synthesis Functional Simulation"); // ai (ao, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL
// TclEventType: FILE_SET_CHANGE
// e (cr):  Run Simulation : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: Command: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'... INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim/tb_fifo_reg_func_synth.v" 
// TclEventType: LOAD_FEATURE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [SIM-utils-36] Netlist generated:/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim/tb_fifo_reg_func_synth.v INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File '/cad/xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_reg' in fileset 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim' 
// Tcl Message: xvlog --incr --relax -prj tb_fifo_reg_vlog.prj 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-2263] Analyzing Verilog file "/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim/tb_fifo_reg_func_synth.v" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module ff_d INFO: [VRFC 10-311] analyzing module ff_d_0 INFO: [VRFC 10-311] analyzing module ff_d_1 INFO: [VRFC 10-311] analyzing module ff_d_2 INFO: [VRFC 10-311] analyzing module fifo_reg INFO: [VRFC 10-311] analyzing module glbl 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim' 
// Tcl Message: xelab -wto 05271b77e15d41cd8c532b4cdbcab925 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_fifo_reg_func_synth xil_defaultlib.tb_fifo_reg xil_defaultlib.glbl -log elaborate.log 
// TclEventType: LAUNCH_SIM
// Tcl Message: Built simulation snapshot tb_fifo_reg_func_synth 
// TclEventType: LOAD_FEATURE
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_fifo_reg_func_synth -key {Post-Synthesis:sim_1:Functional:tb_fifo_reg} -tclbatch {tb_fifo_reg.tcl} -protoinst "protoinst_files/ground_port.protoinst" -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2019.2 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// WARNING: HEventQueue.dispatchEvent() is taking  1206 ms.
// Tcl Message: INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ground_port.protoinst 
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Elapsed time: 10 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Tcl Message: source tb_fifo_reg.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 3,981 MB. GUI used memory: 147 MB. Current time: 12/20/23, 10:43:07 AM UTC
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// [GUI Memory]: 198 MB (+4890kb) [00:07:32]
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: # run 1000ns 
// Tcl Message: $stop called at time : 58 ps : File "/home/azafeer/Desktop/test/FIFO/FIFO.srcs/sim_1/new/tb_fifo_reg.sv" Line 121 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_reg_func_synth' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 10194.770 ; gain = 816.172 ; free physical = 4115 ; free virtual = 81761 
// 'd' command handler elapsed time: 12 seconds
dismissDialog("Run Simulation"); // e (cr)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// Elapsed time: 79 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1", 0); // i (h, cr)
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "dut ; fifo_reg ; Verilog Module", 1, "dut", 0, true); // c (c, cr) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "dut ; fifo_reg ; Verilog Module", 1, "dut", 0, true); // c (c, cr) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Elapsed time: 14 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 51, 378); // n (o, cr)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "tb_fifo_reg ; tb_fifo_reg ; Verilog Module", 0, "tb_fifo_reg", 0, true); // c (c, cr) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "dut ; fifo_reg ; Verilog Module", 1, "dut", 0, true); // c (c, cr) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "ff_0 ; ff_d ; Verilog Module", 2, "ff_0", 0, false); // c (c, cr)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Elapsed time: 16 seconds
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "p_1_in[31:0] ; 11001100110011001100110011001100 ; Array", 8, "p_1_in[31:0]", 0, true); // c (c, cr) - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "[31] ; 1 ; Logic", 9, "[31]", 0, false); // c (c, cr)
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "[31] ; 1 ; Logic", 9, "[31]", 0, false); // c (c, cr)
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "[31] ; 1 ; Logic", 9, "[31]", 0, false, false, false, false, false, true); // c (c, cr) - Double Click
// TclEventType: SIMULATION_OPEN_SOURCE
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// Elapsed time: 174 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1", 0); // i (h, cr)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 3,992 MB. GUI used memory: 148 MB. Current time: 12/20/23, 10:48:14 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 3,992 MB. GUI used memory: 149 MB. Current time: 12/20/23, 10:48:14 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 3,993 MB. GUI used memory: 139 MB. Current time: 12/20/23, 10:48:15 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 3,993 MB. GUI used memory: 141 MB. Current time: 12/20/23, 10:48:15 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 3,993 MB. GUI used memory: 139 MB. Current time: 12/20/23, 10:48:15 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 3,993 MB. GUI used memory: 141 MB. Current time: 12/20/23, 10:48:15 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 3,993 MB. GUI used memory: 141 MB. Current time: 12/20/23, 10:48:16 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 3,993 MB. GUI used memory: 139 MB. Current time: 12/20/23, 10:48:16 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 19 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 116, 399); // n (o, cr)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 3,993 MB. GUI used memory: 149 MB. Current time: 12/20/23, 10:48:32 AM UTC
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 141, 397); // n (o, cr)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "p_1_in[31:0] ; 11001100110011001100110011001100 ; Array", 8, "p_1_in[31:0]", 0, true); // c (c, cr) - Node
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "AR[0:0] ; 1 ; Array", 0, "AR[0:0]", 0, true); // c (c, cr) - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "[0] ; 1 ; Logic", 1, "[0]", 0, false); // c (c, cr)
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "AR[0:0] ; 1 ; Array", 0, "AR[0:0]", 0, true); // c (c, cr) - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "AR[0:0] ; 1 ; Array", 0, "AR[0:0]", 0, true, false, false, false, true, false); // c (c, cr) - Popup Trigger - Node
selectMenuItem((HResource) null, "Add to Wave Window"); // ai (ao, Popup.HeavyWeightWindow)
// Tcl Command: 'current_wave_config {Untitled 1}'
// Tcl Message: current_wave_config {Untitled 1} 
// Tcl Message: Untitled 1 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// Tcl Message: add_wave {{/tb_fifo_reg/dut/ff_0/AR}}  
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "p_1_in[31:0] ; 11001100110011001100110011001100 ; Array", 8, "p_1_in[31:0]", 0, true); // c (c, cr) - Node
// HMemoryUtils.trashcanNow. Engine heap size: 4,010 MB. GUI used memory: 139 MB. Current time: 12/20/23, 10:48:53 AM UTC
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "q[31:0] ; XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX ; Array", 9, "q[31:0]", 0, true); // c (c, cr) - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "q[31:0] ; XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX ; Array", 9, "q[31:0]", 0, true); // c (c, cr) - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "q[31:0] ; XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX ; Array", 9, "q[31:0]", 0, true); // c (c, cr) - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "q[31:0] ; XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX ; Array", 9, "q[31:0]", 0, true); // c (c, cr) - Node
// HMemoryUtils.trashcanNow. Engine heap size: 4,051 MB. GUI used memory: 139 MB. Current time: 12/20/23, 10:49:12 AM UTC
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design, Schematic]", 26, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1720 ms.
// Tcl Command: 'rdi::info_commands {report*}'
// Tcl Command: 'rdi::info_commands {report_*}'
// Tcl Command: 'rdi::info_commands {report_clock*}'
// Elapsed time: 63 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "report_clock", true); // aF (ac, cr)
applyEnter(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "report_clocks"); // aF (ac, cr)
// Tcl Command: 'report_clocks'
// Tcl Command: 'report_clocks'
// Tcl Message: report_clocks 
// bB (cr):  Tcl Command Line : addNotify
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. 
// [Engine Memory]: 4,097 MB (+10037kb) [00:14:49]
dismissDialog("Tcl Command Line"); // bB (cr)
// HMemoryUtils.trashcanNow. Engine heap size: 4,097 MB. GUI used memory: 141 MB. Current time: 12/20/23, 10:50:28 AM UTC
// Elapsed time: 87 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // aF (ac, cr)
// Elapsed time: 106 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 3); // B (F, cr)
// PAPropertyPanels.initPanels (clock_const.xdc) elapsed time: 0.2s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, clock_const.xdc]", 5, false); // B (F, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, clock_const.xdc]", 5, false, false, false, false, false, true); // B (F, cr) - Double Click
selectCodeEditor("clock_const.xdc", 381, 10); // ch (w, cr)
typeControlKey((HResource) null, "clock_const.xdc", 'v'); // ch (w, cr)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 14, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bB (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: DESIGN_STALE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cr): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bB (cr):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (cr)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 24 
// Tcl Message: [Wed Dec 20 10:53:54 2023] Launched synth_1... Run output will be captured here: /home/azafeer/Desktop/test/reg_sim/reg_sim.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bB (cr)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// aj (cr): Synthesis Completed: addNotify
// Elapsed time: 321 seconds
selectRadioButton(PAResourceCommand.PACommandNames_GOTO_NETLIST_DESIGN, "Open Synthesized Design"); // a (Q, aj)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aj)
// Run Command: PAResourceCommand.PACommandNames_GOTO_NETLIST_DESIGN
// bB (cr):  Reloading design : addNotify
// TclEventType: DESIGN_CLOSE
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 141, 397); // n (o, cr)Waveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 141, 397); // n (o, cr)Waveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 141, 415); // n (o, cr)Waveform: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 4,111 MB. GUI used memory: 136 MB. Current time: 12/20/23, 10:59:19 AM UTC
// Engine heap size: 4,111 MB. GUI used memory: 137 MB. Current time: 12/20/23, 10:59:20 AM UTC
// WARNING: HEventQueue.dispatchEvent() is taking  2977 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: DESIGN_CLOSE
// Tcl Message: open_run synth_1 -name synth_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xczu9eg-ffvb1156-2-e 
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 4,041 MB. GUI used memory: 75 MB. Current time: 12/20/23, 10:59:28 AM UTC
// Xgd.load filename: /cad/xilinx/Vivado/2019.2/data/parts/xilinx/zynquplus/devint/zynquplus/xczu9eg/xczu9eg.xgd; ZipEntry: xczu9eg_detail.xgd elapsed time: 1s
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 1.5s
// Device: addNotify
// DeviceView Instantiated
// WARNING: HEventQueue.dispatchEvent() is taking  2421 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10194.770 ; gain = 0.000 ; free physical = 4489 ; free virtual = 81940 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2019.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] 
// Tcl Message: create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10194.770 ; gain = 0.000 ; free physical = 4436 ; free virtual = 81886 
// Tcl Message: Finished Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] 
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10194.770 ; gain = 0.000 ; free physical = 4436 ; free virtual = 81886 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 37 instances were transformed.   IBUF => IBUF (IBUFCTRL, INBUF): 37 instances  
// TclEventType: CURR_DESIGN_SET
// Device view-level: 0.0
// Tcl Message: open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 10194.770 ; gain = 0.000 ; free physical = 4251 ; free virtual = 81700 
// S (cr): Critical Messages: addNotify
// Elapsed time: 12 seconds
dismissDialog("Reloading design"); // bB (cr)
// RouteApi::initDelayMediator elapsed time: 4s
// RouteApi: Init Delay Mediator Swing Worker Finished
// Elapsed time: 68 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (S)
dismissDialog("Critical Messages"); // S (cr)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design, Schematic]", 27, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// PAPropertyPanels.initPanels (ff_1 (ff_d_0)) elapsed time: 0.2s
// PAPropertyPanels.initPanels (q_reg[31]_0) elapsed time: 0.2s
// Elapsed time: 66 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, cr)
// [GUI Memory]: 210 MB (+2508kb) [00:26:16]
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 141, 397); // n (o, cr)Waveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 141, 397); // n (o, cr)Waveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 141, 397); // n (o, cr)Waveform: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1363 ms.
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL, "Run Post-Synthesis Functional Simulation"); // ai (ao, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "Yes"); // JButton (A, G)
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_CLOSE_WCFG
// bB (cr):  Close : addNotify
selectButton("OptionPane.button", "Discard"); // JButton (A, G)
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// e (cr):  Run Simulation : addNotify
// TclEventType: FILE_SET_CHANGE
dismissDialog("Close"); // bB (cr)
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: Command: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'... INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim/tb_fifo_reg_func_synth.v" 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [SIM-utils-36] Netlist generated:/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim/tb_fifo_reg_func_synth.v INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File '/cad/xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_reg' in fileset 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim' 
// Tcl Message: xvlog --incr --relax -prj tb_fifo_reg_vlog.prj 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-2263] Analyzing Verilog file "/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim/tb_fifo_reg_func_synth.v" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module ff_d INFO: [VRFC 10-311] analyzing module ff_d_0 INFO: [VRFC 10-311] analyzing module ff_d_1 INFO: [VRFC 10-311] analyzing module ff_d_2 INFO: [VRFC 10-311] analyzing module fifo_reg INFO: [VRFC 10-311] analyzing module glbl 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim' 
// Tcl Message: xelab -wto 05271b77e15d41cd8c532b4cdbcab925 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_fifo_reg_func_synth xil_defaultlib.tb_fifo_reg xil_defaultlib.glbl -log elaborate.log 
// TclEventType: LAUNCH_SIM
// Tcl Message: Built simulation snapshot tb_fifo_reg_func_synth 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_fifo_reg_func_synth -key {Post-Synthesis:sim_1:Functional:tb_fifo_reg} -tclbatch {tb_fifo_reg.tcl} -protoinst "protoinst_files/ground_port.protoinst" -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2019.2 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// WARNING: HEventQueue.dispatchEvent() is taking  1092 ms.
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ground_port.protoinst 
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Elapsed time: 10 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 4,187 MB. GUI used memory: 149 MB. Current time: 12/20/23, 11:02:11 AM UTC
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Tcl Message: source tb_fifo_reg.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } 
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: # run 1000ns 
// Tcl Message: $stop called at time : 58 ps : File "/home/azafeer/Desktop/test/FIFO/FIFO.srcs/sim_1/new/tb_fifo_reg.sv" Line 121 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_reg_func_synth' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 10194.770 ; gain = 0.000 ; free physical = 4202 ; free virtual = 81660 
// 'd' command handler elapsed time: 17 seconds
dismissDialog("Run Simulation"); // e (cr)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// Elapsed time: 61 seconds
selectCodeEditor("tb_fifo_reg.sv", 354, 53); // ch (w, cr)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 2", 2); // i (h, cr)
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 132, 335); // n (o, cr)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "dut ; fifo_reg ; Verilog Module", 1, "dut", 0, true); // c (c, cr) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "ff_0 ; ff_d ; Verilog Module", 2, "ff_0", 0, false); // c (c, cr)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "clk_i_IBUF_BUFG ; 0 ; Logic", 4, "clk_i_IBUF_BUFG", 0, false); // c (c, cr)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "\\q_reg[0]_0  ; X ; Logic", 10, "\\q_reg[0]_0 ", 0, false); // c (c, cr)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design, Schematic]", 26, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1761 ms.
// Schematic: addNotify
// PAPropertyPanels.initPanels (Q) elapsed time: 0.2s
// Elapsed time: 13 seconds
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (f, cr)
// Elapsed time: 27 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 9, true); // u (O, cr) - Node
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_TASK
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 132, 335); // n (o, cr)Waveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 132, 335); // n (o, cr)Waveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 132, 335); // n (o, cr)Waveform: addNotify
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "\\q_reg[0]_0  ; X ; Logic", 10, "\\q_reg[0]_0 ", 0, false); // c (c, cr)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "\\q_reg[9]_0  ; X ; Logic", 19, "\\q_reg[9]_0 ", 0, false, true, false, false, false, false); // c (c, cr) - Shift Key
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "\\q_reg[11]_0  ; X ; Logic", 12, "\\q_reg[11]_0 ", 0, false, false, false, false, true, false); // c (c, cr) - Popup Trigger
selectMenuItem((HResource) null, "Add to Wave Window"); // ai (ao, Popup.HeavyWeightWindow)
// Tcl Command: 'current_wave_config {Untitled 2}'
// Tcl Message: current_wave_config {Untitled 2} 
// Tcl Message: Untitled 2 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, \\q_reg[0]_0 ]", 9, false, true, false, false, false, false); // a (r, cr) - Shift Key
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 4,186 MB. GUI used memory: 152 MB. Current time: 12/20/23, 11:04:27 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, \\q_reg[9]_0 ]", 19, false, true, false, false, false, false); // a (r, cr) - Shift Key
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,181 MB. GUI used memory: 152 MB. Current time: 12/20/23, 11:04:30 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, \\q_reg[11]_0 ]", 11, false, false, false, false, true, false); // a (r, cr) - Popup Trigger
selectMenu("Name"); // af (ao, cr)
selectMenu("Signal Color"); // af (ao, cr)
selectMenuItem((HResource) null, "New Group"); // ai (ao, cr)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_RENAME_COMMAND
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RESTART, "simulation_live_restart"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RESTART
// bB (cr):  Restart : addNotify
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// Tcl Message: restart 
// Tcl Message: INFO: [Simtcl 6-17] Simulation restarted 
dismissDialog("Restart"); // bB (cr)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL, "simulation_live_run_all"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 4,467 MB. GUI used memory: -114 MB. Current time: 12/20/23, 11:04:47 AM UTC
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// [Engine Memory]: 4,467 MB (+173348kb) [00:29:11]
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run all 
// Tcl Message: $stop called at time : 58 ps : File "/home/azafeer/Desktop/test/FIFO/FIFO.srcs/sim_1/new/tb_fifo_reg.sv" Line 121 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 2*", 2); // i (h, cr)
expandTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, clear_CE]", 9); // a (r, cr)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,467 MB. GUI used memory: 194 MB. Current time: 12/20/23, 11:04:52 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,313 MB. GUI used memory: 152 MB. Current time: 12/20/23, 11:04:53 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,313 MB. GUI used memory: 154 MB. Current time: 12/20/23, 11:04:53 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,310 MB. GUI used memory: 152 MB. Current time: 12/20/23, 11:04:53 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,310 MB. GUI used memory: 152 MB. Current time: 12/20/23, 11:04:54 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,310 MB. GUI used memory: 153 MB. Current time: 12/20/23, 11:04:55 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,310 MB. GUI used memory: 152 MB. Current time: 12/20/23, 11:04:56 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 180, 472); // n (o, cr)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fifo_reg (registers.sv)]", 1, true); // B (F, cr) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fifo_reg (registers.sv)]", 1, true, false, false, false, false, true); // B (F, cr) - Double Click - Node
// Elapsed time: 78 seconds
selectCodeEditor("registers.sv", 465, 477); // ch (w, cr)
// Elapsed time: 43 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 2*", 2); // i (h, cr)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,311 MB. GUI used memory: 190 MB. Current time: 12/20/23, 11:07:38 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,311 MB. GUI used memory: 153 MB. Current time: 12/20/23, 11:07:39 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 21 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 32, 304); // n (o, cr)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,311 MB. GUI used memory: 152 MB. Current time: 12/20/23, 11:07:46 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,311 MB. GUI used memory: 152 MB. Current time: 12/20/23, 11:07:47 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,311 MB. GUI used memory: 152 MB. Current time: 12/20/23, 11:07:47 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,311 MB. GUI used memory: 152 MB. Current time: 12/20/23, 11:07:49 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,311 MB. GUI used memory: 152 MB. Current time: 12/20/23, 11:07:51 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,311 MB. GUI used memory: 152 MB. Current time: 12/20/23, 11:07:52 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,311 MB. GUI used memory: 152 MB. Current time: 12/20/23, 11:07:52 AM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 10 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 471, 702); // n (o, cr)
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 522, 698); // n (o, cr)
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 526, 592); // n (o, cr)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 384, 545); // n (o, cr)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 451, 621); // n (o, cr)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 4,311 MB. GUI used memory: 152 MB. Current time: 12/20/23, 11:07:58 AM UTC
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registers.sv", 3); // i (h, cr)
selectCodeEditor("registers.sv", 83, 352); // ch (w, cr)
selectCodeEditor("registers.sv", 158, 351); // ch (w, cr)
// Tcl Command: 'rdi::info_commands {get*}'
// Tcl Command: 'rdi::info_commands {get_*}'
// Tcl Command: 'rdi::info_commands {get_por*}'
// Tcl Command: 'rdi::info_commands {get_ports*}'
// Elapsed time: 37 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "get_ports", true); // aF (ac, cr)
// Tcl Command: 'get_ports'
// Tcl Command: 'get_ports'
// Tcl Message: get_ports 
// Tcl Message: clear_i clk_i data_i[0] data_i[10] data_i[11] data_i[12] data_i[13] data_i[14] data_i[15] data_i[16] data_i[17] data_i[18] data_i[19] data_i[1] data_i[20] data_i[21] data_i[22] data_i[23] data_i[24] data_i[25] data_i[26] data_i[27] data_i[28] data_i[29] data_i[2] data_i[30] data_i[31] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] data_i[8] data_i[9] data_o[0] data_o[10] data_o[11] data_o[12] data_o[13] data_o[14] data_o[15] data_o[16] data_o[17] data_o[18] data_o[19] data_o[1] data_o[20] data_o[21] data_o[22] data_o[23] data_o[24] data_o[25] data_o[26] data_o[27] data_o[28] data_o[29] data_o[2] data_o[30] data_o[31] data_o[3] data_o[4] data_o[5] data_o[6] data_o[7] data_o[8] data_o[9] ready_i ready_o rst_ni valid_i valid_o 
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tb_fifo_reg.sv", 0); // i (h, cr)
selectCodeEditor("tb_fifo_reg.sv", 2, 43); // ch (w, cr)
// Elapsed time: 16 seconds
typeControlKey((HResource) null, "tb_fifo_reg.sv", 'v'); // ch (w, cr)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, cr)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ai (ao, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: FILE_SET_CHANGE
// e (cr):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: xvlog --incr --relax -prj tb_fifo_reg_vlog.prj 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/sources_1/new/registers.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module ff_d INFO: [VRFC 10-311] analyzing module fifo_reg INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/azafeer/Desktop/test/FIFO/FIFO.srcs/sim_1/new/tb_fifo_reg.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tb_fifo_reg 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/behav/xsim' 
// Tcl Message: xelab -wto 05271b77e15d41cd8c532b4cdbcab925 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_reg_behav xil_defaultlib.tb_fifo_reg xil_defaultlib.glbl -log elaborate.log 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds 
// Tcl Message: INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_fifo_reg_behav -key {Behavioral:sim_1:Functional:tb_fifo_reg} -tclbatch {tb_fifo_reg.tcl} -protoinst "protoinst_files/ground_port.protoinst" -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2019.2 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ground_port.protoinst 
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 4,380 MB. GUI used memory: 159 MB. Current time: 12/20/23, 11:09:44 AM UTC
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source tb_fifo_reg.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: $stop called at time : 58 ps : File "/home/azafeer/Desktop/test/FIFO/FIFO.srcs/sim_1/new/tb_fifo_reg.sv" Line 121 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_reg_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 10194.770 ; gain = 0.000 ; free physical = 4087 ; free virtual = 81558 
// 'd' command handler elapsed time: 13 seconds
// Elapsed time: 14 seconds
dismissDialog("Run Simulation"); // e (cr)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 3", 3); // i (h, cr)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 14, false); // u (O, cr)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 4); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bB (cr):  Resetting Runs : addNotify
selectButton("OptionPane.button", "OK"); // JButton (A, G)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: DESIGN_STALE
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// [GUI Memory]: 221 MB (+371kb) [00:34:16]
// f (cr): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bB (cr):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (cr)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 24 
// Tcl Message: [Wed Dec 20 11:09:53 2023] Launched synth_1... Run output will be captured here: /home/azafeer/Desktop/test/reg_sim/reg_sim.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // bB (cr)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// aj (cr): Synthesis Completed: addNotify
// Elapsed time: 461 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aj)
// Run Command: PAResourceCommand.PACommandNames_GOTO_NETLIST_DESIGN
// bB (cr):  Reloading design : addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1099 ms.
// TclEventType: DESIGN_CLOSE
// Waveform: addNotify
// Waveform: addNotify
// Waveform: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 4,367 MB. GUI used memory: 150 MB. Current time: 12/20/23, 11:17:39 AM UTC
// Engine heap size: 4,367 MB. GUI used memory: 150 MB. Current time: 12/20/23, 11:17:39 AM UTC
// WARNING: HEventQueue.dispatchEvent() is taking  2645 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: DESIGN_CLOSE
// Tcl Message: open_run synth_1 -name synth_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xczu9eg-ffvb1156-2-e 
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 4,160 MB. GUI used memory: 90 MB. Current time: 12/20/23, 11:17:47 AM UTC
// Xgd.load filename: /cad/xilinx/Vivado/2019.2/data/parts/xilinx/zynquplus/devint/zynquplus/xczu9eg/xczu9eg.xgd; ZipEntry: xczu9eg_detail.xgd elapsed time: 1.1s
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 1.5s
// Device: addNotify
// DeviceView Instantiated
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:17:51 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException: 4 (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
// WARNING: HEventQueue.dispatchEvent() is taking  2417 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10194.770 ; gain = 0.000 ; free physical = 5750 ; free virtual = 81835 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2019.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] 
// Tcl Message: create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10194.770 ; gain = 0.000 ; free physical = 5710 ; free virtual = 81796 
// Tcl Message: Finished Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] 
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10194.770 ; gain = 0.000 ; free physical = 5710 ; free virtual = 81796 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 37 instances were transformed.   IBUF => IBUF (IBUFCTRL, INBUF): 37 instances  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:17:51 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException: 4 (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:17:51 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException: 4 (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:17:51 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException: 4 (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:17:51 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException: 4 (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:17:51 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException: 4 (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:17:51 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException: 4 (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:17:51 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:17:51 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:17:51 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:17:51 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
// Tcl Message: ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 4 (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug) 
// Tcl Message: open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 10194.770 ; gain = 0.000 ; free physical = 5676 ; free virtual = 81762 
// Tcl Message: ERROR: [Common 17-39] 'open_run' failed due to earlier errors. 
// Tcl Message: ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug) 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'open_run' failed due to earlier errors.  
// S (cr): Critical Messages: addNotify
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:17:51 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:17:51 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:17:51 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:17:54 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
// RouteApi::initDelayMediator elapsed time: 4.1s
// RouteApi: Init Delay Mediator Swing Worker Finished
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:17:57 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
// Elapsed time: 17 seconds
selectButton(RDIResource.HExceptionDialog_COPY, "Copy"); // a (ah, ad)
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:00 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:03 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:06 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:09 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:12 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:15 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:18 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:21 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:24 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:25 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:27 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
// Elapsed time: 30 seconds
selectButton(RDIResource.HExceptionDialog_COPY, "Copy"); // a (ah, ad)
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:30 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:33 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:36 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:39 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:42 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:45 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:48 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:51 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:54 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:54 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:18:57 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:00 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:03 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:06 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:09 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:12 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:15 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
// Elapsed time: 47 seconds
selectButton(RDIResource.HExceptionDialog_EXIT, "Exit"); // a (ah, ad)
// A (cr): Exit Vivado: addNotify
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:15 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:16 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:16 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:16 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:16 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
dismissDialog("Exit Vivado"); // A (cr)
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:16 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:17 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (S)
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:17 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:17 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:17 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
dismissDialog("Critical Messages"); // S (cr)
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:17 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:18 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:18 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:21 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:21 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:21 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:22 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:22 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:24 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:27 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Wed Dec 20 11:19:30 UTC 2023
# Process ID (PID): 1220104
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid1220104.debug)
*/
