// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "01/21/2021 19:13:47"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module custom_xbee_test (
	serial,
	inp_clk,
	c_clk,
	out_s2,
	out_s3,
	LED);
output 	serial;
input 	inp_clk;
input 	c_clk;
output 	out_s2;
output 	out_s3;
output 	LED;

// Design Ports Information
// serial	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_s2	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_s3	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_clk	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_clk	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \inp_clk~input_o ;
wire \inst3|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \inst2|counter[0]~9_combout ;
wire \c_clk~input_o ;
wire \inst2|c_counter[0]~9_combout ;
wire \inst2|Equal1~0_combout ;
wire \inst2|counter[7]~25 ;
wire \inst2|counter[8]~26_combout ;
wire \inst2|Selector7~0_combout ;
wire \inst2|r_state.BLUE_READ~q ;
wire \inst2|c_counter[1]~12 ;
wire \inst2|c_counter[2]~13_combout ;
wire \inst2|c_counter[2]~14 ;
wire \inst2|c_counter[3]~15_combout ;
wire \inst2|c_counter[3]~16 ;
wire \inst2|c_counter[4]~17_combout ;
wire \inst2|c_counter[4]~18 ;
wire \inst2|c_counter[5]~19_combout ;
wire \inst2|c_counter[5]~20 ;
wire \inst2|c_counter[6]~21_combout ;
wire \inst2|c_counter[6]~22 ;
wire \inst2|c_counter[7]~23_combout ;
wire \inst2|c_counter[7]~24 ;
wire \inst2|c_counter[8]~25_combout ;
wire \inst2|always0~1_combout ;
wire \inst2|always0~0_combout ;
wire \inst2|always0~2_combout ;
wire \inst2|r_state~12_combout ;
wire \inst2|r_state.IDLE~q ;
wire \inst2|always0~3_combout ;
wire \inst2|Equal0~0_combout ;
wire \inst2|LessThan1~0_combout ;
wire \inst2|Selector2~0_combout ;
wire \inst2|Selector2~1_combout ;
wire \inst2|r_state.RED_START~q ;
wire \inst2|Selector3~0_combout ;
wire \inst2|r_state.RED_READ~q ;
wire \inst2|Selector4~0_combout ;
wire \inst2|Selector4~1_combout ;
wire \inst2|r_state.GREEN_START~q ;
wire \inst2|Selector5~0_combout ;
wire \inst2|r_state.GREEN_READ~q ;
wire \inst2|WideOr0~combout ;
wire \inst2|counter[1]~23_combout ;
wire \inst2|Equal1~1_combout ;
wire \inst2|Equal1~2_combout ;
wire \inst2|c_counter[0]~10 ;
wire \inst2|c_counter[1]~11_combout ;
wire \inst2|Equal0~1_combout ;
wire \inst2|Selector6~0_combout ;
wire \inst2|Selector6~1_combout ;
wire \inst2|r_state.BLUE_START~q ;
wire \inst2|WideOr7~combout ;
wire \inst2|counter[0]~10 ;
wire \inst2|counter[1]~11_combout ;
wire \inst2|counter[1]~12 ;
wire \inst2|counter[2]~13_combout ;
wire \inst2|counter[2]~14 ;
wire \inst2|counter[3]~15_combout ;
wire \inst2|counter[3]~16 ;
wire \inst2|counter[4]~17_combout ;
wire \inst2|counter[4]~18 ;
wire \inst2|counter[5]~19_combout ;
wire \inst2|counter[5]~20 ;
wire \inst2|counter[6]~21_combout ;
wire \inst2|counter[6]~22 ;
wire \inst2|counter[7]~24_combout ;
wire \inst2|LessThan0~0_combout ;
wire \inst2|LessThan0~1_combout ;
wire \inst2|Selector18~0_combout ;
wire \inst2|Selector18~1_combout ;
wire \inst2|Selector17~0_combout ;
wire \inst2|Selector17~1_combout ;
wire \inst2|Selector17~2_combout ;
wire \inst|Selector21~0_combout ;
wire \inst|Add0~0_combout ;
wire \inst|Add0~8_combout ;
wire \inst|Add0~1 ;
wire \inst|Add0~2_combout ;
wire \inst|Add0~9_combout ;
wire \inst|Add0~3 ;
wire \inst|Add0~4_combout ;
wire \inst|Add0~10_combout ;
wire \inst|Add0~5 ;
wire \inst|Add0~6_combout ;
wire \inst|r_clock_count[3]~2_combout ;
wire \inst|LessThan2~0_combout ;
wire \inst|Add0~7 ;
wire \inst|Add0~11_combout ;
wire \inst|r_clock_count[4]~4_combout ;
wire \inst|Add0~12 ;
wire \inst|Add0~13_combout ;
wire \inst|r_clock_count[5]~5_combout ;
wire \inst|Add0~14 ;
wire \inst|Add0~16 ;
wire \inst|Add0~17_combout ;
wire \inst|r_clock_count[7]~7_combout ;
wire \inst|Add0~18 ;
wire \inst|Add0~19_combout ;
wire \inst|r_clock_count[8]~3_combout ;
wire \inst|Selector14~2_combout ;
wire \inst|next[0]~0_combout ;
wire \inst|Selector20~0_combout ;
wire \inst|Add2~0_combout ;
wire \inst|Selector18~0_combout ;
wire \inst|LessThan0~0_combout ;
wire \inst|Selector13~0_combout ;
wire \inst|Selector9~0_combout ;
wire \inst|Selector10~0_combout ;
wire \inst|Selector10~1_combout ;
wire \inst|r_bit_index~0_combout ;
wire \inst|Selector11~0_combout ;
wire \inst|r_state.TX_STOP_BIT~1_combout ;
wire \inst|Selector9~1_combout ;
wire \inst|Selector16~0_combout ;
wire \inst|Selector16~1_combout ;
wire \inst|r_state.TX_DATA_BITS~q ;
wire \inst|Selector13~1_combout ;
wire \inst|r_TX_DONE~q ;
wire \inst4|r_color[1]~feeder_combout ;
wire \inst4|r_state~7_combout ;
wire \inst4|r_state~8_combout ;
wire \inst4|r_state.CHANGEC~q ;
wire \inst4|Selector0~0_combout ;
wire \inst4|detect~q ;
wire \inst|Selector14~4_combout ;
wire \inst|r_state.IDLE~q ;
wire \inst|Selector14~3_combout ;
wire \inst|Selector15~0_combout ;
wire \inst|r_state.TX_START_BIT~q ;
wire \inst|r_clock_count[3]~0_combout ;
wire \inst|r_clock_count[8]~1_combout ;
wire \inst|Add0~15_combout ;
wire \inst|r_clock_count[6]~6_combout ;
wire \inst|LessThan2~1_combout ;
wire \inst|LessThan2~2_combout ;
wire \inst|r_state.TX_STOP_BIT~0_combout ;
wire \inst|r_state.TX_STOP_BIT~2_combout ;
wire \inst|r_state.TX_STOP_BIT~q ;
wire \inst|Selector19~0_combout ;
wire \inst|r_data_bits~16_combout ;
wire \inst|r_data_bits~17_combout ;
wire \inst|r_data_bits~15_combout ;
wire \inst|Selector12~1_combout ;
wire \inst|r_data_bits~18_combout ;
wire \inst|Selector12~2_combout ;
wire \inst|r_data_bits~1_combout ;
wire \inst|r_data_bits~2_combout ;
wire \inst|r_data_bits~3_combout ;
wire \inst|r_data_bits~4_combout ;
wire \inst|r_data_bits~5_combout ;
wire \inst|r_data_bits~6_combout ;
wire \inst|r_data_bits~7_combout ;
wire \inst|r_data_bits~8_combout ;
wire \inst|r_data_bits~9_combout ;
wire \inst|r_data_bits~10_combout ;
wire \inst|r_data_bits~11_combout ;
wire \inst|r_data_bits[0]~0_combout ;
wire \inst|r_data_bits~12_combout ;
wire \inst|Mux0~0_combout ;
wire \inst|r_data_bits~13_combout ;
wire \inst|r_data_bits~14_combout ;
wire \inst|Mux0~1_combout ;
wire \inst|Selector12~0_combout ;
wire \inst|Selector12~3_combout ;
wire \inst|r_TX_SERIAL~q ;
wire \inst2|Selector0~0_combout ;
wire \inst2|s2~q ;
wire \inst2|Selector1~0_combout ;
wire \inst2|s3~q ;
wire \inst2|always1~2_combout ;
wire \inst2|always1~0_combout ;
wire \inst2|always1~1_combout ;
wire \inst2|always1~3_combout ;
wire \inst2|LED~q ;
wire [2:0] \inst4|r_color ;
wire [1:0] \inst2|out_color ;
wire [3:0] \inst|next ;
wire [8:0] \inst|r_clock_count ;
wire [8:0] \inst2|counter ;
wire [8:0] \inst2|c_counter ;
wire [2:0] \inst|r_bit_index ;
wire [4:0] \inst3|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \inst|r_data_bits ;

wire [4:0] \inst3|altpll_component|auto_generated|pll1_CLK_bus ;

assign \inst3|altpll_component|auto_generated|wire_pll1_clk [0] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst3|altpll_component|auto_generated|wire_pll1_clk [1] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst3|altpll_component|auto_generated|wire_pll1_clk [2] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst3|altpll_component|auto_generated|wire_pll1_clk [3] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst3|altpll_component|auto_generated|wire_pll1_clk [4] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \serial~output (
	.i(!\inst|r_TX_SERIAL~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial),
	.obar());
// synopsys translate_off
defparam \serial~output .bus_hold = "false";
defparam \serial~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \out_s2~output (
	.i(!\inst2|s2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_s2),
	.obar());
// synopsys translate_off
defparam \out_s2~output .bus_hold = "false";
defparam \out_s2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \out_s3~output (
	.i(\inst2|s3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_s3),
	.obar());
// synopsys translate_off
defparam \out_s3~output .bus_hold = "false";
defparam \out_s3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \LED~output (
	.i(\inst2|LED~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED),
	.obar());
// synopsys translate_off
defparam \LED~output .bus_hold = "false";
defparam \LED~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \inp_clk~input (
	.i(inp_clk),
	.ibar(gnd),
	.o(\inp_clk~input_o ));
// synopsys translate_off
defparam \inp_clk~input .bus_hold = "false";
defparam \inp_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \inst3|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst3|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\inp_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst3|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst3|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst3|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst3|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst3|altpll_component|auto_generated|pll1 .c0_high = 6;
defparam \inst3|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \inst3|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst3|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_high = 10;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_low = 10;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \inst3|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst3|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst3|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst3|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_divide_by = 5;
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_multiply_by = 3;
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst3|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst3|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst3|altpll_component|auto_generated|pll1 .m = 12;
defparam \inst3|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst3|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst3|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst3|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst3|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst3|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst3|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst3|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst3|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N10
cycloneive_lcell_comb \inst2|counter[0]~9 (
// Equation(s):
// \inst2|counter[0]~9_combout  = \inst2|counter [0] $ (VCC)
// \inst2|counter[0]~10  = CARRY(\inst2|counter [0])

	.dataa(gnd),
	.datab(\inst2|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|counter[0]~9_combout ),
	.cout(\inst2|counter[0]~10 ));
// synopsys translate_off
defparam \inst2|counter[0]~9 .lut_mask = 16'h33CC;
defparam \inst2|counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \c_clk~input (
	.i(c_clk),
	.ibar(gnd),
	.o(\c_clk~input_o ));
// synopsys translate_off
defparam \c_clk~input .bus_hold = "false";
defparam \c_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N14
cycloneive_lcell_comb \inst2|c_counter[0]~9 (
// Equation(s):
// \inst2|c_counter[0]~9_combout  = \inst2|c_counter [0] $ (VCC)
// \inst2|c_counter[0]~10  = CARRY(\inst2|c_counter [0])

	.dataa(gnd),
	.datab(\inst2|c_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|c_counter[0]~9_combout ),
	.cout(\inst2|c_counter[0]~10 ));
// synopsys translate_off
defparam \inst2|c_counter[0]~9 .lut_mask = 16'h33CC;
defparam \inst2|c_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N8
cycloneive_lcell_comb \inst2|Equal1~0 (
// Equation(s):
// \inst2|Equal1~0_combout  = (!\inst2|counter [7] & (!\inst2|counter [4] & !\inst2|counter [6]))

	.dataa(\inst2|counter [7]),
	.datab(\inst2|counter [4]),
	.datac(gnd),
	.datad(\inst2|counter [6]),
	.cin(gnd),
	.combout(\inst2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~0 .lut_mask = 16'h0011;
defparam \inst2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N24
cycloneive_lcell_comb \inst2|counter[7]~24 (
// Equation(s):
// \inst2|counter[7]~24_combout  = (\inst2|counter [7] & (!\inst2|counter[6]~22 )) # (!\inst2|counter [7] & ((\inst2|counter[6]~22 ) # (GND)))
// \inst2|counter[7]~25  = CARRY((!\inst2|counter[6]~22 ) # (!\inst2|counter [7]))

	.dataa(\inst2|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|counter[6]~22 ),
	.combout(\inst2|counter[7]~24_combout ),
	.cout(\inst2|counter[7]~25 ));
// synopsys translate_off
defparam \inst2|counter[7]~24 .lut_mask = 16'h5A5F;
defparam \inst2|counter[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N26
cycloneive_lcell_comb \inst2|counter[8]~26 (
// Equation(s):
// \inst2|counter[8]~26_combout  = \inst2|counter [8] $ (!\inst2|counter[7]~25 )

	.dataa(gnd),
	.datab(\inst2|counter [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst2|counter[7]~25 ),
	.combout(\inst2|counter[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|counter[8]~26 .lut_mask = 16'hC3C3;
defparam \inst2|counter[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N6
cycloneive_lcell_comb \inst2|Selector7~0 (
// Equation(s):
// \inst2|Selector7~0_combout  = (\inst2|LessThan0~1_combout  & ((\inst2|r_state.BLUE_READ~q ) # ((\inst2|r_state.BLUE_START~q  & \inst2|Equal0~1_combout )))) # (!\inst2|LessThan0~1_combout  & (\inst2|r_state.BLUE_START~q  & ((\inst2|Equal0~1_combout ))))

	.dataa(\inst2|LessThan0~1_combout ),
	.datab(\inst2|r_state.BLUE_START~q ),
	.datac(\inst2|r_state.BLUE_READ~q ),
	.datad(\inst2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst2|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector7~0 .lut_mask = 16'hECA0;
defparam \inst2|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y2_N7
dffeas \inst2|r_state.BLUE_READ (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst2|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r_state.BLUE_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r_state.BLUE_READ .is_wysiwyg = "true";
defparam \inst2|r_state.BLUE_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N16
cycloneive_lcell_comb \inst2|c_counter[1]~11 (
// Equation(s):
// \inst2|c_counter[1]~11_combout  = (\inst2|c_counter [1] & (!\inst2|c_counter[0]~10 )) # (!\inst2|c_counter [1] & ((\inst2|c_counter[0]~10 ) # (GND)))
// \inst2|c_counter[1]~12  = CARRY((!\inst2|c_counter[0]~10 ) # (!\inst2|c_counter [1]))

	.dataa(gnd),
	.datab(\inst2|c_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|c_counter[0]~10 ),
	.combout(\inst2|c_counter[1]~11_combout ),
	.cout(\inst2|c_counter[1]~12 ));
// synopsys translate_off
defparam \inst2|c_counter[1]~11 .lut_mask = 16'h3C3F;
defparam \inst2|c_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N18
cycloneive_lcell_comb \inst2|c_counter[2]~13 (
// Equation(s):
// \inst2|c_counter[2]~13_combout  = (\inst2|c_counter [2] & (\inst2|c_counter[1]~12  $ (GND))) # (!\inst2|c_counter [2] & (!\inst2|c_counter[1]~12  & VCC))
// \inst2|c_counter[2]~14  = CARRY((\inst2|c_counter [2] & !\inst2|c_counter[1]~12 ))

	.dataa(\inst2|c_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|c_counter[1]~12 ),
	.combout(\inst2|c_counter[2]~13_combout ),
	.cout(\inst2|c_counter[2]~14 ));
// synopsys translate_off
defparam \inst2|c_counter[2]~13 .lut_mask = 16'hA50A;
defparam \inst2|c_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N19
dffeas \inst2|c_counter[2] (
	.clk(\c_clk~input_o ),
	.d(\inst2|c_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|Equal1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|c_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|c_counter[2] .is_wysiwyg = "true";
defparam \inst2|c_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N20
cycloneive_lcell_comb \inst2|c_counter[3]~15 (
// Equation(s):
// \inst2|c_counter[3]~15_combout  = (\inst2|c_counter [3] & (!\inst2|c_counter[2]~14 )) # (!\inst2|c_counter [3] & ((\inst2|c_counter[2]~14 ) # (GND)))
// \inst2|c_counter[3]~16  = CARRY((!\inst2|c_counter[2]~14 ) # (!\inst2|c_counter [3]))

	.dataa(gnd),
	.datab(\inst2|c_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|c_counter[2]~14 ),
	.combout(\inst2|c_counter[3]~15_combout ),
	.cout(\inst2|c_counter[3]~16 ));
// synopsys translate_off
defparam \inst2|c_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \inst2|c_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N21
dffeas \inst2|c_counter[3] (
	.clk(\c_clk~input_o ),
	.d(\inst2|c_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|Equal1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|c_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|c_counter[3] .is_wysiwyg = "true";
defparam \inst2|c_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N22
cycloneive_lcell_comb \inst2|c_counter[4]~17 (
// Equation(s):
// \inst2|c_counter[4]~17_combout  = (\inst2|c_counter [4] & (\inst2|c_counter[3]~16  $ (GND))) # (!\inst2|c_counter [4] & (!\inst2|c_counter[3]~16  & VCC))
// \inst2|c_counter[4]~18  = CARRY((\inst2|c_counter [4] & !\inst2|c_counter[3]~16 ))

	.dataa(\inst2|c_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|c_counter[3]~16 ),
	.combout(\inst2|c_counter[4]~17_combout ),
	.cout(\inst2|c_counter[4]~18 ));
// synopsys translate_off
defparam \inst2|c_counter[4]~17 .lut_mask = 16'hA50A;
defparam \inst2|c_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N23
dffeas \inst2|c_counter[4] (
	.clk(\c_clk~input_o ),
	.d(\inst2|c_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|Equal1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|c_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|c_counter[4] .is_wysiwyg = "true";
defparam \inst2|c_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N24
cycloneive_lcell_comb \inst2|c_counter[5]~19 (
// Equation(s):
// \inst2|c_counter[5]~19_combout  = (\inst2|c_counter [5] & (!\inst2|c_counter[4]~18 )) # (!\inst2|c_counter [5] & ((\inst2|c_counter[4]~18 ) # (GND)))
// \inst2|c_counter[5]~20  = CARRY((!\inst2|c_counter[4]~18 ) # (!\inst2|c_counter [5]))

	.dataa(gnd),
	.datab(\inst2|c_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|c_counter[4]~18 ),
	.combout(\inst2|c_counter[5]~19_combout ),
	.cout(\inst2|c_counter[5]~20 ));
// synopsys translate_off
defparam \inst2|c_counter[5]~19 .lut_mask = 16'h3C3F;
defparam \inst2|c_counter[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N25
dffeas \inst2|c_counter[5] (
	.clk(\c_clk~input_o ),
	.d(\inst2|c_counter[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|Equal1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|c_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|c_counter[5] .is_wysiwyg = "true";
defparam \inst2|c_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N26
cycloneive_lcell_comb \inst2|c_counter[6]~21 (
// Equation(s):
// \inst2|c_counter[6]~21_combout  = (\inst2|c_counter [6] & (\inst2|c_counter[5]~20  $ (GND))) # (!\inst2|c_counter [6] & (!\inst2|c_counter[5]~20  & VCC))
// \inst2|c_counter[6]~22  = CARRY((\inst2|c_counter [6] & !\inst2|c_counter[5]~20 ))

	.dataa(gnd),
	.datab(\inst2|c_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|c_counter[5]~20 ),
	.combout(\inst2|c_counter[6]~21_combout ),
	.cout(\inst2|c_counter[6]~22 ));
// synopsys translate_off
defparam \inst2|c_counter[6]~21 .lut_mask = 16'hC30C;
defparam \inst2|c_counter[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N27
dffeas \inst2|c_counter[6] (
	.clk(\c_clk~input_o ),
	.d(\inst2|c_counter[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|Equal1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|c_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|c_counter[6] .is_wysiwyg = "true";
defparam \inst2|c_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N28
cycloneive_lcell_comb \inst2|c_counter[7]~23 (
// Equation(s):
// \inst2|c_counter[7]~23_combout  = (\inst2|c_counter [7] & (!\inst2|c_counter[6]~22 )) # (!\inst2|c_counter [7] & ((\inst2|c_counter[6]~22 ) # (GND)))
// \inst2|c_counter[7]~24  = CARRY((!\inst2|c_counter[6]~22 ) # (!\inst2|c_counter [7]))

	.dataa(gnd),
	.datab(\inst2|c_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|c_counter[6]~22 ),
	.combout(\inst2|c_counter[7]~23_combout ),
	.cout(\inst2|c_counter[7]~24 ));
// synopsys translate_off
defparam \inst2|c_counter[7]~23 .lut_mask = 16'h3C3F;
defparam \inst2|c_counter[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N29
dffeas \inst2|c_counter[7] (
	.clk(\c_clk~input_o ),
	.d(\inst2|c_counter[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|Equal1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|c_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|c_counter[7] .is_wysiwyg = "true";
defparam \inst2|c_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N30
cycloneive_lcell_comb \inst2|c_counter[8]~25 (
// Equation(s):
// \inst2|c_counter[8]~25_combout  = \inst2|c_counter [8] $ (!\inst2|c_counter[7]~24 )

	.dataa(\inst2|c_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst2|c_counter[7]~24 ),
	.combout(\inst2|c_counter[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|c_counter[8]~25 .lut_mask = 16'hA5A5;
defparam \inst2|c_counter[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N31
dffeas \inst2|c_counter[8] (
	.clk(\c_clk~input_o ),
	.d(\inst2|c_counter[8]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|Equal1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|c_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|c_counter[8] .is_wysiwyg = "true";
defparam \inst2|c_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y2_N30
cycloneive_lcell_comb \inst2|always0~1 (
// Equation(s):
// \inst2|always0~1_combout  = (!\inst2|c_counter [7] & (\inst2|c_counter [5] & \inst2|c_counter [6]))

	.dataa(gnd),
	.datab(\inst2|c_counter [7]),
	.datac(\inst2|c_counter [5]),
	.datad(\inst2|c_counter [6]),
	.cin(gnd),
	.combout(\inst2|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~1 .lut_mask = 16'h3000;
defparam \inst2|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N4
cycloneive_lcell_comb \inst2|always0~0 (
// Equation(s):
// \inst2|always0~0_combout  = (\inst2|c_counter [3] & (((!\inst2|c_counter [2]) # (!\inst2|c_counter [0])) # (!\inst2|c_counter [1]))) # (!\inst2|c_counter [3] & (((\inst2|c_counter [2]))))

	.dataa(\inst2|c_counter [3]),
	.datab(\inst2|c_counter [1]),
	.datac(\inst2|c_counter [0]),
	.datad(\inst2|c_counter [2]),
	.cin(gnd),
	.combout(\inst2|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~0 .lut_mask = 16'h7FAA;
defparam \inst2|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y2_N28
cycloneive_lcell_comb \inst2|always0~2 (
// Equation(s):
// \inst2|always0~2_combout  = (!\inst2|c_counter [8] & (!\inst2|c_counter [4] & (\inst2|always0~1_combout  & \inst2|always0~0_combout )))

	.dataa(\inst2|c_counter [8]),
	.datab(\inst2|c_counter [4]),
	.datac(\inst2|always0~1_combout ),
	.datad(\inst2|always0~0_combout ),
	.cin(gnd),
	.combout(\inst2|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~2 .lut_mask = 16'h1000;
defparam \inst2|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y2_N14
cycloneive_lcell_comb \inst2|r_state~12 (
// Equation(s):
// \inst2|r_state~12_combout  = (\inst2|LessThan0~1_combout ) # ((\inst2|always0~2_combout ) # (!\inst2|r_state.BLUE_READ~q ))

	.dataa(gnd),
	.datab(\inst2|LessThan0~1_combout ),
	.datac(\inst2|r_state.BLUE_READ~q ),
	.datad(\inst2|always0~2_combout ),
	.cin(gnd),
	.combout(\inst2|r_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|r_state~12 .lut_mask = 16'hFFCF;
defparam \inst2|r_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y2_N15
dffeas \inst2|r_state.IDLE (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst2|r_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r_state.IDLE .is_wysiwyg = "true";
defparam \inst2|r_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N2
cycloneive_lcell_comb \inst2|always0~3 (
// Equation(s):
// \inst2|always0~3_combout  = (!\inst2|c_counter [8] & (!\inst2|c_counter [4] & !\inst2|c_counter [7]))

	.dataa(\inst2|c_counter [8]),
	.datab(gnd),
	.datac(\inst2|c_counter [4]),
	.datad(\inst2|c_counter [7]),
	.cin(gnd),
	.combout(\inst2|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~3 .lut_mask = 16'h0005;
defparam \inst2|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N12
cycloneive_lcell_comb \inst2|Equal0~0 (
// Equation(s):
// \inst2|Equal0~0_combout  = (!\inst2|c_counter [3] & (!\inst2|c_counter [5] & (!\inst2|c_counter [6] & !\inst2|c_counter [2])))

	.dataa(\inst2|c_counter [3]),
	.datab(\inst2|c_counter [5]),
	.datac(\inst2|c_counter [6]),
	.datad(\inst2|c_counter [2]),
	.cin(gnd),
	.combout(\inst2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~0 .lut_mask = 16'h0001;
defparam \inst2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N6
cycloneive_lcell_comb \inst2|LessThan1~0 (
// Equation(s):
// \inst2|LessThan1~0_combout  = (((\inst2|c_counter [1] & \inst2|c_counter [0])) # (!\inst2|Equal0~0_combout )) # (!\inst2|always0~3_combout )

	.dataa(\inst2|c_counter [1]),
	.datab(\inst2|always0~3_combout ),
	.datac(\inst2|c_counter [0]),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LessThan1~0 .lut_mask = 16'hB3FF;
defparam \inst2|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N10
cycloneive_lcell_comb \inst2|Selector2~0 (
// Equation(s):
// \inst2|Selector2~0_combout  = (!\inst2|LessThan0~1_combout  & (\inst2|r_state.RED_READ~q  & \inst2|LessThan1~0_combout ))

	.dataa(gnd),
	.datab(\inst2|LessThan0~1_combout ),
	.datac(\inst2|r_state.RED_READ~q ),
	.datad(\inst2|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector2~0 .lut_mask = 16'h3000;
defparam \inst2|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N24
cycloneive_lcell_comb \inst2|Selector2~1 (
// Equation(s):
// \inst2|Selector2~1_combout  = ((\inst2|Selector2~0_combout ) # ((!\inst2|Equal0~1_combout  & \inst2|r_state.RED_START~q ))) # (!\inst2|r_state.IDLE~q )

	.dataa(\inst2|r_state.IDLE~q ),
	.datab(\inst2|Equal0~1_combout ),
	.datac(\inst2|r_state.RED_START~q ),
	.datad(\inst2|Selector2~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector2~1 .lut_mask = 16'hFF75;
defparam \inst2|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y2_N25
dffeas \inst2|r_state.RED_START (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst2|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r_state.RED_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r_state.RED_START .is_wysiwyg = "true";
defparam \inst2|r_state.RED_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N30
cycloneive_lcell_comb \inst2|Selector3~0 (
// Equation(s):
// \inst2|Selector3~0_combout  = (\inst2|LessThan0~1_combout  & ((\inst2|r_state.RED_READ~q ) # ((\inst2|r_state.RED_START~q  & \inst2|Equal0~1_combout )))) # (!\inst2|LessThan0~1_combout  & (\inst2|r_state.RED_START~q  & ((\inst2|Equal0~1_combout ))))

	.dataa(\inst2|LessThan0~1_combout ),
	.datab(\inst2|r_state.RED_START~q ),
	.datac(\inst2|r_state.RED_READ~q ),
	.datad(\inst2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector3~0 .lut_mask = 16'hECA0;
defparam \inst2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y2_N31
dffeas \inst2|r_state.RED_READ (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst2|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r_state.RED_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r_state.RED_READ .is_wysiwyg = "true";
defparam \inst2|r_state.RED_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N12
cycloneive_lcell_comb \inst2|Selector4~0 (
// Equation(s):
// \inst2|Selector4~0_combout  = (\inst2|r_state.RED_READ~q  & (((\inst2|r_state.GREEN_READ~q  & \inst2|always0~2_combout )) # (!\inst2|LessThan1~0_combout ))) # (!\inst2|r_state.RED_READ~q  & (\inst2|r_state.GREEN_READ~q  & ((\inst2|always0~2_combout ))))

	.dataa(\inst2|r_state.RED_READ~q ),
	.datab(\inst2|r_state.GREEN_READ~q ),
	.datac(\inst2|LessThan1~0_combout ),
	.datad(\inst2|always0~2_combout ),
	.cin(gnd),
	.combout(\inst2|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector4~0 .lut_mask = 16'hCE0A;
defparam \inst2|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N0
cycloneive_lcell_comb \inst2|Selector4~1 (
// Equation(s):
// \inst2|Selector4~1_combout  = (\inst2|LessThan0~1_combout  & (!\inst2|Equal0~1_combout  & (\inst2|r_state.GREEN_START~q ))) # (!\inst2|LessThan0~1_combout  & ((\inst2|Selector4~0_combout ) # ((!\inst2|Equal0~1_combout  & \inst2|r_state.GREEN_START~q ))))

	.dataa(\inst2|LessThan0~1_combout ),
	.datab(\inst2|Equal0~1_combout ),
	.datac(\inst2|r_state.GREEN_START~q ),
	.datad(\inst2|Selector4~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector4~1 .lut_mask = 16'h7530;
defparam \inst2|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y2_N1
dffeas \inst2|r_state.GREEN_START (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst2|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r_state.GREEN_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r_state.GREEN_START .is_wysiwyg = "true";
defparam \inst2|r_state.GREEN_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N4
cycloneive_lcell_comb \inst2|Selector5~0 (
// Equation(s):
// \inst2|Selector5~0_combout  = (\inst2|LessThan0~1_combout  & ((\inst2|r_state.GREEN_READ~q ) # ((\inst2|r_state.GREEN_START~q  & \inst2|Equal0~1_combout )))) # (!\inst2|LessThan0~1_combout  & (\inst2|r_state.GREEN_START~q  & ((\inst2|Equal0~1_combout ))))

	.dataa(\inst2|LessThan0~1_combout ),
	.datab(\inst2|r_state.GREEN_START~q ),
	.datac(\inst2|r_state.GREEN_READ~q ),
	.datad(\inst2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst2|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector5~0 .lut_mask = 16'hECA0;
defparam \inst2|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y2_N5
dffeas \inst2|r_state.GREEN_READ (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst2|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r_state.GREEN_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r_state.GREEN_READ .is_wysiwyg = "true";
defparam \inst2|r_state.GREEN_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N8
cycloneive_lcell_comb \inst2|WideOr0 (
// Equation(s):
// \inst2|WideOr0~combout  = (\inst2|r_state.RED_READ~q ) # ((\inst2|r_state.GREEN_READ~q ) # (\inst2|r_state.BLUE_READ~q ))

	.dataa(\inst2|r_state.RED_READ~q ),
	.datab(gnd),
	.datac(\inst2|r_state.GREEN_READ~q ),
	.datad(\inst2|r_state.BLUE_READ~q ),
	.cin(gnd),
	.combout(\inst2|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr0 .lut_mask = 16'hFFFA;
defparam \inst2|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N4
cycloneive_lcell_comb \inst2|counter[1]~23 (
// Equation(s):
// \inst2|counter[1]~23_combout  = (\inst2|r_state.IDLE~q  & ((\inst2|LessThan0~1_combout ) # (!\inst2|WideOr0~combout )))

	.dataa(\inst2|r_state.IDLE~q ),
	.datab(\inst2|WideOr0~combout ),
	.datac(gnd),
	.datad(\inst2|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\inst2|counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|counter[1]~23 .lut_mask = 16'hAA22;
defparam \inst2|counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N7
dffeas \inst2|counter[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|counter[8]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|WideOr7~combout ),
	.sload(vcc),
	.ena(\inst2|counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[8] .is_wysiwyg = "true";
defparam \inst2|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N2
cycloneive_lcell_comb \inst2|Equal1~1 (
// Equation(s):
// \inst2|Equal1~1_combout  = (!\inst2|counter [8] & (!\inst2|counter [5] & (!\inst2|counter [0] & !\inst2|counter [3])))

	.dataa(\inst2|counter [8]),
	.datab(\inst2|counter [5]),
	.datac(\inst2|counter [0]),
	.datad(\inst2|counter [3]),
	.cin(gnd),
	.combout(\inst2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~1 .lut_mask = 16'h0001;
defparam \inst2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N0
cycloneive_lcell_comb \inst2|Equal1~2 (
// Equation(s):
// \inst2|Equal1~2_combout  = (!\inst2|counter [2] & (\inst2|Equal1~0_combout  & (\inst2|Equal1~1_combout  & !\inst2|counter [1])))

	.dataa(\inst2|counter [2]),
	.datab(\inst2|Equal1~0_combout ),
	.datac(\inst2|Equal1~1_combout ),
	.datad(\inst2|counter [1]),
	.cin(gnd),
	.combout(\inst2|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~2 .lut_mask = 16'h0040;
defparam \inst2|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y2_N15
dffeas \inst2|c_counter[0] (
	.clk(\c_clk~input_o ),
	.d(\inst2|c_counter[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|Equal1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|c_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|c_counter[0] .is_wysiwyg = "true";
defparam \inst2|c_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y2_N17
dffeas \inst2|c_counter[1] (
	.clk(\c_clk~input_o ),
	.d(\inst2|c_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|Equal1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|c_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|c_counter[1] .is_wysiwyg = "true";
defparam \inst2|c_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N2
cycloneive_lcell_comb \inst2|Equal0~1 (
// Equation(s):
// \inst2|Equal0~1_combout  = (!\inst2|c_counter [1] & (!\inst2|c_counter [0] & (\inst2|always0~3_combout  & \inst2|Equal0~0_combout )))

	.dataa(\inst2|c_counter [1]),
	.datab(\inst2|c_counter [0]),
	.datac(\inst2|always0~3_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~1 .lut_mask = 16'h1000;
defparam \inst2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N18
cycloneive_lcell_comb \inst2|Selector6~0 (
// Equation(s):
// \inst2|Selector6~0_combout  = (!\inst2|LessThan0~1_combout  & ((\inst2|always0~2_combout  & (\inst2|r_state.BLUE_READ~q )) # (!\inst2|always0~2_combout  & ((\inst2|r_state.GREEN_READ~q )))))

	.dataa(\inst2|r_state.BLUE_READ~q ),
	.datab(\inst2|r_state.GREEN_READ~q ),
	.datac(\inst2|LessThan0~1_combout ),
	.datad(\inst2|always0~2_combout ),
	.cin(gnd),
	.combout(\inst2|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector6~0 .lut_mask = 16'h0A0C;
defparam \inst2|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N14
cycloneive_lcell_comb \inst2|Selector6~1 (
// Equation(s):
// \inst2|Selector6~1_combout  = (\inst2|Selector6~0_combout ) # ((!\inst2|Equal0~1_combout  & \inst2|r_state.BLUE_START~q ))

	.dataa(gnd),
	.datab(\inst2|Equal0~1_combout ),
	.datac(\inst2|r_state.BLUE_START~q ),
	.datad(\inst2|Selector6~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector6~1 .lut_mask = 16'hFF30;
defparam \inst2|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y2_N15
dffeas \inst2|r_state.BLUE_START (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst2|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r_state.BLUE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r_state.BLUE_START .is_wysiwyg = "true";
defparam \inst2|r_state.BLUE_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N24
cycloneive_lcell_comb \inst2|WideOr7 (
// Equation(s):
// \inst2|WideOr7~combout  = (\inst2|r_state.BLUE_START~q ) # ((\inst2|r_state.GREEN_START~q ) # (\inst2|r_state.RED_START~q ))

	.dataa(\inst2|r_state.BLUE_START~q ),
	.datab(gnd),
	.datac(\inst2|r_state.GREEN_START~q ),
	.datad(\inst2|r_state.RED_START~q ),
	.cin(gnd),
	.combout(\inst2|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr7 .lut_mask = 16'hFFFA;
defparam \inst2|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N3
dffeas \inst2|counter[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|counter[0]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|WideOr7~combout ),
	.sload(vcc),
	.ena(\inst2|counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[0] .is_wysiwyg = "true";
defparam \inst2|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N12
cycloneive_lcell_comb \inst2|counter[1]~11 (
// Equation(s):
// \inst2|counter[1]~11_combout  = (\inst2|counter [1] & (!\inst2|counter[0]~10 )) # (!\inst2|counter [1] & ((\inst2|counter[0]~10 ) # (GND)))
// \inst2|counter[1]~12  = CARRY((!\inst2|counter[0]~10 ) # (!\inst2|counter [1]))

	.dataa(gnd),
	.datab(\inst2|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|counter[0]~10 ),
	.combout(\inst2|counter[1]~11_combout ),
	.cout(\inst2|counter[1]~12 ));
// synopsys translate_off
defparam \inst2|counter[1]~11 .lut_mask = 16'h3C3F;
defparam \inst2|counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y2_N23
dffeas \inst2|counter[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|counter[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|WideOr7~combout ),
	.sload(vcc),
	.ena(\inst2|counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[1] .is_wysiwyg = "true";
defparam \inst2|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N14
cycloneive_lcell_comb \inst2|counter[2]~13 (
// Equation(s):
// \inst2|counter[2]~13_combout  = (\inst2|counter [2] & (\inst2|counter[1]~12  $ (GND))) # (!\inst2|counter [2] & (!\inst2|counter[1]~12  & VCC))
// \inst2|counter[2]~14  = CARRY((\inst2|counter [2] & !\inst2|counter[1]~12 ))

	.dataa(gnd),
	.datab(\inst2|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|counter[1]~12 ),
	.combout(\inst2|counter[2]~13_combout ),
	.cout(\inst2|counter[2]~14 ));
// synopsys translate_off
defparam \inst2|counter[2]~13 .lut_mask = 16'hC30C;
defparam \inst2|counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y2_N19
dffeas \inst2|counter[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|counter[2]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|WideOr7~combout ),
	.sload(vcc),
	.ena(\inst2|counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[2] .is_wysiwyg = "true";
defparam \inst2|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N16
cycloneive_lcell_comb \inst2|counter[3]~15 (
// Equation(s):
// \inst2|counter[3]~15_combout  = (\inst2|counter [3] & (!\inst2|counter[2]~14 )) # (!\inst2|counter [3] & ((\inst2|counter[2]~14 ) # (GND)))
// \inst2|counter[3]~16  = CARRY((!\inst2|counter[2]~14 ) # (!\inst2|counter [3]))

	.dataa(gnd),
	.datab(\inst2|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|counter[2]~14 ),
	.combout(\inst2|counter[3]~15_combout ),
	.cout(\inst2|counter[3]~16 ));
// synopsys translate_off
defparam \inst2|counter[3]~15 .lut_mask = 16'h3C3F;
defparam \inst2|counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y2_N1
dffeas \inst2|counter[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|counter[3]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|WideOr7~combout ),
	.sload(vcc),
	.ena(\inst2|counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[3] .is_wysiwyg = "true";
defparam \inst2|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N18
cycloneive_lcell_comb \inst2|counter[4]~17 (
// Equation(s):
// \inst2|counter[4]~17_combout  = (\inst2|counter [4] & (\inst2|counter[3]~16  $ (GND))) # (!\inst2|counter [4] & (!\inst2|counter[3]~16  & VCC))
// \inst2|counter[4]~18  = CARRY((\inst2|counter [4] & !\inst2|counter[3]~16 ))

	.dataa(gnd),
	.datab(\inst2|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|counter[3]~16 ),
	.combout(\inst2|counter[4]~17_combout ),
	.cout(\inst2|counter[4]~18 ));
// synopsys translate_off
defparam \inst2|counter[4]~17 .lut_mask = 16'hC30C;
defparam \inst2|counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y2_N5
dffeas \inst2|counter[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|counter[4]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|WideOr7~combout ),
	.sload(vcc),
	.ena(\inst2|counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[4] .is_wysiwyg = "true";
defparam \inst2|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N20
cycloneive_lcell_comb \inst2|counter[5]~19 (
// Equation(s):
// \inst2|counter[5]~19_combout  = (\inst2|counter [5] & (!\inst2|counter[4]~18 )) # (!\inst2|counter [5] & ((\inst2|counter[4]~18 ) # (GND)))
// \inst2|counter[5]~20  = CARRY((!\inst2|counter[4]~18 ) # (!\inst2|counter [5]))

	.dataa(\inst2|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|counter[4]~18 ),
	.combout(\inst2|counter[5]~19_combout ),
	.cout(\inst2|counter[5]~20 ));
// synopsys translate_off
defparam \inst2|counter[5]~19 .lut_mask = 16'h5A5F;
defparam \inst2|counter[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y2_N9
dffeas \inst2|counter[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|counter[5]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|WideOr7~combout ),
	.sload(vcc),
	.ena(\inst2|counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[5] .is_wysiwyg = "true";
defparam \inst2|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N22
cycloneive_lcell_comb \inst2|counter[6]~21 (
// Equation(s):
// \inst2|counter[6]~21_combout  = (\inst2|counter [6] & (\inst2|counter[5]~20  $ (GND))) # (!\inst2|counter [6] & (!\inst2|counter[5]~20  & VCC))
// \inst2|counter[6]~22  = CARRY((\inst2|counter [6] & !\inst2|counter[5]~20 ))

	.dataa(gnd),
	.datab(\inst2|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|counter[5]~20 ),
	.combout(\inst2|counter[6]~21_combout ),
	.cout(\inst2|counter[6]~22 ));
// synopsys translate_off
defparam \inst2|counter[6]~21 .lut_mask = 16'hC30C;
defparam \inst2|counter[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y2_N29
dffeas \inst2|counter[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|counter[6]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|WideOr7~combout ),
	.sload(vcc),
	.ena(\inst2|counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[6] .is_wysiwyg = "true";
defparam \inst2|counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N31
dffeas \inst2|counter[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|counter[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|WideOr7~combout ),
	.sload(vcc),
	.ena(\inst2|counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[7] .is_wysiwyg = "true";
defparam \inst2|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N6
cycloneive_lcell_comb \inst2|LessThan0~0 (
// Equation(s):
// \inst2|LessThan0~0_combout  = ((!\inst2|counter [7] & (!\inst2|counter [6] & !\inst2|counter [5]))) # (!\inst2|counter [8])

	.dataa(\inst2|counter [7]),
	.datab(\inst2|counter [6]),
	.datac(\inst2|counter [8]),
	.datad(\inst2|counter [5]),
	.cin(gnd),
	.combout(\inst2|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LessThan0~0 .lut_mask = 16'h0F1F;
defparam \inst2|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N0
cycloneive_lcell_comb \inst2|LessThan0~1 (
// Equation(s):
// \inst2|LessThan0~1_combout  = (\inst2|LessThan0~0_combout ) # ((\inst2|Equal1~0_combout  & ((!\inst2|counter [3]) # (!\inst2|counter [2]))))

	.dataa(\inst2|LessThan0~0_combout ),
	.datab(\inst2|counter [2]),
	.datac(\inst2|counter [3]),
	.datad(\inst2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LessThan0~1 .lut_mask = 16'hBFAA;
defparam \inst2|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N16
cycloneive_lcell_comb \inst2|Selector18~0 (
// Equation(s):
// \inst2|Selector18~0_combout  = (\inst2|r_state.BLUE_READ~q  & ((\inst2|always0~2_combout ) # ((\inst2|r_state.RED_READ~q  & \inst2|LessThan1~0_combout )))) # (!\inst2|r_state.BLUE_READ~q  & (\inst2|r_state.RED_READ~q  & (\inst2|LessThan1~0_combout )))

	.dataa(\inst2|r_state.BLUE_READ~q ),
	.datab(\inst2|r_state.RED_READ~q ),
	.datac(\inst2|LessThan1~0_combout ),
	.datad(\inst2|always0~2_combout ),
	.cin(gnd),
	.combout(\inst2|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector18~0 .lut_mask = 16'hEAC0;
defparam \inst2|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N28
cycloneive_lcell_comb \inst2|Selector18~1 (
// Equation(s):
// \inst2|Selector18~1_combout  = (\inst2|LessThan0~1_combout  & (((\inst2|out_color [0])))) # (!\inst2|LessThan0~1_combout  & ((\inst2|Selector18~0_combout ) # ((!\inst2|WideOr0~combout  & \inst2|out_color [0]))))

	.dataa(\inst2|LessThan0~1_combout ),
	.datab(\inst2|WideOr0~combout ),
	.datac(\inst2|out_color [0]),
	.datad(\inst2|Selector18~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector18~1 .lut_mask = 16'hF5B0;
defparam \inst2|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y2_N29
dffeas \inst2|out_color[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst2|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|out_color [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|out_color[0] .is_wysiwyg = "true";
defparam \inst2|out_color[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N26
cycloneive_lcell_comb \inst2|Selector17~0 (
// Equation(s):
// \inst2|Selector17~0_combout  = (\inst2|out_color [1] & (((\inst2|LessThan0~1_combout  & \inst2|r_state.RED_READ~q )) # (!\inst2|WideOr0~combout )))

	.dataa(\inst2|out_color [1]),
	.datab(\inst2|WideOr0~combout ),
	.datac(\inst2|LessThan0~1_combout ),
	.datad(\inst2|r_state.RED_READ~q ),
	.cin(gnd),
	.combout(\inst2|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector17~0 .lut_mask = 16'hA222;
defparam \inst2|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N20
cycloneive_lcell_comb \inst2|Selector17~1 (
// Equation(s):
// \inst2|Selector17~1_combout  = (\inst2|LessThan0~1_combout  & (\inst2|out_color [1])) # (!\inst2|LessThan0~1_combout  & ((\inst2|always0~2_combout )))

	.dataa(gnd),
	.datab(\inst2|LessThan0~1_combout ),
	.datac(\inst2|out_color [1]),
	.datad(\inst2|always0~2_combout ),
	.cin(gnd),
	.combout(\inst2|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector17~1 .lut_mask = 16'hF3C0;
defparam \inst2|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N22
cycloneive_lcell_comb \inst2|Selector17~2 (
// Equation(s):
// \inst2|Selector17~2_combout  = (\inst2|Selector17~0_combout ) # ((\inst2|Selector17~1_combout  & ((\inst2|r_state.BLUE_READ~q ) # (\inst2|r_state.GREEN_READ~q ))))

	.dataa(\inst2|r_state.BLUE_READ~q ),
	.datab(\inst2|r_state.GREEN_READ~q ),
	.datac(\inst2|Selector17~0_combout ),
	.datad(\inst2|Selector17~1_combout ),
	.cin(gnd),
	.combout(\inst2|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector17~2 .lut_mask = 16'hFEF0;
defparam \inst2|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y2_N23
dffeas \inst2|out_color[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst2|Selector17~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|out_color [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|out_color[1] .is_wysiwyg = "true";
defparam \inst2|out_color[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N28
cycloneive_lcell_comb \inst|Selector21~0 (
// Equation(s):
// \inst|Selector21~0_combout  = (!\inst|r_state.TX_STOP_BIT~q ) # (!\inst|next [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|next [0]),
	.datad(\inst|r_state.TX_STOP_BIT~q ),
	.cin(gnd),
	.combout(\inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~0 .lut_mask = 16'h0FFF;
defparam \inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N4
cycloneive_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = \inst|r_clock_count [0] $ (VCC)
// \inst|Add0~1  = CARRY(\inst|r_clock_count [0])

	.dataa(gnd),
	.datab(\inst|r_clock_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout(\inst|Add0~1 ));
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'h33CC;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y7_N6
cycloneive_lcell_comb \inst|Add0~8 (
// Equation(s):
// \inst|Add0~8_combout  = (\inst|r_state.IDLE~q  & (\inst|Add0~0_combout  & ((\inst|r_clock_count[3]~0_combout ) # (!\inst|LessThan2~2_combout ))))

	.dataa(\inst|r_clock_count[3]~0_combout ),
	.datab(\inst|r_state.IDLE~q ),
	.datac(\inst|LessThan2~2_combout ),
	.datad(\inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~8 .lut_mask = 16'h8C00;
defparam \inst|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y7_N7
dffeas \inst|r_clock_count[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_clock_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_clock_count[0] .is_wysiwyg = "true";
defparam \inst|r_clock_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N6
cycloneive_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = (\inst|r_clock_count [1] & (!\inst|Add0~1 )) # (!\inst|r_clock_count [1] & ((\inst|Add0~1 ) # (GND)))
// \inst|Add0~3  = CARRY((!\inst|Add0~1 ) # (!\inst|r_clock_count [1]))

	.dataa(gnd),
	.datab(\inst|r_clock_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~1 ),
	.combout(\inst|Add0~2_combout ),
	.cout(\inst|Add0~3 ));
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y7_N28
cycloneive_lcell_comb \inst|Add0~9 (
// Equation(s):
// \inst|Add0~9_combout  = (\inst|r_state.IDLE~q  & (\inst|Add0~2_combout  & ((\inst|r_clock_count[3]~0_combout ) # (!\inst|LessThan2~2_combout ))))

	.dataa(\inst|r_clock_count[3]~0_combout ),
	.datab(\inst|r_state.IDLE~q ),
	.datac(\inst|LessThan2~2_combout ),
	.datad(\inst|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~9 .lut_mask = 16'h8C00;
defparam \inst|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y7_N29
dffeas \inst|r_clock_count[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_clock_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_clock_count[1] .is_wysiwyg = "true";
defparam \inst|r_clock_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N8
cycloneive_lcell_comb \inst|Add0~4 (
// Equation(s):
// \inst|Add0~4_combout  = (\inst|r_clock_count [2] & (\inst|Add0~3  $ (GND))) # (!\inst|r_clock_count [2] & (!\inst|Add0~3  & VCC))
// \inst|Add0~5  = CARRY((\inst|r_clock_count [2] & !\inst|Add0~3 ))

	.dataa(gnd),
	.datab(\inst|r_clock_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~3 ),
	.combout(\inst|Add0~4_combout ),
	.cout(\inst|Add0~5 ));
// synopsys translate_off
defparam \inst|Add0~4 .lut_mask = 16'hC30C;
defparam \inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y7_N18
cycloneive_lcell_comb \inst|Add0~10 (
// Equation(s):
// \inst|Add0~10_combout  = (\inst|r_state.IDLE~q  & (\inst|Add0~4_combout  & ((\inst|r_clock_count[3]~0_combout ) # (!\inst|LessThan2~2_combout ))))

	.dataa(\inst|LessThan2~2_combout ),
	.datab(\inst|r_state.IDLE~q ),
	.datac(\inst|r_clock_count[3]~0_combout ),
	.datad(\inst|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~10 .lut_mask = 16'hC400;
defparam \inst|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y7_N19
dffeas \inst|r_clock_count[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_clock_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_clock_count[2] .is_wysiwyg = "true";
defparam \inst|r_clock_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N10
cycloneive_lcell_comb \inst|Add0~6 (
// Equation(s):
// \inst|Add0~6_combout  = (\inst|r_clock_count [3] & (!\inst|Add0~5 )) # (!\inst|r_clock_count [3] & ((\inst|Add0~5 ) # (GND)))
// \inst|Add0~7  = CARRY((!\inst|Add0~5 ) # (!\inst|r_clock_count [3]))

	.dataa(gnd),
	.datab(\inst|r_clock_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~5 ),
	.combout(\inst|Add0~6_combout ),
	.cout(\inst|Add0~7 ));
// synopsys translate_off
defparam \inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N28
cycloneive_lcell_comb \inst|r_clock_count[3]~2 (
// Equation(s):
// \inst|r_clock_count[3]~2_combout  = (\inst|r_state.TX_STOP_BIT~q  & ((\inst|r_clock_count [3]) # ((\inst|r_clock_count[8]~1_combout  & \inst|Add0~6_combout )))) # (!\inst|r_state.TX_STOP_BIT~q  & (\inst|r_clock_count[8]~1_combout  & ((\inst|Add0~6_combout 
// ))))

	.dataa(\inst|r_state.TX_STOP_BIT~q ),
	.datab(\inst|r_clock_count[8]~1_combout ),
	.datac(\inst|r_clock_count [3]),
	.datad(\inst|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst|r_clock_count[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_clock_count[3]~2 .lut_mask = 16'hECA0;
defparam \inst|r_clock_count[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y7_N29
dffeas \inst|r_clock_count[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|r_clock_count[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_clock_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_clock_count[3] .is_wysiwyg = "true";
defparam \inst|r_clock_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y7_N4
cycloneive_lcell_comb \inst|LessThan2~0 (
// Equation(s):
// \inst|LessThan2~0_combout  = (\inst|r_clock_count [3]) # ((\inst|r_clock_count [0] & (\inst|r_clock_count [1] & \inst|r_clock_count [2])))

	.dataa(\inst|r_clock_count [0]),
	.datab(\inst|r_clock_count [1]),
	.datac(\inst|r_clock_count [2]),
	.datad(\inst|r_clock_count [3]),
	.cin(gnd),
	.combout(\inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan2~0 .lut_mask = 16'hFF80;
defparam \inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N12
cycloneive_lcell_comb \inst|Add0~11 (
// Equation(s):
// \inst|Add0~11_combout  = (\inst|r_clock_count [4] & (\inst|Add0~7  $ (GND))) # (!\inst|r_clock_count [4] & (!\inst|Add0~7  & VCC))
// \inst|Add0~12  = CARRY((\inst|r_clock_count [4] & !\inst|Add0~7 ))

	.dataa(gnd),
	.datab(\inst|r_clock_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~7 ),
	.combout(\inst|Add0~11_combout ),
	.cout(\inst|Add0~12 ));
// synopsys translate_off
defparam \inst|Add0~11 .lut_mask = 16'hC30C;
defparam \inst|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N2
cycloneive_lcell_comb \inst|r_clock_count[4]~4 (
// Equation(s):
// \inst|r_clock_count[4]~4_combout  = (\inst|r_state.TX_STOP_BIT~q  & ((\inst|r_clock_count [4]) # ((\inst|r_clock_count[8]~1_combout  & \inst|Add0~11_combout )))) # (!\inst|r_state.TX_STOP_BIT~q  & (\inst|r_clock_count[8]~1_combout  & 
// ((\inst|Add0~11_combout ))))

	.dataa(\inst|r_state.TX_STOP_BIT~q ),
	.datab(\inst|r_clock_count[8]~1_combout ),
	.datac(\inst|r_clock_count [4]),
	.datad(\inst|Add0~11_combout ),
	.cin(gnd),
	.combout(\inst|r_clock_count[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_clock_count[4]~4 .lut_mask = 16'hECA0;
defparam \inst|r_clock_count[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y7_N3
dffeas \inst|r_clock_count[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|r_clock_count[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_clock_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_clock_count[4] .is_wysiwyg = "true";
defparam \inst|r_clock_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N14
cycloneive_lcell_comb \inst|Add0~13 (
// Equation(s):
// \inst|Add0~13_combout  = (\inst|r_clock_count [5] & (!\inst|Add0~12 )) # (!\inst|r_clock_count [5] & ((\inst|Add0~12 ) # (GND)))
// \inst|Add0~14  = CARRY((!\inst|Add0~12 ) # (!\inst|r_clock_count [5]))

	.dataa(gnd),
	.datab(\inst|r_clock_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~12 ),
	.combout(\inst|Add0~13_combout ),
	.cout(\inst|Add0~14 ));
// synopsys translate_off
defparam \inst|Add0~13 .lut_mask = 16'h3C3F;
defparam \inst|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N0
cycloneive_lcell_comb \inst|r_clock_count[5]~5 (
// Equation(s):
// \inst|r_clock_count[5]~5_combout  = (\inst|r_state.TX_STOP_BIT~q  & ((\inst|r_clock_count [5]) # ((\inst|Add0~13_combout  & \inst|r_clock_count[8]~1_combout )))) # (!\inst|r_state.TX_STOP_BIT~q  & (\inst|Add0~13_combout  & 
// ((\inst|r_clock_count[8]~1_combout ))))

	.dataa(\inst|r_state.TX_STOP_BIT~q ),
	.datab(\inst|Add0~13_combout ),
	.datac(\inst|r_clock_count [5]),
	.datad(\inst|r_clock_count[8]~1_combout ),
	.cin(gnd),
	.combout(\inst|r_clock_count[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_clock_count[5]~5 .lut_mask = 16'hECA0;
defparam \inst|r_clock_count[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y7_N1
dffeas \inst|r_clock_count[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|r_clock_count[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_clock_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_clock_count[5] .is_wysiwyg = "true";
defparam \inst|r_clock_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N16
cycloneive_lcell_comb \inst|Add0~15 (
// Equation(s):
// \inst|Add0~15_combout  = (\inst|r_clock_count [6] & (\inst|Add0~14  $ (GND))) # (!\inst|r_clock_count [6] & (!\inst|Add0~14  & VCC))
// \inst|Add0~16  = CARRY((\inst|r_clock_count [6] & !\inst|Add0~14 ))

	.dataa(\inst|r_clock_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~14 ),
	.combout(\inst|Add0~15_combout ),
	.cout(\inst|Add0~16 ));
// synopsys translate_off
defparam \inst|Add0~15 .lut_mask = 16'hA50A;
defparam \inst|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N18
cycloneive_lcell_comb \inst|Add0~17 (
// Equation(s):
// \inst|Add0~17_combout  = (\inst|r_clock_count [7] & (!\inst|Add0~16 )) # (!\inst|r_clock_count [7] & ((\inst|Add0~16 ) # (GND)))
// \inst|Add0~18  = CARRY((!\inst|Add0~16 ) # (!\inst|r_clock_count [7]))

	.dataa(gnd),
	.datab(\inst|r_clock_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~16 ),
	.combout(\inst|Add0~17_combout ),
	.cout(\inst|Add0~18 ));
// synopsys translate_off
defparam \inst|Add0~17 .lut_mask = 16'h3C3F;
defparam \inst|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N24
cycloneive_lcell_comb \inst|r_clock_count[7]~7 (
// Equation(s):
// \inst|r_clock_count[7]~7_combout  = (\inst|r_state.TX_STOP_BIT~q  & ((\inst|r_clock_count [7]) # ((\inst|r_clock_count[8]~1_combout  & \inst|Add0~17_combout )))) # (!\inst|r_state.TX_STOP_BIT~q  & (\inst|r_clock_count[8]~1_combout  & 
// ((\inst|Add0~17_combout ))))

	.dataa(\inst|r_state.TX_STOP_BIT~q ),
	.datab(\inst|r_clock_count[8]~1_combout ),
	.datac(\inst|r_clock_count [7]),
	.datad(\inst|Add0~17_combout ),
	.cin(gnd),
	.combout(\inst|r_clock_count[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_clock_count[7]~7 .lut_mask = 16'hECA0;
defparam \inst|r_clock_count[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y7_N25
dffeas \inst|r_clock_count[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|r_clock_count[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_clock_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_clock_count[7] .is_wysiwyg = "true";
defparam \inst|r_clock_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N20
cycloneive_lcell_comb \inst|Add0~19 (
// Equation(s):
// \inst|Add0~19_combout  = \inst|r_clock_count [8] $ (!\inst|Add0~18 )

	.dataa(\inst|r_clock_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add0~18 ),
	.combout(\inst|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~19 .lut_mask = 16'hA5A5;
defparam \inst|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N26
cycloneive_lcell_comb \inst|r_clock_count[8]~3 (
// Equation(s):
// \inst|r_clock_count[8]~3_combout  = (\inst|r_state.TX_STOP_BIT~q  & ((\inst|r_clock_count [8]) # ((\inst|r_clock_count[8]~1_combout  & \inst|Add0~19_combout )))) # (!\inst|r_state.TX_STOP_BIT~q  & (\inst|r_clock_count[8]~1_combout  & 
// ((\inst|Add0~19_combout ))))

	.dataa(\inst|r_state.TX_STOP_BIT~q ),
	.datab(\inst|r_clock_count[8]~1_combout ),
	.datac(\inst|r_clock_count [8]),
	.datad(\inst|Add0~19_combout ),
	.cin(gnd),
	.combout(\inst|r_clock_count[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_clock_count[8]~3 .lut_mask = 16'hECA0;
defparam \inst|r_clock_count[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y7_N27
dffeas \inst|r_clock_count[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|r_clock_count[8]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_clock_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_clock_count[8] .is_wysiwyg = "true";
defparam \inst|r_clock_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y7_N10
cycloneive_lcell_comb \inst|Selector14~2 (
// Equation(s):
// \inst|Selector14~2_combout  = ((!\inst|LessThan2~0_combout  & (!\inst|LessThan2~1_combout  & !\inst|r_clock_count [8]))) # (!\inst|r_state.TX_STOP_BIT~q )

	.dataa(\inst|r_state.TX_STOP_BIT~q ),
	.datab(\inst|LessThan2~0_combout ),
	.datac(\inst|LessThan2~1_combout ),
	.datad(\inst|r_clock_count [8]),
	.cin(gnd),
	.combout(\inst|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~2 .lut_mask = 16'h5557;
defparam \inst|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N0
cycloneive_lcell_comb \inst|next[0]~0 (
// Equation(s):
// \inst|next[0]~0_combout  = ((!\inst|r_state.IDLE~q  & \inst4|detect~q )) # (!\inst|Selector14~2_combout )

	.dataa(gnd),
	.datab(\inst|r_state.IDLE~q ),
	.datac(\inst4|detect~q ),
	.datad(\inst|Selector14~2_combout ),
	.cin(gnd),
	.combout(\inst|next[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|next[0]~0 .lut_mask = 16'h30FF;
defparam \inst|next[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N29
dffeas \inst|next[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|next[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next[0] .is_wysiwyg = "true";
defparam \inst|next[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N18
cycloneive_lcell_comb \inst|Selector20~0 (
// Equation(s):
// \inst|Selector20~0_combout  = (\inst|r_state.TX_STOP_BIT~q  & (\inst|next [0] $ (!\inst|next [1])))

	.dataa(gnd),
	.datab(\inst|next [0]),
	.datac(\inst|next [1]),
	.datad(\inst|r_state.TX_STOP_BIT~q ),
	.cin(gnd),
	.combout(\inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~0 .lut_mask = 16'hC300;
defparam \inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N19
dffeas \inst|next[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|next[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next[1] .is_wysiwyg = "true";
defparam \inst|next[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N12
cycloneive_lcell_comb \inst|Add2~0 (
// Equation(s):
// \inst|Add2~0_combout  = \inst|next [3] $ (((\inst|next [0]) # ((!\inst|next [1]) # (!\inst|next [2]))))

	.dataa(\inst|next [3]),
	.datab(\inst|next [0]),
	.datac(\inst|next [2]),
	.datad(\inst|next [1]),
	.cin(gnd),
	.combout(\inst|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add2~0 .lut_mask = 16'h6555;
defparam \inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N0
cycloneive_lcell_comb \inst|Selector18~0 (
// Equation(s):
// \inst|Selector18~0_combout  = (!\inst|r_state.TX_STOP_BIT~q ) # (!\inst|Add2~0_combout )

	.dataa(\inst|Add2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|r_state.TX_STOP_BIT~q ),
	.cin(gnd),
	.combout(\inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector18~0 .lut_mask = 16'h55FF;
defparam \inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N1
dffeas \inst|next[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|next[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next[3] .is_wysiwyg = "true";
defparam \inst|next[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y7_N16
cycloneive_lcell_comb \inst|LessThan0~0 (
// Equation(s):
// \inst|LessThan0~0_combout  = (!\inst|next [3] & ((\inst|next [1]) # ((\inst|next [2]) # (!\inst|next [0]))))

	.dataa(\inst|next [1]),
	.datab(\inst|next [0]),
	.datac(\inst|next [3]),
	.datad(\inst|next [2]),
	.cin(gnd),
	.combout(\inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~0 .lut_mask = 16'h0F0B;
defparam \inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N30
cycloneive_lcell_comb \inst|Selector13~0 (
// Equation(s):
// \inst|Selector13~0_combout  = (\inst|r_state.TX_STOP_BIT~q  & ((\inst|LessThan2~2_combout  & (\inst|LessThan0~0_combout )) # (!\inst|LessThan2~2_combout  & ((!\inst|r_TX_DONE~q )))))

	.dataa(\inst|LessThan2~2_combout ),
	.datab(\inst|LessThan0~0_combout ),
	.datac(\inst|r_TX_DONE~q ),
	.datad(\inst|r_state.TX_STOP_BIT~q ),
	.cin(gnd),
	.combout(\inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~0 .lut_mask = 16'h8D00;
defparam \inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N6
cycloneive_lcell_comb \inst|Selector9~0 (
// Equation(s):
// \inst|Selector9~0_combout  = (!\inst|r_state.TX_START_BIT~q  & !\inst|r_state.TX_STOP_BIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|r_state.TX_START_BIT~q ),
	.datad(\inst|r_state.TX_STOP_BIT~q ),
	.cin(gnd),
	.combout(\inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~0 .lut_mask = 16'h000F;
defparam \inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N20
cycloneive_lcell_comb \inst|Selector10~0 (
// Equation(s):
// \inst|Selector10~0_combout  = (\inst|r_state.TX_DATA_BITS~q  & (\inst|r_bit_index [1] $ (((!\inst|r_bit_index~0_combout  & \inst|r_bit_index [0])))))

	.dataa(\inst|r_bit_index~0_combout ),
	.datab(\inst|r_bit_index [1]),
	.datac(\inst|r_bit_index [0]),
	.datad(\inst|r_state.TX_DATA_BITS~q ),
	.cin(gnd),
	.combout(\inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~0 .lut_mask = 16'h9C00;
defparam \inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N2
cycloneive_lcell_comb \inst|Selector10~1 (
// Equation(s):
// \inst|Selector10~1_combout  = (\inst|Selector10~0_combout ) # ((\inst|r_bit_index [1] & ((\inst|r_state.TX_STOP_BIT~q ) # (\inst|r_state.TX_START_BIT~q ))))

	.dataa(\inst|r_state.TX_STOP_BIT~q ),
	.datab(\inst|r_state.TX_START_BIT~q ),
	.datac(\inst|r_bit_index [1]),
	.datad(\inst|Selector10~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~1 .lut_mask = 16'hFFE0;
defparam \inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N3
dffeas \inst|r_bit_index[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_bit_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_bit_index[1] .is_wysiwyg = "true";
defparam \inst|r_bit_index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N22
cycloneive_lcell_comb \inst|r_bit_index~0 (
// Equation(s):
// \inst|r_bit_index~0_combout  = ((\inst|r_bit_index [2] & (\inst|r_bit_index [0] & \inst|r_bit_index [1]))) # (!\inst|LessThan2~2_combout )

	.dataa(\inst|r_bit_index [2]),
	.datab(\inst|r_bit_index [0]),
	.datac(\inst|LessThan2~2_combout ),
	.datad(\inst|r_bit_index [1]),
	.cin(gnd),
	.combout(\inst|r_bit_index~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_bit_index~0 .lut_mask = 16'h8F0F;
defparam \inst|r_bit_index~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N8
cycloneive_lcell_comb \inst|Selector11~0 (
// Equation(s):
// \inst|Selector11~0_combout  = (\inst|r_bit_index [0] & (((\inst|r_bit_index~0_combout  & \inst|r_state.TX_DATA_BITS~q )) # (!\inst|Selector9~0_combout ))) # (!\inst|r_bit_index [0] & (!\inst|r_bit_index~0_combout  & (\inst|r_state.TX_DATA_BITS~q )))

	.dataa(\inst|r_bit_index~0_combout ),
	.datab(\inst|r_state.TX_DATA_BITS~q ),
	.datac(\inst|r_bit_index [0]),
	.datad(\inst|Selector9~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~0 .lut_mask = 16'h84F4;
defparam \inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N9
dffeas \inst|r_bit_index[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_bit_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_bit_index[0] .is_wysiwyg = "true";
defparam \inst|r_bit_index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N24
cycloneive_lcell_comb \inst|r_state.TX_STOP_BIT~1 (
// Equation(s):
// \inst|r_state.TX_STOP_BIT~1_combout  = (\inst|r_bit_index [0] & (\inst|LessThan2~2_combout  & \inst|r_bit_index [1]))

	.dataa(gnd),
	.datab(\inst|r_bit_index [0]),
	.datac(\inst|LessThan2~2_combout ),
	.datad(\inst|r_bit_index [1]),
	.cin(gnd),
	.combout(\inst|r_state.TX_STOP_BIT~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_state.TX_STOP_BIT~1 .lut_mask = 16'hC000;
defparam \inst|r_state.TX_STOP_BIT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N30
cycloneive_lcell_comb \inst|Selector9~1 (
// Equation(s):
// \inst|Selector9~1_combout  = (\inst|r_bit_index [2] & (((\inst|r_state.TX_DATA_BITS~q )) # (!\inst|Selector9~0_combout ))) # (!\inst|r_bit_index [2] & (((\inst|r_state.TX_STOP_BIT~1_combout  & \inst|r_state.TX_DATA_BITS~q ))))

	.dataa(\inst|Selector9~0_combout ),
	.datab(\inst|r_state.TX_STOP_BIT~1_combout ),
	.datac(\inst|r_bit_index [2]),
	.datad(\inst|r_state.TX_DATA_BITS~q ),
	.cin(gnd),
	.combout(\inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~1 .lut_mask = 16'hFC50;
defparam \inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N31
dffeas \inst|r_bit_index[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_bit_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_bit_index[2] .is_wysiwyg = "true";
defparam \inst|r_bit_index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y7_N8
cycloneive_lcell_comb \inst|Selector16~0 (
// Equation(s):
// \inst|Selector16~0_combout  = (\inst|r_state.TX_START_BIT~q  & ((\inst|LessThan2~1_combout ) # ((\inst|LessThan2~0_combout ) # (\inst|r_clock_count [8]))))

	.dataa(\inst|LessThan2~1_combout ),
	.datab(\inst|r_state.TX_START_BIT~q ),
	.datac(\inst|LessThan2~0_combout ),
	.datad(\inst|r_clock_count [8]),
	.cin(gnd),
	.combout(\inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector16~0 .lut_mask = 16'hCCC8;
defparam \inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N0
cycloneive_lcell_comb \inst|Selector16~1 (
// Equation(s):
// \inst|Selector16~1_combout  = (\inst|Selector16~0_combout ) # ((\inst|r_state.TX_DATA_BITS~q  & ((!\inst|r_state.TX_STOP_BIT~1_combout ) # (!\inst|r_bit_index [2]))))

	.dataa(\inst|r_bit_index [2]),
	.datab(\inst|r_state.TX_STOP_BIT~1_combout ),
	.datac(\inst|r_state.TX_DATA_BITS~q ),
	.datad(\inst|Selector16~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector16~1 .lut_mask = 16'hFF70;
defparam \inst|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N1
dffeas \inst|r_state.TX_DATA_BITS (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_state.TX_DATA_BITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_state.TX_DATA_BITS .is_wysiwyg = "true";
defparam \inst|r_state.TX_DATA_BITS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N4
cycloneive_lcell_comb \inst|Selector13~1 (
// Equation(s):
// \inst|Selector13~1_combout  = (!\inst|Selector13~0_combout  & (\inst|r_state.IDLE~q  & ((\inst|r_TX_DONE~q ) # (!\inst|r_state.TX_DATA_BITS~q ))))

	.dataa(\inst|Selector13~0_combout ),
	.datab(\inst|r_state.IDLE~q ),
	.datac(\inst|r_TX_DONE~q ),
	.datad(\inst|r_state.TX_DATA_BITS~q ),
	.cin(gnd),
	.combout(\inst|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~1 .lut_mask = 16'h4044;
defparam \inst|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y5_N5
dffeas \inst|r_TX_DONE (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_TX_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_TX_DONE .is_wysiwyg = "true";
defparam \inst|r_TX_DONE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N13
dffeas \inst4|r_color[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|out_color [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|r_state.CHANGEC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|r_color [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|r_color[0] .is_wysiwyg = "true";
defparam \inst4|r_color[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N10
cycloneive_lcell_comb \inst4|r_color[1]~feeder (
// Equation(s):
// \inst4|r_color[1]~feeder_combout  = \inst2|out_color [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|out_color [1]),
	.cin(gnd),
	.combout(\inst4|r_color[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|r_color[1]~feeder .lut_mask = 16'hFF00;
defparam \inst4|r_color[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y5_N11
dffeas \inst4|r_color[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|r_color[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|r_state.CHANGEC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|r_color [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|r_color[1] .is_wysiwyg = "true";
defparam \inst4|r_color[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N12
cycloneive_lcell_comb \inst4|r_state~7 (
// Equation(s):
// \inst4|r_state~7_combout  = (\inst2|out_color [0] & ((\inst2|out_color [1] $ (\inst4|r_color [1])) # (!\inst4|r_color [0]))) # (!\inst2|out_color [0] & ((\inst4|r_color [0]) # (\inst2|out_color [1] $ (\inst4|r_color [1]))))

	.dataa(\inst2|out_color [0]),
	.datab(\inst2|out_color [1]),
	.datac(\inst4|r_color [0]),
	.datad(\inst4|r_color [1]),
	.cin(gnd),
	.combout(\inst4|r_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|r_state~7 .lut_mask = 16'h7BDE;
defparam \inst4|r_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N18
cycloneive_lcell_comb \inst4|r_state~8 (
// Equation(s):
// \inst4|r_state~8_combout  = (!\inst|r_TX_DONE~q  & (!\inst4|r_state.CHANGEC~q  & \inst4|r_state~7_combout ))

	.dataa(gnd),
	.datab(\inst|r_TX_DONE~q ),
	.datac(\inst4|r_state.CHANGEC~q ),
	.datad(\inst4|r_state~7_combout ),
	.cin(gnd),
	.combout(\inst4|r_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|r_state~8 .lut_mask = 16'h0300;
defparam \inst4|r_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y5_N19
dffeas \inst4|r_state.CHANGEC (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|r_state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|r_state.CHANGEC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|r_state.CHANGEC .is_wysiwyg = "true";
defparam \inst4|r_state.CHANGEC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N8
cycloneive_lcell_comb \inst4|Selector0~0 (
// Equation(s):
// \inst4|Selector0~0_combout  = (\inst4|r_state.CHANGEC~q  & ((\inst2|out_color [1]) # (\inst2|out_color [0])))

	.dataa(gnd),
	.datab(\inst2|out_color [1]),
	.datac(\inst2|out_color [0]),
	.datad(\inst4|r_state.CHANGEC~q ),
	.cin(gnd),
	.combout(\inst4|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector0~0 .lut_mask = 16'hFC00;
defparam \inst4|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y5_N9
dffeas \inst4|detect (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|detect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|detect .is_wysiwyg = "true";
defparam \inst4|detect .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N28
cycloneive_lcell_comb \inst|Selector14~4 (
// Equation(s):
// \inst|Selector14~4_combout  = (\inst|Selector14~2_combout  & ((\inst4|detect~q ) # ((\inst|r_state.IDLE~q ) # (!\inst|LessThan0~0_combout ))))

	.dataa(\inst4|detect~q ),
	.datab(\inst|LessThan0~0_combout ),
	.datac(\inst|r_state.IDLE~q ),
	.datad(\inst|Selector14~2_combout ),
	.cin(gnd),
	.combout(\inst|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~4 .lut_mask = 16'hFB00;
defparam \inst|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y5_N29
dffeas \inst|r_state.IDLE (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_state.IDLE .is_wysiwyg = "true";
defparam \inst|r_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N6
cycloneive_lcell_comb \inst|Selector14~3 (
// Equation(s):
// \inst|Selector14~3_combout  = (\inst|LessThan0~0_combout  & !\inst4|detect~q )

	.dataa(gnd),
	.datab(\inst|LessThan0~0_combout ),
	.datac(\inst4|detect~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~3 .lut_mask = 16'h0C0C;
defparam \inst|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N22
cycloneive_lcell_comb \inst|Selector15~0 (
// Equation(s):
// \inst|Selector15~0_combout  = (\inst|LessThan2~2_combout  & (!\inst|r_state.IDLE~q  & ((!\inst|Selector14~3_combout )))) # (!\inst|LessThan2~2_combout  & ((\inst|r_state.TX_START_BIT~q ) # ((!\inst|r_state.IDLE~q  & !\inst|Selector14~3_combout ))))

	.dataa(\inst|LessThan2~2_combout ),
	.datab(\inst|r_state.IDLE~q ),
	.datac(\inst|r_state.TX_START_BIT~q ),
	.datad(\inst|Selector14~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~0 .lut_mask = 16'h5073;
defparam \inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y5_N23
dffeas \inst|r_state.TX_START_BIT (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_state.TX_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_state.TX_START_BIT .is_wysiwyg = "true";
defparam \inst|r_state.TX_START_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y7_N22
cycloneive_lcell_comb \inst|r_clock_count[3]~0 (
// Equation(s):
// \inst|r_clock_count[3]~0_combout  = (!\inst|r_state.TX_START_BIT~q  & !\inst|r_state.TX_DATA_BITS~q )

	.dataa(gnd),
	.datab(\inst|r_state.TX_START_BIT~q ),
	.datac(gnd),
	.datad(\inst|r_state.TX_DATA_BITS~q ),
	.cin(gnd),
	.combout(\inst|r_clock_count[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_clock_count[3]~0 .lut_mask = 16'h0033;
defparam \inst|r_clock_count[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y7_N24
cycloneive_lcell_comb \inst|r_clock_count[8]~1 (
// Equation(s):
// \inst|r_clock_count[8]~1_combout  = (\inst|r_state.IDLE~q  & (((\inst|r_clock_count[3]~0_combout  & !\inst|r_state.TX_STOP_BIT~q )) # (!\inst|LessThan2~2_combout )))

	.dataa(\inst|r_clock_count[3]~0_combout ),
	.datab(\inst|r_state.IDLE~q ),
	.datac(\inst|LessThan2~2_combout ),
	.datad(\inst|r_state.TX_STOP_BIT~q ),
	.cin(gnd),
	.combout(\inst|r_clock_count[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_clock_count[8]~1 .lut_mask = 16'h0C8C;
defparam \inst|r_clock_count[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N22
cycloneive_lcell_comb \inst|r_clock_count[6]~6 (
// Equation(s):
// \inst|r_clock_count[6]~6_combout  = (\inst|r_state.TX_STOP_BIT~q  & ((\inst|r_clock_count [6]) # ((\inst|r_clock_count[8]~1_combout  & \inst|Add0~15_combout )))) # (!\inst|r_state.TX_STOP_BIT~q  & (\inst|r_clock_count[8]~1_combout  & 
// ((\inst|Add0~15_combout ))))

	.dataa(\inst|r_state.TX_STOP_BIT~q ),
	.datab(\inst|r_clock_count[8]~1_combout ),
	.datac(\inst|r_clock_count [6]),
	.datad(\inst|Add0~15_combout ),
	.cin(gnd),
	.combout(\inst|r_clock_count[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_clock_count[6]~6 .lut_mask = 16'hECA0;
defparam \inst|r_clock_count[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y7_N23
dffeas \inst|r_clock_count[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|r_clock_count[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_clock_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_clock_count[6] .is_wysiwyg = "true";
defparam \inst|r_clock_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N30
cycloneive_lcell_comb \inst|LessThan2~1 (
// Equation(s):
// \inst|LessThan2~1_combout  = (\inst|r_clock_count [6]) # ((\inst|r_clock_count [7]) # ((\inst|r_clock_count [5]) # (\inst|r_clock_count [4])))

	.dataa(\inst|r_clock_count [6]),
	.datab(\inst|r_clock_count [7]),
	.datac(\inst|r_clock_count [5]),
	.datad(\inst|r_clock_count [4]),
	.cin(gnd),
	.combout(\inst|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan2~1 .lut_mask = 16'hFFFE;
defparam \inst|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y7_N30
cycloneive_lcell_comb \inst|LessThan2~2 (
// Equation(s):
// \inst|LessThan2~2_combout  = (\inst|LessThan2~1_combout ) # ((\inst|LessThan2~0_combout ) # (\inst|r_clock_count [8]))

	.dataa(\inst|LessThan2~1_combout ),
	.datab(gnd),
	.datac(\inst|LessThan2~0_combout ),
	.datad(\inst|r_clock_count [8]),
	.cin(gnd),
	.combout(\inst|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan2~2 .lut_mask = 16'hFFFA;
defparam \inst|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N18
cycloneive_lcell_comb \inst|r_state.TX_STOP_BIT~0 (
// Equation(s):
// \inst|r_state.TX_STOP_BIT~0_combout  = (\inst|r_bit_index [2] & \inst|r_state.TX_DATA_BITS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|r_bit_index [2]),
	.datad(\inst|r_state.TX_DATA_BITS~q ),
	.cin(gnd),
	.combout(\inst|r_state.TX_STOP_BIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_state.TX_STOP_BIT~0 .lut_mask = 16'hF000;
defparam \inst|r_state.TX_STOP_BIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N10
cycloneive_lcell_comb \inst|r_state.TX_STOP_BIT~2 (
// Equation(s):
// \inst|r_state.TX_STOP_BIT~2_combout  = (\inst|LessThan2~2_combout  & (\inst|r_state.TX_STOP_BIT~1_combout  & ((\inst|r_state.TX_STOP_BIT~0_combout )))) # (!\inst|LessThan2~2_combout  & ((\inst|r_state.TX_STOP_BIT~q ) # 
// ((\inst|r_state.TX_STOP_BIT~1_combout  & \inst|r_state.TX_STOP_BIT~0_combout ))))

	.dataa(\inst|LessThan2~2_combout ),
	.datab(\inst|r_state.TX_STOP_BIT~1_combout ),
	.datac(\inst|r_state.TX_STOP_BIT~q ),
	.datad(\inst|r_state.TX_STOP_BIT~0_combout ),
	.cin(gnd),
	.combout(\inst|r_state.TX_STOP_BIT~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_state.TX_STOP_BIT~2 .lut_mask = 16'hDC50;
defparam \inst|r_state.TX_STOP_BIT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N11
dffeas \inst|r_state.TX_STOP_BIT (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|r_state.TX_STOP_BIT~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_state.TX_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_state.TX_STOP_BIT .is_wysiwyg = "true";
defparam \inst|r_state.TX_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N14
cycloneive_lcell_comb \inst|Selector19~0 (
// Equation(s):
// \inst|Selector19~0_combout  = (\inst|r_state.TX_STOP_BIT~q  & (\inst|next [2] $ (((\inst|next [1] & !\inst|next [0])))))

	.dataa(\inst|r_state.TX_STOP_BIT~q ),
	.datab(\inst|next [1]),
	.datac(\inst|next [2]),
	.datad(\inst|next [0]),
	.cin(gnd),
	.combout(\inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~0 .lut_mask = 16'hA028;
defparam \inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N15
dffeas \inst|next[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|next[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next[2] .is_wysiwyg = "true";
defparam \inst|next[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N2
cycloneive_lcell_comb \inst|r_data_bits~16 (
// Equation(s):
// \inst|r_data_bits~16_combout  = (\inst|next [3] & ((\inst|next [2] & (\inst|next [0] & \inst|next [1])) # (!\inst|next [2] & (\inst|next [0] $ (\inst|next [1])))))

	.dataa(\inst|next [2]),
	.datab(\inst|next [0]),
	.datac(\inst|next [3]),
	.datad(\inst|next [1]),
	.cin(gnd),
	.combout(\inst|r_data_bits~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~16 .lut_mask = 16'h9040;
defparam \inst|r_data_bits~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N8
cycloneive_lcell_comb \inst|r_data_bits~17 (
// Equation(s):
// \inst|r_data_bits~17_combout  = (\inst|r_data_bits~16_combout  & (((\inst2|out_color [1]) # (!\inst|next [2])) # (!\inst2|out_color [0])))

	.dataa(\inst2|out_color [0]),
	.datab(\inst|r_data_bits~16_combout ),
	.datac(\inst2|out_color [1]),
	.datad(\inst|next [2]),
	.cin(gnd),
	.combout(\inst|r_data_bits~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~17 .lut_mask = 16'hC4CC;
defparam \inst|r_data_bits~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y6_N9
dffeas \inst|r_data_bits[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|r_data_bits~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_data_bits [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_data_bits[4] .is_wysiwyg = "true";
defparam \inst|r_data_bits[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y7_N12
cycloneive_lcell_comb \inst|r_data_bits~15 (
// Equation(s):
// \inst|r_data_bits~15_combout  = (\inst|next [3] & ((\inst|next [1] & (\inst|next [0] $ (!\inst|next [2]))) # (!\inst|next [1] & ((!\inst|next [2]) # (!\inst|next [0])))))

	.dataa(\inst|next [1]),
	.datab(\inst|next [0]),
	.datac(\inst|next [3]),
	.datad(\inst|next [2]),
	.cin(gnd),
	.combout(\inst|r_data_bits~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~15 .lut_mask = 16'h9070;
defparam \inst|r_data_bits~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y7_N13
dffeas \inst|r_data_bits[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|r_data_bits~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_data_bits [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_data_bits[6] .is_wysiwyg = "true";
defparam \inst|r_data_bits[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N26
cycloneive_lcell_comb \inst|Selector12~1 (
// Equation(s):
// \inst|Selector12~1_combout  = (!\inst|r_bit_index [0] & ((\inst|r_bit_index [1] & ((\inst|r_data_bits [6]))) # (!\inst|r_bit_index [1] & (\inst|r_data_bits [4]))))

	.dataa(\inst|r_data_bits [4]),
	.datab(\inst|r_data_bits [6]),
	.datac(\inst|r_bit_index [0]),
	.datad(\inst|r_bit_index [1]),
	.cin(gnd),
	.combout(\inst|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~1 .lut_mask = 16'h0C0A;
defparam \inst|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N26
cycloneive_lcell_comb \inst|r_data_bits~18 (
// Equation(s):
// \inst|r_data_bits~18_combout  = (\inst|next [2] & (\inst|next [3] & (\inst|next [0] $ (\inst|next [1])))) # (!\inst|next [2] & (\inst|next [0] & (\inst|next [3] $ (!\inst|next [1]))))

	.dataa(\inst|next [2]),
	.datab(\inst|next [0]),
	.datac(\inst|next [3]),
	.datad(\inst|next [1]),
	.cin(gnd),
	.combout(\inst|r_data_bits~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~18 .lut_mask = 16'h6084;
defparam \inst|r_data_bits~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y6_N27
dffeas \inst|r_data_bits[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|r_data_bits~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_data_bits [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_data_bits[5] .is_wysiwyg = "true";
defparam \inst|r_data_bits[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N12
cycloneive_lcell_comb \inst|Selector12~2 (
// Equation(s):
// \inst|Selector12~2_combout  = (\inst|Selector12~1_combout ) # ((\inst|r_bit_index [0] & (\inst|r_data_bits [5] & !\inst|r_bit_index [1])))

	.dataa(\inst|Selector12~1_combout ),
	.datab(\inst|r_bit_index [0]),
	.datac(\inst|r_data_bits [5]),
	.datad(\inst|r_bit_index [1]),
	.cin(gnd),
	.combout(\inst|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~2 .lut_mask = 16'hAAEA;
defparam \inst|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N24
cycloneive_lcell_comb \inst|r_data_bits~1 (
// Equation(s):
// \inst|r_data_bits~1_combout  = (\inst2|out_color [0] & !\inst2|out_color [1])

	.dataa(\inst2|out_color [0]),
	.datab(gnd),
	.datac(\inst2|out_color [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|r_data_bits~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~1 .lut_mask = 16'h0A0A;
defparam \inst|r_data_bits~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N30
cycloneive_lcell_comb \inst|r_data_bits~2 (
// Equation(s):
// \inst|r_data_bits~2_combout  = (\inst|next [2] & (!\inst|next [1] & ((\inst|next [0]) # (\inst|r_data_bits~1_combout ))))

	.dataa(\inst|next [2]),
	.datab(\inst|next [0]),
	.datac(\inst|r_data_bits~1_combout ),
	.datad(\inst|next [1]),
	.cin(gnd),
	.combout(\inst|r_data_bits~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~2 .lut_mask = 16'h00A8;
defparam \inst|r_data_bits~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N20
cycloneive_lcell_comb \inst|r_data_bits~3 (
// Equation(s):
// \inst|r_data_bits~3_combout  = (((!\inst2|out_color [0] & \inst2|out_color [1])) # (!\inst|next [2])) # (!\inst|next [0])

	.dataa(\inst2|out_color [0]),
	.datab(\inst|next [0]),
	.datac(\inst2|out_color [1]),
	.datad(\inst|next [2]),
	.cin(gnd),
	.combout(\inst|r_data_bits~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~3 .lut_mask = 16'h73FF;
defparam \inst|r_data_bits~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N14
cycloneive_lcell_comb \inst|r_data_bits~4 (
// Equation(s):
// \inst|r_data_bits~4_combout  = (\inst|next [3] & ((\inst|r_data_bits~2_combout ) # ((\inst|next [1] & \inst|r_data_bits~3_combout ))))

	.dataa(\inst|r_data_bits~2_combout ),
	.datab(\inst|next [1]),
	.datac(\inst|next [3]),
	.datad(\inst|r_data_bits~3_combout ),
	.cin(gnd),
	.combout(\inst|r_data_bits~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~4 .lut_mask = 16'hE0A0;
defparam \inst|r_data_bits~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y6_N15
dffeas \inst|r_data_bits[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|r_data_bits~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_data_bits [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_data_bits[2] .is_wysiwyg = "true";
defparam \inst|r_data_bits[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N16
cycloneive_lcell_comb \inst|r_data_bits~5 (
// Equation(s):
// \inst|r_data_bits~5_combout  = (!\inst|next [3] & (\inst|next [0] & (!\inst|next [2] & !\inst|next [1])))

	.dataa(\inst|next [3]),
	.datab(\inst|next [0]),
	.datac(\inst|next [2]),
	.datad(\inst|next [1]),
	.cin(gnd),
	.combout(\inst|r_data_bits~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~5 .lut_mask = 16'h0004;
defparam \inst|r_data_bits~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N22
cycloneive_lcell_comb \inst|r_data_bits~6 (
// Equation(s):
// \inst|r_data_bits~6_combout  = (\inst|next [3] & (\inst|next [2] $ (\inst|next [0] $ (\inst|next [1]))))

	.dataa(\inst|next [2]),
	.datab(\inst|next [0]),
	.datac(\inst|next [3]),
	.datad(\inst|next [1]),
	.cin(gnd),
	.combout(\inst|r_data_bits~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~6 .lut_mask = 16'h9060;
defparam \inst|r_data_bits~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N12
cycloneive_lcell_comb \inst|r_data_bits~7 (
// Equation(s):
// \inst|r_data_bits~7_combout  = (\inst|next [1] & (\inst|next [2] & (\inst2|out_color [0] $ (\inst2|out_color [1]))))

	.dataa(\inst2|out_color [0]),
	.datab(\inst|next [1]),
	.datac(\inst2|out_color [1]),
	.datad(\inst|next [2]),
	.cin(gnd),
	.combout(\inst|r_data_bits~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~7 .lut_mask = 16'h4800;
defparam \inst|r_data_bits~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N16
cycloneive_lcell_comb \inst|r_data_bits~8 (
// Equation(s):
// \inst|r_data_bits~8_combout  = (\inst|r_data_bits~5_combout ) # ((\inst|r_data_bits~6_combout  & !\inst|r_data_bits~7_combout ))

	.dataa(\inst|r_data_bits~5_combout ),
	.datab(gnd),
	.datac(\inst|r_data_bits~6_combout ),
	.datad(\inst|r_data_bits~7_combout ),
	.cin(gnd),
	.combout(\inst|r_data_bits~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~8 .lut_mask = 16'hAAFA;
defparam \inst|r_data_bits~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y6_N17
dffeas \inst|r_data_bits[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|r_data_bits~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_data_bits [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_data_bits[1] .is_wysiwyg = "true";
defparam \inst|r_data_bits[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N10
cycloneive_lcell_comb \inst|r_data_bits~9 (
// Equation(s):
// \inst|r_data_bits~9_combout  = (\inst|next [3] & ((\inst2|out_color [0]) # ((!\inst2|out_color [1]) # (!\inst|next [0]))))

	.dataa(\inst2|out_color [0]),
	.datab(\inst|next [0]),
	.datac(\inst2|out_color [1]),
	.datad(\inst|next [3]),
	.cin(gnd),
	.combout(\inst|r_data_bits~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~9 .lut_mask = 16'hBF00;
defparam \inst|r_data_bits~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N0
cycloneive_lcell_comb \inst|r_data_bits~10 (
// Equation(s):
// \inst|r_data_bits~10_combout  = (\inst|r_data_bits~5_combout ) # ((\inst|next [2] & (\inst|next [1] & \inst|r_data_bits~9_combout )))

	.dataa(\inst|next [2]),
	.datab(\inst|next [1]),
	.datac(\inst|r_data_bits~5_combout ),
	.datad(\inst|r_data_bits~9_combout ),
	.cin(gnd),
	.combout(\inst|r_data_bits~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~10 .lut_mask = 16'hF8F0;
defparam \inst|r_data_bits~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N18
cycloneive_lcell_comb \inst|r_data_bits~11 (
// Equation(s):
// \inst|r_data_bits~11_combout  = (\inst|next [3] & (((\inst|next [0])) # (!\inst|r_data_bits~1_combout ))) # (!\inst|next [3] & (((\inst|r_data_bits~10_combout  & \inst|next [0]))))

	.dataa(\inst|r_data_bits~1_combout ),
	.datab(\inst|r_data_bits~10_combout ),
	.datac(\inst|next [3]),
	.datad(\inst|next [0]),
	.cin(gnd),
	.combout(\inst|r_data_bits~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~11 .lut_mask = 16'hFC50;
defparam \inst|r_data_bits~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N28
cycloneive_lcell_comb \inst|r_data_bits[0]~0 (
// Equation(s):
// \inst|r_data_bits[0]~0_combout  = (\inst|next [1] & ((\inst|r_data_bits~10_combout ))) # (!\inst|next [1] & (\inst|r_data_bits~11_combout ))

	.dataa(\inst|r_data_bits~11_combout ),
	.datab(\inst|next [1]),
	.datac(gnd),
	.datad(\inst|r_data_bits~10_combout ),
	.cin(gnd),
	.combout(\inst|r_data_bits[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits[0]~0 .lut_mask = 16'hEE22;
defparam \inst|r_data_bits[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N4
cycloneive_lcell_comb \inst|r_data_bits~12 (
// Equation(s):
// \inst|r_data_bits~12_combout  = (\inst|next [3]) # (\inst|r_data_bits~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|next [3]),
	.datad(\inst|r_data_bits~10_combout ),
	.cin(gnd),
	.combout(\inst|r_data_bits~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~12 .lut_mask = 16'hFFF0;
defparam \inst|r_data_bits~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y6_N29
dffeas \inst|r_data_bits[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|r_data_bits[0]~0_combout ),
	.asdata(\inst|r_data_bits~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|next [2]),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_data_bits [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_data_bits[0] .is_wysiwyg = "true";
defparam \inst|r_data_bits[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N14
cycloneive_lcell_comb \inst|Mux0~0 (
// Equation(s):
// \inst|Mux0~0_combout  = (\inst|r_bit_index [0] & ((\inst|r_data_bits [1]) # ((\inst|r_bit_index [1])))) # (!\inst|r_bit_index [0] & (((\inst|r_data_bits [0] & !\inst|r_bit_index [1]))))

	.dataa(\inst|r_data_bits [1]),
	.datab(\inst|r_data_bits [0]),
	.datac(\inst|r_bit_index [0]),
	.datad(\inst|r_bit_index [1]),
	.cin(gnd),
	.combout(\inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~0 .lut_mask = 16'hF0AC;
defparam \inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N2
cycloneive_lcell_comb \inst|r_data_bits~13 (
// Equation(s):
// \inst|r_data_bits~13_combout  = (\inst|next [1] & ((\inst|next [0] & ((\inst|r_data_bits~1_combout ) # (!\inst|next [2]))) # (!\inst|next [0] & (\inst|next [2])))) # (!\inst|next [1] & (\inst|next [0] $ ((!\inst|next [2]))))

	.dataa(\inst|next [1]),
	.datab(\inst|next [0]),
	.datac(\inst|next [2]),
	.datad(\inst|r_data_bits~1_combout ),
	.cin(gnd),
	.combout(\inst|r_data_bits~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~13 .lut_mask = 16'hE969;
defparam \inst|r_data_bits~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N6
cycloneive_lcell_comb \inst|r_data_bits~14 (
// Equation(s):
// \inst|r_data_bits~14_combout  = (\inst|next [3] & \inst|r_data_bits~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|next [3]),
	.datad(\inst|r_data_bits~13_combout ),
	.cin(gnd),
	.combout(\inst|r_data_bits~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_data_bits~14 .lut_mask = 16'hF000;
defparam \inst|r_data_bits~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y6_N7
dffeas \inst|r_data_bits[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|r_data_bits~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_data_bits [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_data_bits[3] .is_wysiwyg = "true";
defparam \inst|r_data_bits[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N4
cycloneive_lcell_comb \inst|Mux0~1 (
// Equation(s):
// \inst|Mux0~1_combout  = (\inst|Mux0~0_combout  & (((\inst|r_data_bits [3]) # (!\inst|r_bit_index [1])))) # (!\inst|Mux0~0_combout  & (\inst|r_data_bits [2] & ((\inst|r_bit_index [1]))))

	.dataa(\inst|r_data_bits [2]),
	.datab(\inst|Mux0~0_combout ),
	.datac(\inst|r_data_bits [3]),
	.datad(\inst|r_bit_index [1]),
	.cin(gnd),
	.combout(\inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~1 .lut_mask = 16'hE2CC;
defparam \inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N28
cycloneive_lcell_comb \inst|Selector12~0 (
// Equation(s):
// \inst|Selector12~0_combout  = (\inst|r_state.TX_STOP_BIT~q ) # ((!\inst|r_bit_index [2] & (\inst|r_state.TX_DATA_BITS~q  & \inst|Mux0~1_combout )))

	.dataa(\inst|r_bit_index [2]),
	.datab(\inst|r_state.TX_DATA_BITS~q ),
	.datac(\inst|Mux0~1_combout ),
	.datad(\inst|r_state.TX_STOP_BIT~q ),
	.cin(gnd),
	.combout(\inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~0 .lut_mask = 16'hFF40;
defparam \inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N16
cycloneive_lcell_comb \inst|Selector12~3 (
// Equation(s):
// \inst|Selector12~3_combout  = (\inst|r_state.IDLE~q  & (!\inst|Selector12~0_combout  & ((!\inst|r_state.TX_STOP_BIT~0_combout ) # (!\inst|Selector12~2_combout ))))

	.dataa(\inst|Selector12~2_combout ),
	.datab(\inst|r_state.TX_STOP_BIT~0_combout ),
	.datac(\inst|r_state.IDLE~q ),
	.datad(\inst|Selector12~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~3 .lut_mask = 16'h0070;
defparam \inst|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N17
dffeas \inst|r_TX_SERIAL (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector12~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_TX_SERIAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_TX_SERIAL .is_wysiwyg = "true";
defparam \inst|r_TX_SERIAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N4
cycloneive_lcell_comb \inst2|Selector0~0 (
// Equation(s):
// \inst2|Selector0~0_combout  = (!\inst2|r_state.GREEN_START~q  & (\inst2|r_state.IDLE~q  & ((\inst2|s2~q ) # (!\inst2|WideOr0~combout ))))

	.dataa(\inst2|WideOr0~combout ),
	.datab(\inst2|r_state.GREEN_START~q ),
	.datac(\inst2|s2~q ),
	.datad(\inst2|r_state.IDLE~q ),
	.cin(gnd),
	.combout(\inst2|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector0~0 .lut_mask = 16'h3100;
defparam \inst2|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y2_N5
dffeas \inst2|s2 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst2|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|s2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|s2 .is_wysiwyg = "true";
defparam \inst2|s2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N30
cycloneive_lcell_comb \inst2|Selector1~0 (
// Equation(s):
// \inst2|Selector1~0_combout  = (\inst2|r_state.GREEN_START~q ) # ((\inst2|r_state.BLUE_START~q ) # ((\inst2|WideOr0~combout  & \inst2|s3~q )))

	.dataa(\inst2|WideOr0~combout ),
	.datab(\inst2|r_state.GREEN_START~q ),
	.datac(\inst2|s3~q ),
	.datad(\inst2|r_state.BLUE_START~q ),
	.cin(gnd),
	.combout(\inst2|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector1~0 .lut_mask = 16'hFFEC;
defparam \inst2|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y2_N31
dffeas \inst2|s3 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst2|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|s3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|s3 .is_wysiwyg = "true";
defparam \inst2|s3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N10
cycloneive_lcell_comb \inst2|always1~2 (
// Equation(s):
// \inst2|always1~2_combout  = (\inst2|c_counter [3] & (\inst2|c_counter [4] & (\inst2|c_counter [6] & \inst2|c_counter [5])))

	.dataa(\inst2|c_counter [3]),
	.datab(\inst2|c_counter [4]),
	.datac(\inst2|c_counter [6]),
	.datad(\inst2|c_counter [5]),
	.cin(gnd),
	.combout(\inst2|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always1~2 .lut_mask = 16'h8000;
defparam \inst2|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N8
cycloneive_lcell_comb \inst2|always1~0 (
// Equation(s):
// \inst2|always1~0_combout  = ((!\inst2|c_counter [2] & ((!\inst2|c_counter [1]) # (!\inst2|c_counter [0])))) # (!\inst2|c_counter [3])

	.dataa(\inst2|c_counter [3]),
	.datab(\inst2|c_counter [2]),
	.datac(\inst2|c_counter [0]),
	.datad(\inst2|c_counter [1]),
	.cin(gnd),
	.combout(\inst2|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always1~0 .lut_mask = 16'h5777;
defparam \inst2|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y2_N0
cycloneive_lcell_comb \inst2|always1~1 (
// Equation(s):
// \inst2|always1~1_combout  = (!\inst2|c_counter [5] & (!\inst2|c_counter [6] & (\inst2|always1~0_combout  & !\inst2|c_counter [4])))

	.dataa(\inst2|c_counter [5]),
	.datab(\inst2|c_counter [6]),
	.datac(\inst2|always1~0_combout ),
	.datad(\inst2|c_counter [4]),
	.cin(gnd),
	.combout(\inst2|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always1~1 .lut_mask = 16'h0010;
defparam \inst2|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y2_N24
cycloneive_lcell_comb \inst2|always1~3 (
// Equation(s):
// \inst2|always1~3_combout  = (!\inst2|c_counter [8] & (!\inst2|c_counter [7] & (!\inst2|always1~2_combout  & !\inst2|always1~1_combout )))

	.dataa(\inst2|c_counter [8]),
	.datab(\inst2|c_counter [7]),
	.datac(\inst2|always1~2_combout ),
	.datad(\inst2|always1~1_combout ),
	.cin(gnd),
	.combout(\inst2|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always1~3 .lut_mask = 16'h0001;
defparam \inst2|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y2_N25
dffeas \inst2|LED (
	.clk(\c_clk~input_o ),
	.d(\inst2|always1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|LED~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|LED .is_wysiwyg = "true";
defparam \inst2|LED .power_up = "low";
// synopsys translate_on

endmodule
