Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Mar 27 17:15:00 2019
| Host         : cyclops running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
| Design       : aes_api
| Device       : 7vx690t-ffg1761
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 258 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.951        0.000                      0                11720        0.054        0.000                      0                11720        4.450        0.000                       0                  9041  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.951        0.000                      0                11720        0.054        0.000                      0                11720        4.450        0.000                       0                  9041  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/r_counter_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage7/r_phase_reg[2]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 2.650ns (68.867%)  route 1.198ns (31.133%))
  Logic Levels:           34  (CARRY4=32 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage2p/r_counter_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.324 r  gcm_aes_instance/stage2p/r_counter_reg[127]/Q
                         net (fo=8, unplaced)         0.208     1.532    gcm_aes_instance/stage2p/D[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.365     1.897 r  gcm_aes_instance/stage2p/r_counter_reg[126]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.897    gcm_aes_instance/stage2p/r_counter_reg[126]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.947 r  gcm_aes_instance/stage2p/r_counter_reg[122]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.947    gcm_aes_instance/stage2p/r_counter_reg[122]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.997 r  gcm_aes_instance/stage2p/r_counter_reg[118]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.997    gcm_aes_instance/stage2p/r_counter_reg[118]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.047 r  gcm_aes_instance/stage2p/r_counter_reg[114]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.047    gcm_aes_instance/stage2p/r_counter_reg[114]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.097 r  gcm_aes_instance/stage2p/r_counter_reg[110]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.097    gcm_aes_instance/stage2p/r_counter_reg[110]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.147 r  gcm_aes_instance/stage2p/r_counter_reg[106]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.147    gcm_aes_instance/stage2p/r_counter_reg[106]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.197 r  gcm_aes_instance/stage2p/r_counter_reg[102]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.197    gcm_aes_instance/stage2p/r_counter_reg[102]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.247 r  gcm_aes_instance/stage2p/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.247    gcm_aes_instance/stage1/r_counter_reg[95]_2[0]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.297 r  gcm_aes_instance/stage1/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.297    gcm_aes_instance/stage1/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.347 r  gcm_aes_instance/stage1/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.347    gcm_aes_instance/stage1/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.397 r  gcm_aes_instance/stage1/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.397    gcm_aes_instance/stage1/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.447 r  gcm_aes_instance/stage1/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.447    gcm_aes_instance/stage1/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.497 r  gcm_aes_instance/stage1/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.497    gcm_aes_instance/stage1/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.547 r  gcm_aes_instance/stage1/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.547    gcm_aes_instance/stage1/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.597 r  gcm_aes_instance/stage1/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.597    gcm_aes_instance/stage1/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.647 r  gcm_aes_instance/stage1/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.647    gcm_aes_instance/stage1/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.697 r  gcm_aes_instance/stage1/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.697    gcm_aes_instance/stage1/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.747 r  gcm_aes_instance/stage1/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.747    gcm_aes_instance/stage1/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.797 r  gcm_aes_instance/stage1/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.797    gcm_aes_instance/stage1/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.847 r  gcm_aes_instance/stage1/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.847    gcm_aes_instance/stage1/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.897 r  gcm_aes_instance/stage1/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.897    gcm_aes_instance/stage1/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.947 r  gcm_aes_instance/stage1/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.947    gcm_aes_instance/stage1/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.997 r  gcm_aes_instance/stage1/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.997    gcm_aes_instance/stage1/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.047 r  gcm_aes_instance/stage1/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.047    gcm_aes_instance/stage1/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.097 r  gcm_aes_instance/stage1/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.097    gcm_aes_instance/stage1/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.147 r  gcm_aes_instance/stage1/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007     3.154    gcm_aes_instance/stage1/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.204 r  gcm_aes_instance/stage1/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.204    gcm_aes_instance/stage1/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.254 r  gcm_aes_instance/stage1/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.254    gcm_aes_instance/stage1/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.304 r  gcm_aes_instance/stage1/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.304    gcm_aes_instance/stage1/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.420 f  gcm_aes_instance/stage1/r_counter_reg[7]_i_2/O[2]
                         net (fo=6, unplaced)         0.409     3.829    gcm_aes_instance/stage1/w_counter0[119]
                         LUT5 (Prop_lut5_I0_O)        0.126     3.955 r  gcm_aes_instance/stage1/r_invalid_i_19/O
                         net (fo=1, unplaced)         0.000     3.955    gcm_aes_instance/stage1/r_invalid_i_19_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.128 r  gcm_aes_instance/stage1/r_invalid_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     4.128    gcm_aes_instance/stage1/r_invalid_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     4.250 f  gcm_aes_instance/stage1/r_invalid_reg_i_3/CO[2]
                         net (fo=4, unplaced)         0.401     4.651    gcm_aes_instance/stage1/r_invalid_reg_0[0]
                         LUT3 (Prop_lut3_I0_O)        0.122     4.773 r  gcm_aes_instance/stage1/r_phase_reg[2]_srl12_i_1/O
                         net (fo=1, unplaced)         0.173     4.946    gcm_aes_instance/stage7/r_invalid_reg[0]
                         SRL16E                                       r  gcm_aes_instance/stage7/r_phase_reg[2]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         SRL16E                                       r  gcm_aes_instance/stage7/r_phase_reg[2]_srl12/CLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.021    10.897    gcm_aes_instance/stage7/r_phase_reg[2]_srl12
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/r_counter_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage7/r_phase_reg[1]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 2.656ns (69.347%)  route 1.174ns (30.653%))
  Logic Levels:           34  (CARRY4=32 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage2p/r_counter_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.324 r  gcm_aes_instance/stage2p/r_counter_reg[127]/Q
                         net (fo=8, unplaced)         0.208     1.532    gcm_aes_instance/stage2p/D[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.365     1.897 r  gcm_aes_instance/stage2p/r_counter_reg[126]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.897    gcm_aes_instance/stage2p/r_counter_reg[126]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.947 r  gcm_aes_instance/stage2p/r_counter_reg[122]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.947    gcm_aes_instance/stage2p/r_counter_reg[122]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.997 r  gcm_aes_instance/stage2p/r_counter_reg[118]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.997    gcm_aes_instance/stage2p/r_counter_reg[118]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.047 r  gcm_aes_instance/stage2p/r_counter_reg[114]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.047    gcm_aes_instance/stage2p/r_counter_reg[114]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.097 r  gcm_aes_instance/stage2p/r_counter_reg[110]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.097    gcm_aes_instance/stage2p/r_counter_reg[110]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.147 r  gcm_aes_instance/stage2p/r_counter_reg[106]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.147    gcm_aes_instance/stage2p/r_counter_reg[106]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.197 r  gcm_aes_instance/stage2p/r_counter_reg[102]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.197    gcm_aes_instance/stage2p/r_counter_reg[102]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.247 r  gcm_aes_instance/stage2p/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.247    gcm_aes_instance/stage1/r_counter_reg[95]_2[0]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.297 r  gcm_aes_instance/stage1/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.297    gcm_aes_instance/stage1/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.347 r  gcm_aes_instance/stage1/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.347    gcm_aes_instance/stage1/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.397 r  gcm_aes_instance/stage1/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.397    gcm_aes_instance/stage1/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.447 r  gcm_aes_instance/stage1/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.447    gcm_aes_instance/stage1/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.497 r  gcm_aes_instance/stage1/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.497    gcm_aes_instance/stage1/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.547 r  gcm_aes_instance/stage1/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.547    gcm_aes_instance/stage1/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.597 r  gcm_aes_instance/stage1/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.597    gcm_aes_instance/stage1/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.647 r  gcm_aes_instance/stage1/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.647    gcm_aes_instance/stage1/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.697 r  gcm_aes_instance/stage1/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.697    gcm_aes_instance/stage1/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.747 r  gcm_aes_instance/stage1/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.747    gcm_aes_instance/stage1/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.797 r  gcm_aes_instance/stage1/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.797    gcm_aes_instance/stage1/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.847 r  gcm_aes_instance/stage1/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.847    gcm_aes_instance/stage1/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.897 r  gcm_aes_instance/stage1/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.897    gcm_aes_instance/stage1/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.947 r  gcm_aes_instance/stage1/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.947    gcm_aes_instance/stage1/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.997 r  gcm_aes_instance/stage1/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.997    gcm_aes_instance/stage1/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.047 r  gcm_aes_instance/stage1/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.047    gcm_aes_instance/stage1/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.097 r  gcm_aes_instance/stage1/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.097    gcm_aes_instance/stage1/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.147 r  gcm_aes_instance/stage1/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007     3.154    gcm_aes_instance/stage1/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.204 r  gcm_aes_instance/stage1/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.204    gcm_aes_instance/stage1/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.254 r  gcm_aes_instance/stage1/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.254    gcm_aes_instance/stage1/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.304 r  gcm_aes_instance/stage1/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.304    gcm_aes_instance/stage1/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.420 f  gcm_aes_instance/stage1/r_counter_reg[7]_i_2/O[2]
                         net (fo=6, unplaced)         0.409     3.829    gcm_aes_instance/stage1/w_counter0[119]
                         LUT5 (Prop_lut5_I0_O)        0.126     3.955 r  gcm_aes_instance/stage1/r_phase_reg[1]_srl12_i_18/O
                         net (fo=1, unplaced)         0.000     3.955    gcm_aes_instance/stage1/r_phase_reg[1]_srl12_i_18_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.128 r  gcm_aes_instance/stage1/r_phase_reg[1]_srl12_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.128    gcm_aes_instance/stage1/r_phase_reg[1]_srl12_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     4.250 f  gcm_aes_instance/stage1/r_phase_reg[1]_srl12_i_2/CO[2]
                         net (fo=1, unplaced)         0.377     4.627    gcm_aes_instance/stage1/o_phase1
                         LUT4 (Prop_lut4_I1_O)        0.128     4.755 r  gcm_aes_instance/stage1/r_phase_reg[1]_srl12_i_1/O
                         net (fo=1, unplaced)         0.173     4.928    gcm_aes_instance/stage7/r_invalid_reg[1]
                         SRL16E                                       r  gcm_aes_instance/stage7/r_phase_reg[1]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         SRL16E                                       r  gcm_aes_instance/stage7/r_phase_reg[1]_srl12/CLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.021    10.897    gcm_aes_instance/stage7/r_phase_reg[1]_srl12
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/r_counter_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage7/r_phase_reg[0]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 2.682ns (71.577%)  route 1.065ns (28.423%))
  Logic Levels:           34  (CARRY4=32 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage2p/r_counter_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.324 r  gcm_aes_instance/stage2p/r_counter_reg[127]/Q
                         net (fo=8, unplaced)         0.208     1.532    gcm_aes_instance/stage2p/D[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.365     1.897 r  gcm_aes_instance/stage2p/r_counter_reg[126]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.897    gcm_aes_instance/stage2p/r_counter_reg[126]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.947 r  gcm_aes_instance/stage2p/r_counter_reg[122]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.947    gcm_aes_instance/stage2p/r_counter_reg[122]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.997 r  gcm_aes_instance/stage2p/r_counter_reg[118]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.997    gcm_aes_instance/stage2p/r_counter_reg[118]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.047 r  gcm_aes_instance/stage2p/r_counter_reg[114]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.047    gcm_aes_instance/stage2p/r_counter_reg[114]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.097 r  gcm_aes_instance/stage2p/r_counter_reg[110]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.097    gcm_aes_instance/stage2p/r_counter_reg[110]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.147 r  gcm_aes_instance/stage2p/r_counter_reg[106]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.147    gcm_aes_instance/stage2p/r_counter_reg[106]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.197 r  gcm_aes_instance/stage2p/r_counter_reg[102]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.197    gcm_aes_instance/stage2p/r_counter_reg[102]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.247 r  gcm_aes_instance/stage2p/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.247    gcm_aes_instance/stage1/r_counter_reg[95]_2[0]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.297 r  gcm_aes_instance/stage1/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.297    gcm_aes_instance/stage1/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.347 r  gcm_aes_instance/stage1/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.347    gcm_aes_instance/stage1/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.397 r  gcm_aes_instance/stage1/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.397    gcm_aes_instance/stage1/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.447 r  gcm_aes_instance/stage1/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.447    gcm_aes_instance/stage1/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.497 r  gcm_aes_instance/stage1/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.497    gcm_aes_instance/stage1/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.547 r  gcm_aes_instance/stage1/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.547    gcm_aes_instance/stage1/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.597 r  gcm_aes_instance/stage1/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.597    gcm_aes_instance/stage1/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.647 r  gcm_aes_instance/stage1/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.647    gcm_aes_instance/stage1/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.697 r  gcm_aes_instance/stage1/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.697    gcm_aes_instance/stage1/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.747 r  gcm_aes_instance/stage1/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.747    gcm_aes_instance/stage1/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.797 r  gcm_aes_instance/stage1/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.797    gcm_aes_instance/stage1/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.847 r  gcm_aes_instance/stage1/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.847    gcm_aes_instance/stage1/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.897 r  gcm_aes_instance/stage1/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.897    gcm_aes_instance/stage1/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.947 r  gcm_aes_instance/stage1/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.947    gcm_aes_instance/stage1/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.997 r  gcm_aes_instance/stage1/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.997    gcm_aes_instance/stage1/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.047 r  gcm_aes_instance/stage1/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.047    gcm_aes_instance/stage1/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.097 r  gcm_aes_instance/stage1/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.097    gcm_aes_instance/stage1/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.147 r  gcm_aes_instance/stage1/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007     3.154    gcm_aes_instance/stage1/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.204 r  gcm_aes_instance/stage1/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.204    gcm_aes_instance/stage1/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.254 r  gcm_aes_instance/stage1/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.254    gcm_aes_instance/stage1/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.304 r  gcm_aes_instance/stage1/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.304    gcm_aes_instance/stage1/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.354 r  gcm_aes_instance/stage1/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.354    gcm_aes_instance/stage1/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.470 r  gcm_aes_instance/stage1/r_counter_reg[3]_i_2/O[2]
                         net (fo=6, unplaced)         0.409     3.879    gcm_aes_instance/stage1/w_counter0[123]
                         LUT6 (Prop_lut6_I0_O)        0.126     4.005 r  gcm_aes_instance/stage1/r_invalid_i_6/O
                         net (fo=1, unplaced)         0.000     4.005    gcm_aes_instance/stage1/r_invalid_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     4.282 r  gcm_aes_instance/stage1/r_invalid_reg_i_2/CO[2]
                         net (fo=4, unplaced)         0.268     4.550    gcm_aes_instance/stage7/r_new_instance_reg[0]
                         LUT3 (Prop_lut3_I1_O)        0.122     4.672 r  gcm_aes_instance/stage7/r_phase_reg[0]_srl12_i_1/O
                         net (fo=1, unplaced)         0.173     4.845    gcm_aes_instance/stage7/w_s1_phase[0]
                         SRL16E                                       r  gcm_aes_instance/stage7/r_phase_reg[0]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         SRL16E                                       r  gcm_aes_instance/stage7/r_phase_reg[0]_srl12/CLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.021    10.897    gcm_aes_instance/stage7/r_phase_reg[0]_srl12
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/r_counter_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage1/r_invalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 2.682ns (75.507%)  route 0.870ns (24.493%))
  Logic Levels:           34  (CARRY4=32 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage2p/r_counter_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.324 r  gcm_aes_instance/stage2p/r_counter_reg[127]/Q
                         net (fo=8, unplaced)         0.208     1.532    gcm_aes_instance/stage2p/D[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.365     1.897 r  gcm_aes_instance/stage2p/r_counter_reg[126]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.897    gcm_aes_instance/stage2p/r_counter_reg[126]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.947 r  gcm_aes_instance/stage2p/r_counter_reg[122]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.947    gcm_aes_instance/stage2p/r_counter_reg[122]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.997 r  gcm_aes_instance/stage2p/r_counter_reg[118]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.997    gcm_aes_instance/stage2p/r_counter_reg[118]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.047 r  gcm_aes_instance/stage2p/r_counter_reg[114]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.047    gcm_aes_instance/stage2p/r_counter_reg[114]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.097 r  gcm_aes_instance/stage2p/r_counter_reg[110]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.097    gcm_aes_instance/stage2p/r_counter_reg[110]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.147 r  gcm_aes_instance/stage2p/r_counter_reg[106]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.147    gcm_aes_instance/stage2p/r_counter_reg[106]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.197 r  gcm_aes_instance/stage2p/r_counter_reg[102]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.197    gcm_aes_instance/stage2p/r_counter_reg[102]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.247 r  gcm_aes_instance/stage2p/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.247    gcm_aes_instance/stage1/r_counter_reg[95]_2[0]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.297 r  gcm_aes_instance/stage1/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.297    gcm_aes_instance/stage1/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.347 r  gcm_aes_instance/stage1/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.347    gcm_aes_instance/stage1/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.397 r  gcm_aes_instance/stage1/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.397    gcm_aes_instance/stage1/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.447 r  gcm_aes_instance/stage1/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.447    gcm_aes_instance/stage1/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.497 r  gcm_aes_instance/stage1/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.497    gcm_aes_instance/stage1/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.547 r  gcm_aes_instance/stage1/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.547    gcm_aes_instance/stage1/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.597 r  gcm_aes_instance/stage1/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.597    gcm_aes_instance/stage1/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.647 r  gcm_aes_instance/stage1/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.647    gcm_aes_instance/stage1/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.697 r  gcm_aes_instance/stage1/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.697    gcm_aes_instance/stage1/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.747 r  gcm_aes_instance/stage1/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.747    gcm_aes_instance/stage1/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.797 r  gcm_aes_instance/stage1/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.797    gcm_aes_instance/stage1/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.847 r  gcm_aes_instance/stage1/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.847    gcm_aes_instance/stage1/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.897 r  gcm_aes_instance/stage1/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.897    gcm_aes_instance/stage1/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.947 r  gcm_aes_instance/stage1/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.947    gcm_aes_instance/stage1/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.997 r  gcm_aes_instance/stage1/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.997    gcm_aes_instance/stage1/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.047 r  gcm_aes_instance/stage1/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.047    gcm_aes_instance/stage1/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.097 r  gcm_aes_instance/stage1/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.097    gcm_aes_instance/stage1/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.147 r  gcm_aes_instance/stage1/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007     3.154    gcm_aes_instance/stage1/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.204 r  gcm_aes_instance/stage1/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.204    gcm_aes_instance/stage1/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.254 r  gcm_aes_instance/stage1/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.254    gcm_aes_instance/stage1/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.304 r  gcm_aes_instance/stage1/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.304    gcm_aes_instance/stage1/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.354 r  gcm_aes_instance/stage1/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.354    gcm_aes_instance/stage1/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.470 r  gcm_aes_instance/stage1/r_counter_reg[3]_i_2/O[2]
                         net (fo=6, unplaced)         0.409     3.879    gcm_aes_instance/stage1/w_counter0[123]
                         LUT6 (Prop_lut6_I0_O)        0.126     4.005 r  gcm_aes_instance/stage1/r_invalid_i_6/O
                         net (fo=1, unplaced)         0.000     4.005    gcm_aes_instance/stage1/r_invalid_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     4.282 r  gcm_aes_instance/stage1/r_invalid_reg_i_2/CO[2]
                         net (fo=4, unplaced)         0.246     4.528    gcm_aes_instance/w_invalid
                         LUT2 (Prop_lut2_I0_O)        0.122     4.650 r  gcm_aes_instance/r_invalid_i_1/O
                         net (fo=1, unplaced)         0.000     4.650    gcm_aes_instance/stage1/r_new_instance_reg_0
                         FDRE                                         r  gcm_aes_instance/stage1/r_invalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage1/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage1/r_invalid_reg/C
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         FDRE (Setup_fdre_C_D)        0.041    10.959    gcm_aes_instance/stage1/r_invalid_reg
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel/DOADO[0]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_28_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_19/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_19_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_7/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[6]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.375    10.543    gcm_aes_instance/stage2/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel/DOADO[2]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_28_in[2]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_18/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_18_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_5/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[4]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375    10.543    gcm_aes_instance/stage2/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel/DOADO[3]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_28_in[3]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_17/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_4/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[3]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.375    10.543    gcm_aes_instance/stage2/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__3/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__3/DOBDO[0]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_25_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_22/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_22_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_15/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[14]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.375    10.543    gcm_aes_instance/stage2/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__3/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__3/DOBDO[2]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_25_in[2]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_21/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_21_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_13/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[12]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375    10.543    gcm_aes_instance/stage2/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__3/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__3/DOBDO[3]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_25_in[3]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_20/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_20_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_12/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[11]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.375    10.543    gcm_aes_instance/stage2/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__9/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__9/DOADO[0]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_27_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__0_i_19/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__0_i_19_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__0_i_7/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[22]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__0/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__0
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__9/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__9/DOADO[2]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_27_in[2]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__0_i_18/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__0_i_18_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__0_i_5/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[20]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__0/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__0
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__9/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__9/DOADO[3]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_27_in[3]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__0_i_17/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__0_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__0_i_4/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[19]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__0/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__0
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__13/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__13/DOBDO[0]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_45_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__0_i_22/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__0_i_22_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__0_i_15/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[30]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__0/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__0
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__13/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__13/DOBDO[2]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_45_in[2]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__0_i_21/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__0_i_21_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__0_i_13/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[28]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__0/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__0
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__13/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__13/DOBDO[3]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_45_in[3]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__0_i_20/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__0_i_20_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__0_i_12/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[27]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__0/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__0
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__11/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__10/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__11/DOADO[0]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_2_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__10_i_19/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__10_i_19_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__10_i_7/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[102]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__10/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__10/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__10
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__11/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__10/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__11/DOADO[2]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_2_in[2]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__10_i_18/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__10_i_18_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__10_i_5/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[100]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__10/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__10/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__10
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__11/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__10/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__11/DOADO[3]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_2_in[3]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__10_i_17/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__10_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__10_i_4/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[99]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__10/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__10/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__10
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__10/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel/DOBDO[0]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_0_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__10_i_22/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__10_i_22_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__10_i_15/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[110]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__10/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__10/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__10
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__10/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel/DOBDO[2]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_0_in[2]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__10_i_21/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__10_i_21_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__10_i_13/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[108]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__10/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__10/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__10
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__10/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel/DOBDO[3]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_0_in[3]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__10_i_20/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__10_i_20_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__10_i_12/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[107]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__10/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__10/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__10
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__5/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__12/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__5/DOADO[0]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_1_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__12_i_19/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__12_i_19_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__12_i_7/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[118]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__12/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__12/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__12
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__5/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__12/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__5/DOADO[2]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_1_in[2]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__12_i_18/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__12_i_18_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__12_i_5/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[116]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__12/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__12/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__12
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__5/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__12/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__5/DOADO[3]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_1_in[3]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__12_i_17/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__12_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__12_i_4/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[115]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__12/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__12/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__12
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__9/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__12/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__9/DOBDO[0]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/sel__9_n_31
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__12_i_22/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__12_i_22_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__12_i_15/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[126]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__12/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__12/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__12
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__9/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__12/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__9/DOBDO[2]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/sel__9_n_29
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__12_i_21/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__12_i_21_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__12_i_13/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[124]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__12/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__12/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__12
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__9/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__12/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__9/DOBDO[3]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/sel__9_n_28
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__12_i_20/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__12_i_20_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__12_i_12/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[123]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__12/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__12/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__12
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__3/DOADO[0]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_19_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__2_i_19/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__2_i_19_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__2_i_7/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[38]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__2/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__2
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__3/DOADO[2]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_19_in[2]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__2_i_18/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__2_i_18_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__2_i_5/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[36]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__2/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__2
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__3/DOADO[3]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_19_in[3]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__2_i_17/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__2_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__2_i_4/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[35]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__2/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__2
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__7/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__7/DOBDO[0]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_16_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__2_i_22/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__2_i_22_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__2_i_15/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[46]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__2/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__2
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__7/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__7/DOBDO[2]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_16_in[2]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__2_i_21/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__2_i_21_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__2_i_13/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[44]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__2/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__2
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__7/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__7/DOBDO[3]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_16_in[3]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__2_i_20/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__2_i_20_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__2_i_12/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[43]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__2/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__2
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__13/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__4/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__13/DOADO[0]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_18_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__4_i_19/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__4_i_19_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__4_i_7/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[54]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__4/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__4/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__4
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__13/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__4/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__13/DOADO[2]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_18_in[2]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__4_i_18/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__4_i_18_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__4_i_5/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[52]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__4/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__4/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__4
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__13/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__4/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__13/DOADO[3]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_18_in[3]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__4_i_17/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__4_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__4_i_4/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[51]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__4/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__4/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__4
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__1/DOBDO[0]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_42_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__4_i_22/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__4_i_22_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__4_i_15/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[62]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__4/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__4
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__4/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__1/DOBDO[2]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_42_in[2]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__4_i_21/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__4_i_21_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__4_i_13/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[60]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__4/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__4/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__4
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__1/DOBDO[3]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_42_in[3]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__4_i_20/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__4_i_20_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__4_i_12/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[59]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__4/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__4
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__7/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__6/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__7/DOADO[0]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_10_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__6_i_19/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__6_i_19_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__6_i_7/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[70]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__6/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__6/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__6
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__7/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__6/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__7/DOADO[2]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_10_in[2]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__6_i_18/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__6_i_18_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__6_i_5/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[68]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__6/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__6/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__6
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__7/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__6/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__7/DOADO[3]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_10_in[3]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__6_i_17/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__6_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__6_i_4/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[67]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__6/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__6/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__6
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__11/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__6/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__11/DOBDO[0]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_7_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__6_i_22/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__6_i_22_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__6_i_15/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[78]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__6/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__6/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__6
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__11/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__11/DOBDO[2]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_7_in[2]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__6_i_21/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__6_i_21_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__6_i_13/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[76]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__6/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__6
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__11/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__6/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__11/DOBDO[3]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_7_in[3]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__6_i_20/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__6_i_20_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__6_i_12/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[75]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__6/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__6/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__6
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__8/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__1/DOADO[0]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_9_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__8_i_19/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__8_i_19_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__8_i_7/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[86]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__8/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__8/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__8
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__8/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__1/DOADO[2]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_9_in[2]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__8_i_18/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__8_i_18_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__8_i_5/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[84]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__8/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__8/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__8
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__8/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__1/DOADO[3]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_9_in[3]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__8_i_17/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__8_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__8_i_4/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[83]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__8/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__8/CLKARDCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__8
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__5/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage2/sel__8/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.434    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.584     1.098    gcm_aes_instance/stage2p/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.564     2.662 r  gcm_aes_instance/stage2p/sel__5/DOBDO[0]
                         net (fo=5, unplaced)         0.434     3.097    gcm_aes_instance/stage2p/p_39_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.140 r  gcm_aes_instance/stage2p/sel__8_i_22/O
                         net (fo=1, unplaced)         0.244     3.384    gcm_aes_instance/stage2p/sel__8_i_22_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.427 r  gcm_aes_instance/stage2p/sel__8_i_15/O
                         net (fo=1, unplaced)         0.434     3.861    gcm_aes_instance/stage2/w_s1p_h[94]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__8/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.439    10.924    gcm_aes_instance/stage2/clk_IBUF_BUFG
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__8/CLKBWRCLK
                         clock pessimism              0.030    10.953    
                         clock uncertainty           -0.035    10.918    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.375    10.543    gcm_aes_instance/stage2/sel__8
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  6.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage8/r_phase_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage9/r_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.157ns (58.615%)  route 0.111ns (41.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_phase_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.093     0.486 r  gcm_aes_instance/stage8/r_phase_reg[2]__0/Q
                         net (fo=3, unplaced)         0.111     0.597    gcm_aes_instance/stage8/D[0]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.661 r  gcm_aes_instance/stage8/r_ready_i_1/O
                         net (fo=1, unplaced)         0.000     0.661    gcm_aes_instance/stage9/w_s8_sblock_ready
                         FDRE                                         r  gcm_aes_instance/stage9/r_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage9/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage9/r_ready_reg/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage9/r_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1280]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1280]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1280]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[127]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[127]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[0]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1380]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1380]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1380]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[27]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[100]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[27]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[100]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1381]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1381]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1381]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[26]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[101]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[26]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[101]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[101]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1382]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1382]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1382]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[25]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[102]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[25]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[102]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[102]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1383]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1383]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1383]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[24]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[103]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[24]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[103]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[103]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1384]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1384]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1384]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[23]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[104]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[23]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[104]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[104]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1385]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1385]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1385]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[22]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[105]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[22]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[105]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[105]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1386]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1386]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1386]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[21]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[106]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[21]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[106]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[106]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1387]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1387]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1387]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[20]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[107]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[20]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[107]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[107]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1388]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1388]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1388]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[19]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[108]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[19]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[108]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[108]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1389]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1389]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1389]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[18]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[109]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[18]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[109]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[109]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1290]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1290]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1290]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[117]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[117]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[10]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1390]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1390]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1390]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[17]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[110]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[17]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[110]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[110]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1391]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1391]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1391]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[16]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[111]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[16]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[111]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[111]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1392]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1392]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1392]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[15]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[112]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[15]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[112]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[112]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1393]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1393]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1393]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[14]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[113]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[14]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[113]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[113]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1394]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1394]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1394]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[13]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[114]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[13]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[114]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[114]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1395]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1395]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1395]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[12]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[115]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[12]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[115]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[115]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1396]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1396]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1396]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[11]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[116]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[11]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[116]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[116]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1397]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1397]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1397]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[10]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[117]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[10]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[117]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[117]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1398]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1398]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1398]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[9]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[118]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[9]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[118]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[118]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1399]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1399]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1399]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[8]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[119]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[8]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[119]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[119]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1291]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1291]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1291]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[116]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[116]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[11]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1400]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1400]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1400]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[7]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[120]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[7]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[120]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[120]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1401]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1401]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1401]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[6]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[121]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[6]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[121]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[121]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1402]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1402]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1402]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[5]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[122]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[5]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[122]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[122]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1403]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1403]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1403]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[4]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[123]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[4]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[123]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[123]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1404]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1404]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1404]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[3]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[124]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[3]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[124]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[124]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1405]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1405]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1405]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[2]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[125]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[2]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[125]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[125]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1406]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1406]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1406]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[1]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[126]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[1]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[126]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[126]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1407]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1407]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1407]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[0]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[127]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[0]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[127]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1292]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1292]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1292]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[115]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[115]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[12]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1293]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1293]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1293]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[114]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[114]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[13]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1294]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1294]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1294]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[113]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[113]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[14]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1295]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1295]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1295]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[112]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[112]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[15]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1296]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1296]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1296]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[111]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[111]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[16]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1297]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1297]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1297]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[110]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[110]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[17]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1298]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1298]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1298]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[109]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[109]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[18]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1299]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1299]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1299]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[108]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[19]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[108]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[19]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1281]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1281]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1281]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[126]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[126]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[1]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1300]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1300]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1300]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[107]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[20]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[107]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[20]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1301]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1301]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1301]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[106]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[21]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[106]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[21]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1302]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1302]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1302]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[105]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[22]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[105]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[22]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1303]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1303]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1303]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[104]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[23]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[104]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[23]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1304]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1304]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1304]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[103]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[24]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[103]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[24]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1305]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1305]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1305]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[102]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[25]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[102]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[25]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1306]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1306]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1306]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[101]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[26]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[101]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[26]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1307]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1307]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1307]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[100]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[27]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[100]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[27]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1308]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcm_aes_instance/stage8/r_encrypted_j0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.168ns (61.143%)  route 0.107ns (38.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.253    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.114     0.393    gcm_aes_instance/stage7/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1308]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.497 r  gcm_aes_instance/stage7/r_key_schedule_reg[1308]/Q
                         net (fo=2, unplaced)         0.107     0.604    gcm_aes_instance/stage7/key_schedule[99]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.668 r  gcm_aes_instance/stage7/r_encrypted_j0[28]_i_1/O
                         net (fo=1, unplaced)         0.000     0.668    gcm_aes_instance/stage8/sel__6[99]
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.267    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.297 r  clk_IBUF_BUFG_inst/O
                         net (fo=9040, unplaced)      0.259     0.556    gcm_aes_instance/stage8/clk_IBUF_BUFG
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[28]/C
                         clock pessimism             -0.017     0.538    
                         FDRE (Hold_fdre_C_D)         0.069     0.607    gcm_aes_instance/stage8/r_encrypted_j0_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage2p/sel__11/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage2p/sel__11/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage3/sel__36/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage3/sel__36/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4/sel__12/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4/sel__12/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4p/sel__10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4p/sel__10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage7p/sel__12/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage7p/sel__12/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage2p/sel__13/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage2p/sel__13/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4/sel__15/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4/sel__15/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4p/sel__12/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4p/sel__12/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage3/sel__39/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage3/sel__39/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage2p/sel__3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage2p/sel__3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4/sel__17/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4/sel__17/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4p/sel__15/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4p/sel__15/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage2p/sel__5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage2p/sel__5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage3/sel__42/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage3/sel__42/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage7p/sel__15/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage7p/sel__15/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4/sel__19/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4/sel__19/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4p/sel__17/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4p/sel__17/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage7p/sel__17/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage7p/sel__17/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage7p/sel__19/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage7p/sel__19/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage2p/sel__7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage2p/sel__7/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage3/sel__5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage3/sel__5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4p/sel__19/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4p/sel__19/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4/sel__21/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage4/sel__21/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage2p/sel__9/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         10.000      8.337                gcm_aes_instance/stage2p/sel__9/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1280]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1280]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1281]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1281]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1282]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1282]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1283]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1283]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1284]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1284]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1285]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1285]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1286]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1286]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1287]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1287]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1288]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1288]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1289]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1289]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1290]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1290]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1291]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1291]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1292]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1292]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1293]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1293]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1294]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1294]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1295]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1295]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1296]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1296]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1297]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1297]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1298]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1298]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1299]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1299]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1300]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1300]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1301]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1301]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1302]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1302]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1303]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1303]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1304]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1304]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1280]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1281]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1282]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1283]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1284]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1285]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1286]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1287]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1288]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1289]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1290]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1291]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1292]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1293]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1294]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1295]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1296]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1297]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1298]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1299]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1300]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1301]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1302]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1303]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1304]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1305]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1306]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1307]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1308]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage7/r_h_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage7/r_h_reg[100]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage7/r_h_reg[101]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage7/r_h_reg[102]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage7/r_h_reg[103]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage7/r_h_reg[104]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage7/r_h_reg[105]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage7/r_h_reg[106]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage7/r_h_reg[107]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage7/r_h_reg[108]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage7/r_h_reg[109]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1309]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1310]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1311]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1312]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1313]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1314]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1315]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1316]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1317]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         5.000       4.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1318]_srl2/CLK



